Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 24 13:28:14 2021
| Host         : arch1729 running 64-bit Arch Linux
| Command      : report_methodology -file wujian100_open_top_methodology_drc_routed.rpt -pb wujian100_open_top_methodology_drc_routed.pb -rpx wujian100_open_top_methodology_drc_routed.rpx
| Design       : wujian100_open_top
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 163
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks          | 2          |
| DPIR-1    | Warning          | Asynchronous driver check                      | 70         |
| HPDR-1    | Warning          | Port pin direction inconsistency               | 6          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 2          |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal     | 22         |
| TIMING-18 | Warning          | Missing input or output delay                  | 59         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks EHS and JTAG_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks EHS] -to [get_clocks JTAG_CLK]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks JTAG_CLK and EHS are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks JTAG_CLK] -to [get_clocks EHS]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks EHS and JTAG_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks EHS] -to [get_clocks JTAG_CLK]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks JTAG_CLK and EHS are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks JTAG_CLK] -to [get_clocks EHS]
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/x_out1__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0 input pin x_pdu_top/x_main_bus_top/chord_top/ex_top/pipeline/y_out1__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PAD_PWM_CH1 direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PAD_PWM_CH1) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PAD_PWM_CH11 direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PAD_PWM_CH11) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PAD_PWM_CH3 direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PAD_PWM_CH3) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PAD_PWM_CH5 direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PAD_PWM_CH5) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PAD_PWM_CH7 direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PAD_PWM_CH7) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) PAD_PWM_CH9 direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (PAD_PWM_CH9) connected to this Port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[0]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[10]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[11]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[12]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[13]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[14]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[15]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[16]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[17]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[18]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[19]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[1]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[20]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[21]/CLR,
x_pdu_top/x_main_bus_top/chord_top/bus_top/ahb_lite_cordic/HADDR_LATCH_reg[22]/CLR
 (the first 15 of 19519 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[0]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[10]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[11]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[12]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[13]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[14]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[15]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[16]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[17]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[18]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[19]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[1]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[20]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[21]/CLR,
x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_APBIF/gpio_int_en_reg[22]/CLR
 (the first 15 of 1672 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#8 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#9 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#10 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#11 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#12 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#13 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#14 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#15 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#16 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#17 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#18 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#19 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#20 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#21 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#22 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_1 relative to clock(s) EHS
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_10 relative to clock(s) EHS
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_11 relative to clock(s) EHS
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_12 relative to clock(s) EHS
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_13 relative to clock(s) EHS
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_14 relative to clock(s) EHS
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_15 relative to clock(s) EHS
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_16 relative to clock(s) EHS
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_17 relative to clock(s) EHS
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_18 relative to clock(s) EHS
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_19 relative to clock(s) EHS
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_2 relative to clock(s) EHS
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_20 relative to clock(s) EHS
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_21 relative to clock(s) EHS
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_22 relative to clock(s) EHS
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_23 relative to clock(s) EHS
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_24 relative to clock(s) EHS
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_25 relative to clock(s) EHS
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_26 relative to clock(s) EHS
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_27 relative to clock(s) EHS
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_28 relative to clock(s) EHS
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_29 relative to clock(s) EHS
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_3 relative to clock(s) EHS
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_30 relative to clock(s) EHS
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_31 relative to clock(s) EHS
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_4 relative to clock(s) EHS
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_5 relative to clock(s) EHS
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_6 relative to clock(s) EHS
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_7 relative to clock(s) EHS
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_8 relative to clock(s) EHS
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on PAD_GPIO_9 relative to clock(s) EHS
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on PAD_JTAG_TMS relative to clock(s) JTAG_CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on PAD_MCURST relative to clock(s) EHS, JTAG_CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH1 relative to clock(s) EHS
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH10 relative to clock(s) EHS
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH11 relative to clock(s) EHS
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH2 relative to clock(s) EHS
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH3 relative to clock(s) EHS
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH4 relative to clock(s) EHS
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH5 relative to clock(s) EHS
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH6 relative to clock(s) EHS
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH7 relative to clock(s) EHS
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH8 relative to clock(s) EHS
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_CH9 relative to clock(s) EHS
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on PAD_PWM_FAULT relative to clock(s) EHS
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_NSS relative to clock(s) EHS
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SCLK relative to clock(s) EHS
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SD0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on PAD_USI0_SD1 relative to clock(s) EHS
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_NSS relative to clock(s) EHS
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SCLK relative to clock(s) EHS
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SD0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on PAD_USI1_SD1 relative to clock(s) EHS
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_NSS relative to clock(s) EHS
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SCLK relative to clock(s) EHS
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SD0 relative to clock(s) EHS
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on PAD_USI2_SD1 relative to clock(s) EHS
Related violations: <none>


