1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] third_party/surelog/tests/OneFF/dut.v:2:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] third_party/surelog/tests/OneFF/dut.v:2:1: Compile module "work@dut".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] third_party/surelog/tests/OneFF/dut.v:2:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:d
    |vpiFullName:work@dut.d
  |vpiNet:
  \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
  |vpiNet:
  \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiNet:
  \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:q
    |vpiFullName:work@dut.q
    |vpiNetType:48
  |vpiPort:
  \_port: (d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.d.d), line:2:20, endln:2:21
      |vpiParent:
      \_port: (d), line:2:20, endln:2:21
      |vpiName:d
      |vpiFullName:work@dut.d.d
      |vpiActual:
      \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiTypedef:
    \_logic_typespec: , line:2:20, endln:2:20
  |vpiPort:
  \_port: (rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rstn.rstn), line:3:21, endln:3:25
      |vpiParent:
      \_port: (rstn), line:3:21, endln:3:25
      |vpiName:rstn
      |vpiFullName:work@dut.rstn.rstn
      |vpiActual:
      \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiTypedef:
    \_logic_typespec: , line:3:21, endln:3:21
  |vpiPort:
  \_port: (clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk.clk), line:4:21, endln:4:24
      |vpiParent:
      \_port: (clk), line:4:21, endln:4:24
      |vpiName:clk
      |vpiFullName:work@dut.clk.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:21, endln:4:21
  |vpiPort:
  \_port: (q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.q.q), line:5:26, endln:5:27
      |vpiParent:
      \_port: (q), line:5:26, endln:5:27
      |vpiName:q
      |vpiFullName:work@dut.q.q
      |vpiActual:
      \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiTypedef:
    \_logic_typespec: , line:5:22, endln:5:25
  |vpiProcess:
  \_always: , line:7:3, endln:13:10
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiStmt:
    \_event_control: , line:7:10, endln:7:41
      |vpiParent:
      \_always: , line:7:3, endln:13:10
      |vpiCondition:
      \_operation: , line:7:13, endln:7:40
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:7:13, endln:7:24
          |vpiParent:
          \_operation: , line:7:13, endln:7:40
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dut.clk), line:7:21, endln:7:24
            |vpiParent:
            \_operation: , line:7:13, endln:7:24
            |vpiName:clk
            |vpiFullName:work@dut.clk
            |vpiActual:
            \_logic_net: (work@dut.clk), line:4:21, endln:4:24
        |vpiOperand:
        \_operation: , line:7:28, endln:7:40
          |vpiParent:
          \_operation: , line:7:13, endln:7:40
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@dut.rstn), line:7:36, endln:7:40
            |vpiParent:
            \_operation: , line:7:28, endln:7:40
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
      |vpiStmt:
      \_begin: (work@dut), line:8:7, endln:13:10
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiFullName:work@dut
        |vpiStmt:
        \_if_else: , line:9:8, endln:12:18
          |vpiParent:
          \_begin: (work@dut), line:8:7, endln:13:10
          |vpiCondition:
          \_operation: , line:9:12, endln:9:17
            |vpiParent:
            \_begin: (work@dut), line:8:7, endln:13:10
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@dut.rstn), line:9:13, endln:9:17
              |vpiParent:
              \_operation: , line:9:12, endln:9:17
              |vpiName:rstn
              |vpiFullName:work@dut.rstn
              |vpiActual:
              \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
          |vpiStmt:
          \_assignment: , line:10:11, endln:10:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:10:16, endln:10:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:10:11, endln:10:12
              |vpiParent:
              \_assignment: , line:10:11, endln:10:17
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@dut.q), line:5:26, endln:5:27
          |vpiElseStmt:
          \_assignment: , line:12:11, endln:12:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@dut.d), line:12:16, endln:12:17
              |vpiParent:
              \_assignment: , line:12:11, endln:12:17
              |vpiName:d
              |vpiFullName:work@dut.d
              |vpiActual:
              \_logic_net: (work@dut.d), line:2:20, endln:2:21
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:12:11, endln:12:12
              |vpiParent:
              \_assignment: , line:12:11, endln:12:17
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:2:20, endln:2:20
      |vpiParent:
      \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiName:d
    |vpiFullName:work@dut.d
  |vpiNet:
  \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:3:21, endln:3:21
      |vpiParent:
      \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiName:rstn
    |vpiFullName:work@dut.rstn
  |vpiNet:
  \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:4:21, endln:4:21
      |vpiParent:
      \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiNet:
  \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:5:22, endln:5:25
      |vpiParent:
      \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiName:q
    |vpiFullName:work@dut.q
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (d), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.d), line:2:20, endln:2:21
      |vpiParent:
      \_port: (d), line:2:20, endln:2:21
      |vpiName:d
      |vpiFullName:work@dut.d
      |vpiActual:
      \_logic_net: (work@dut.d), line:2:20, endln:2:21
    |vpiTypedef:
    \_logic_typespec: , line:2:20, endln:2:20
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiPort:
  \_port: (rstn), line:3:21, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rstn), line:3:21, endln:3:25
      |vpiParent:
      \_port: (rstn), line:3:21, endln:3:25
      |vpiName:rstn
      |vpiFullName:work@dut.rstn
      |vpiActual:
      \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
    |vpiTypedef:
    \_logic_typespec: , line:3:21, endln:3:21
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiPort:
  \_port: (clk), line:4:21, endln:4:24
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk), line:4:21, endln:4:24
      |vpiParent:
      \_port: (clk), line:4:21, endln:4:24
      |vpiName:clk
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:4:21, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:21, endln:4:21
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiPort:
  \_port: (q), line:5:26, endln:5:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.q), line:5:26, endln:5:27
      |vpiParent:
      \_port: (q), line:5:26, endln:5:27
      |vpiName:q
      |vpiFullName:work@dut.q
      |vpiActual:
      \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiTypedef:
    \_logic_typespec: , line:5:22, endln:5:25
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
  |vpiProcess:
  \_always: , line:7:3, endln:13:10
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:third_party/surelog/tests/OneFF/dut.v, line:2:1, endln:14:10
    |vpiStmt:
    \_event_control: , line:7:10, endln:7:41
      |vpiParent:
      \_always: , line:7:3, endln:13:10
      |vpiCondition:
      \_operation: , line:7:13, endln:7:40
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:7:13, endln:7:24
          |vpiParent:
          \_operation: , line:7:13, endln:7:40
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dut.clk), line:7:21, endln:7:24
            |vpiParent:
            \_operation: , line:7:13, endln:7:24
            |vpiName:clk
            |vpiFullName:work@dut.clk
            |vpiActual:
            \_logic_net: (work@dut.clk), line:4:21, endln:4:24
        |vpiOperand:
        \_operation: , line:7:28, endln:7:40
          |vpiParent:
          \_operation: , line:7:13, endln:7:40
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@dut.rstn), line:7:36, endln:7:40
            |vpiParent:
            \_operation: , line:7:28, endln:7:40
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
            |vpiActual:
            \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
      |vpiStmt:
      \_begin: (work@dut), line:8:7, endln:13:10
        |vpiParent:
        \_event_control: , line:7:10, endln:7:41
        |vpiFullName:work@dut
        |vpiStmt:
        \_if_else: , line:9:8, endln:12:18
          |vpiParent:
          \_begin: (work@dut), line:8:7, endln:13:10
          |vpiCondition:
          \_operation: , line:9:12, endln:9:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@dut.rstn), line:9:13, endln:9:17
              |vpiParent:
              \_operation: , line:9:12, endln:9:17
              |vpiName:rstn
              |vpiFullName:work@dut.rstn
              |vpiActual:
              \_logic_net: (work@dut.rstn), line:3:21, endln:3:25
          |vpiStmt:
          \_assignment: , line:10:11, endln:10:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:10:16, endln:10:17
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:10:11, endln:10:12
              |vpiParent:
              \_assignment: , line:10:11, endln:10:17
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@dut.q), line:5:26, endln:5:27
          |vpiElseStmt:
          \_assignment: , line:12:11, endln:12:17
            |vpiParent:
            \_if_else: , line:9:8, endln:12:18
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@dut.d), line:12:16, endln:12:17
              |vpiParent:
              \_assignment: , line:12:11, endln:12:17
              |vpiName:d
              |vpiFullName:work@dut.d
              |vpiActual:
              \_logic_net: (work@dut.d), line:2:20, endln:2:21
            |vpiLhs:
            \_ref_obj: (work@dut.q), line:12:11, endln:12:12
              |vpiParent:
              \_assignment: , line:12:11, endln:12:17
              |vpiName:q
              |vpiFullName:work@dut.q
              |vpiActual:
              \_logic_net: (work@dut.q), line:5:26, endln:5:27
    |vpiAlwaysType:1
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'd' of type 'logic_net'
    Object 'rstn' of type 'logic_net'
    Object 'clk' of type 'logic_net'
    Object 'q' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object 'clk' of type 'ref_obj'
          Object '' of type 'operation'
            Object 'rstn' of type 'ref_obj'
        Object '' of type 'begin'
          Object '' of type 'if_else'
            Object '' of type 'operation'
              Object 'rstn' of type 'ref_obj'
            Object '' of type 'assignment'
              Object 'q' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'assignment'
              Object 'q' of type 'ref_obj'
              Object 'd' of type 'ref_obj'
  Object 'work@dut' of type 'module_inst'
    Object 'd' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'rstn' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'clk' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'q' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'd' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'rstn' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'clk' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'q' of type 'logic_net'
      Object '' of type 'logic_typespec'
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <third_party/surelog/tests/OneFF/dut.v:2.1-14.10> str='\dut'
      AST_WIRE <third_party/surelog/tests/OneFF/dut.v:2.20-2.21> str='\d' input logic port=1 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneFF/dut.v:3.21-3.25> str='\rstn' input logic port=2 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneFF/dut.v:4.21-4.24> str='\clk' input logic port=3 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneFF/dut.v:5.26-5.27> str='\q' output reg port=4 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <third_party/surelog/tests/OneFF/dut.v:7.3-13.10>
        AST_POSEDGE <third_party/surelog/tests/OneFF/dut.v:7.13-7.24>
          AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:7.21-7.24> str='\clk'
        AST_NEGEDGE <third_party/surelog/tests/OneFF/dut.v:7.28-7.40>
          AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:7.36-7.40> str='\rstn'
        AST_BLOCK <third_party/surelog/tests/OneFF/dut.v:7.10-7.41>
          AST_BLOCK <third_party/surelog/tests/OneFF/dut.v:8.7-13.10>
            AST_CASE <third_party/surelog/tests/OneFF/dut.v:9.8-12.18>
              AST_REDUCE_BOOL <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0>
                AST_LOGIC_NOT <third_party/surelog/tests/OneFF/dut.v:9.12-9.17>
                  AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:9.13-9.17> str='\rstn'
              AST_COND <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_BLOCK <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0>
                  AST_ASSIGN_LE <third_party/surelog/tests/OneFF/dut.v:10.11-10.17>
                    AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:10.11-10.12> str='\q'
                    AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_COND <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0>
                AST_DEFAULT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0>
                AST_BLOCK <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0>
                  AST_ASSIGN_LE <third_party/surelog/tests/OneFF/dut.v:12.11-12.17>
                    AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:12.11-12.12> str='\q'
                    AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:12.16-12.17> str='\d'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(d, rstn, clk, q);
      input [0:0] d;
      input [0:0] rstn;
      input [0:0] clk;
      output reg [0:0] q;
      always @(posedge clk, negedge rstn)
        case (|(!(rstn)))
          1'b 1:
            q <= 0;
          default:
            q <= d;
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <third_party/surelog/tests/OneFF/dut.v:2.1-14.10> str='\dut' basic_prep
      AST_WIRE <third_party/surelog/tests/OneFF/dut.v:2.20-2.21> str='\d' input logic basic_prep port=1 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneFF/dut.v:3.21-3.25> str='\rstn' input logic basic_prep port=2 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneFF/dut.v:4.21-4.24> str='\clk' input logic basic_prep port=3 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <third_party/surelog/tests/OneFF/dut.v:5.26-5.27> str='\q' output reg basic_prep port=4 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <third_party/surelog/tests/OneFF/dut.v:7.3-13.10> basic_prep
        AST_POSEDGE <third_party/surelog/tests/OneFF/dut.v:7.13-7.24> basic_prep
          AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:7.21-7.24> str='\clk' basic_prep
        AST_NEGEDGE <third_party/surelog/tests/OneFF/dut.v:7.28-7.40> basic_prep
          AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:7.36-7.40> str='\rstn' basic_prep
        AST_BLOCK <third_party/surelog/tests/OneFF/dut.v:7.10-7.41> basic_prep
          AST_BLOCK <third_party/surelog/tests/OneFF/dut.v:8.7-13.10> basic_prep
            AST_CASE <third_party/surelog/tests/OneFF/dut.v:9.8-12.18> basic_prep
              AST_REDUCE_BOOL <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep
                AST_LOGIC_NOT <third_party/surelog/tests/OneFF/dut.v:9.12-9.17> basic_prep
                  AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:9.13-9.17> str='\rstn' basic_prep
              AST_COND <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep
                AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
                AST_BLOCK <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep
                  AST_ASSIGN_LE <third_party/surelog/tests/OneFF/dut.v:10.11-10.17> basic_prep
                    AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:10.11-10.12> str='\q' basic_prep
                    AST_CONSTANT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
              AST_COND <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep
                AST_DEFAULT <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep
                AST_BLOCK <UHDM-integration-tests/../third_party/surelog/tests/OneFF/dut.v:0.0-0.0> basic_prep
                  AST_ASSIGN_LE <third_party/surelog/tests/OneFF/dut.v:12.11-12.17> basic_prep
                    AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:12.11-12.12> str='\q' basic_prep
                    AST_IDENTIFIER <third_party/surelog/tests/OneFF/dut.v:12.16-12.17> str='\d' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(d, rstn, clk, q);
      input [0:0] d;
      input [0:0] rstn;
      input [0:0] clk;
      output reg [0:0] q;
      always @(posedge clk, negedge rstn)
        case (|(!(rstn)))
          1'b 1:
            q <= 0;
          default:
            q <= d;
        endcase
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \dut

2.1.2. Analyzing design hierarchy..
Top module:  \dut
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$third_party/surelog/tests/OneFF/dut.v:7$1 in module dut.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn in `\dut.$proc$third_party/surelog/tests/OneFF/dut.v:7$1'.

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dut.$proc$third_party/surelog/tests/OneFF/dut.v:7$1'.
     1/1: $0\q[0:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dut.\q' using process `\dut.$proc$third_party/surelog/tests/OneFF/dut.v:7$1'.
  created $adff cell `$procdff$3' with positive edge clock and negative level reset.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `dut.$proc$third_party/surelog/tests/OneFF/dut.v:7$1'.
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dut..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dut.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== dut ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

2.12. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\dut'.

(* top =  1  *)
(* src = "third_party/surelog/tests/OneFF/dut.v:2.1-14.10" *)
module dut(d, rstn, clk, q);
  (* src = "third_party/surelog/tests/OneFF/dut.v:4.21-4.24" *)
  input clk;
  wire clk;
  (* src = "third_party/surelog/tests/OneFF/dut.v:2.20-2.21" *)
  input d;
  wire d;
  (* src = "third_party/surelog/tests/OneFF/dut.v:5.26-5.27" *)
  output q;
  reg q;
  (* src = "third_party/surelog/tests/OneFF/dut.v:3.21-3.25" *)
  input rstn;
  wire rstn;
  (* src = "third_party/surelog/tests/OneFF/dut.v:7.3-13.10" *)
  always @(posedge clk, negedge rstn)
    if (!rstn) q <= 1'h0;
    else q <= d;
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\dut'.

Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
