<html><body><h1>Reports:</h1><br/><h2>Submodule: user_proj_example</h2>
<pre>###############################################
<div style="background:#c0c0ff;display:inline">[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|     ||  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	|  O  ||   _/    _]|  |  || |___ |     ||  |  ||    _]
	|     ||  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Version: mpw-one-a</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running non-interactively</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Using design configuration at /project/openlane/user_proj_example/config.tcl</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl</div>
<div style="background:#c0c0ff;display:inline">[INFO]: PDKs root directory: /media/philipp/Daten/skywater/open_pdks/sky130/</div>
<div style="background:#c0c0ff;display:inline">[INFO]: PDK: sky130A</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Setting PDKPATH to /media/philipp/Daten/skywater/open_pdks/sky130//sky130A</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Standard Cell Library: sky130_fd_sc_hd</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Current run directory is /project/openlane/user_proj_example/runs/user_proj_example</div>
<div style="background:#ff8080;display:inline"><div style="background:#c0ffc0;display:inline">[WARNING]: Removing exisiting run /project/openlane/user_proj_example/runs/user_proj_example</div></div>
<div style="background:#c0c0ff;display:inline">[INFO]: Preparing LEF Files</div>
mergeLef.py : Merging LEFs
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
mergeLef.py : Merging LEFs complete
mergeLef.py : Merging LEFs
NAND3X1.lef: SITEs matched found: 0
NAND3X1.lef: MACROs matched found: 1
INVX8.lef: SITEs matched found: 0
INVX8.lef: MACROs matched found: 1
OAI21X1.lef: SITEs matched found: 0
OAI21X1.lef: MACROs matched found: 1
INVX4.lef: SITEs matched found: 0
INVX4.lef: MACROs matched found: 1
OAI22X1.lef: SITEs matched found: 0
OAI22X1.lef: MACROs matched found: 1
XOR2X1.lef: SITEs matched found: 0
XOR2X1.lef: MACROs matched found: 1
BUFX4.lef: SITEs matched found: 0
BUFX4.lef: MACROs matched found: 1
NOR2X1.lef: SITEs matched found: 0
NOR2X1.lef: MACROs matched found: 1
HAX1.lef: SITEs matched found: 0
HAX1.lef: MACROs matched found: 1
LATCH.lef: SITEs matched found: 0
LATCH.lef: MACROs matched found: 1
AOI21X1.lef: SITEs matched found: 0
AOI21X1.lef: MACROs matched found: 1
MUX2X1.lef: SITEs matched found: 0
MUX2X1.lef: MACROs matched found: 1
BUFX2.lef: SITEs matched found: 0
BUFX2.lef: MACROs matched found: 1
OR2X1.lef: SITEs matched found: 0
OR2X1.lef: MACROs matched found: 1
NAND2X1.lef: SITEs matched found: 0
NAND2X1.lef: MACROs matched found: 1
INVX2.lef: SITEs matched found: 0
INVX2.lef: MACROs matched found: 1
NOR3X1.lef: SITEs matched found: 0
NOR3X1.lef: MACROs matched found: 1
AND2X2.lef: SITEs matched found: 0
AND2X2.lef: MACROs matched found: 1
OR2X2.lef: SITEs matched found: 0
OR2X2.lef: MACROs matched found: 1
TBUFX2.lef: SITEs matched found: 0
TBUFX2.lef: MACROs matched found: 1
AOI22X1.lef: SITEs matched found: 0
AOI22X1.lef: MACROs matched found: 1
CLKBUF1.lef: SITEs matched found: 0
CLKBUF1.lef: MACROs matched found: 1
XNOR2X1.lef: SITEs matched found: 0
XNOR2X1.lef: MACROs matched found: 1
AND2X1.lef: SITEs matched found: 0
AND2X1.lef: MACROs matched found: 1
TBUFX1.lef: SITEs matched found: 0
TBUFX1.lef: MACROs matched found: 1
INVX1.lef: SITEs matched found: 0
INVX1.lef: MACROs matched found: 1
INV.lef: SITEs matched found: 0
INV.lef: MACROs matched found: 1
mergeLef.py : Merging LEFs complete
<div style="background:#c0c0ff;display:inline">[INFO]: Merging the following extra LEFs: /project/openlane/user_proj_example/../../cells/lef/NAND3X1.lef /project/openlane/user_proj_example/../../cells/lef/INVX8.lef /project/openlane/user_proj_example/../../cells/lef/OAI21X1.lef /project/openlane/user_proj_example/../../cells/lef/INVX4.lef /project/openlane/user_proj_example/../../cells/lef/OAI22X1.lef /project/openlane/user_proj_example/../../cells/lef/XOR2X1.lef /project/openlane/user_proj_example/../../cells/lef/BUFX4.lef /project/openlane/user_proj_example/../../cells/lef/NOR2X1.lef /project/openlane/user_proj_example/../../cells/lef/HAX1.lef /project/openlane/user_proj_example/../../cells/lef/LATCH.lef /project/openlane/user_proj_example/../../cells/lef/AOI21X1.lef /project/openlane/user_proj_example/../../cells/lef/MUX2X1.lef /project/openlane/user_proj_example/../../cells/lef/BUFX2.lef /project/openlane/user_proj_example/../../cells/lef/OR2X1.lef /project/openlane/user_proj_example/../../cells/lef/NAND2X1.lef /project/openlane/user_proj_example/../../cells/lef/INVX2.lef /project/openlane/user_proj_example/../../cells/lef/NOR3X1.lef /project/openlane/user_proj_example/../../cells/lef/AND2X2.lef /project/openlane/user_proj_example/../../cells/lef/OR2X2.lef /project/openlane/user_proj_example/../../cells/lef/TBUFX2.lef /project/openlane/user_proj_example/../../cells/lef/AOI22X1.lef /project/openlane/user_proj_example/../../cells/lef/CLKBUF1.lef /project/openlane/user_proj_example/../../cells/lef/XNOR2X1.lef /project/openlane/user_proj_example/../../cells/lef/AND2X1.lef /project/openlane/user_proj_example/../../cells/lef/TBUFX1.lef /project/openlane/user_proj_example/../../cells/lef/INVX1.lef /project/openlane/user_proj_example/../../cells/lef/INV.lef</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Trimming Liberty...</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Preparation complete</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Synthesis...</div>
Reading /media/philipp/Daten/skywater/open_pdks/sky130//sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib as a blackbox

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend.
Imported 428 cell types from liberty file.

2. Executing Liberty frontend.
Imported 27 cell types from liberty file.

3. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v' to AST representation.
Replacing existing blackbox module `\AND2X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:10.1-17.10.
Generating RTLIL representation for module `\AND2X1'.
Replacing existing blackbox module `\AND2X2' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:19.1-26.10.
Generating RTLIL representation for module `\AND2X2'.
Replacing existing blackbox module `\AOI21X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:28.1-36.10.
Generating RTLIL representation for module `\AOI21X1'.
Replacing existing blackbox module `\AOI22X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:38.1-47.10.
Generating RTLIL representation for module `\AOI22X1'.
Replacing existing blackbox module `\BUFX2' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:49.1-55.10.
Generating RTLIL representation for module `\BUFX2'.
Replacing existing blackbox module `\BUFX4' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:57.1-63.10.
Generating RTLIL representation for module `\BUFX4'.
Replacing existing blackbox module `\CLKBUF1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:65.1-71.10.
Generating RTLIL representation for module `\CLKBUF1'.
Replacing existing blackbox module `\HAX1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:73.1-81.10.
Generating RTLIL representation for module `\HAX1'.
Replacing existing blackbox module `\INV' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:83.1-89.10.
Generating RTLIL representation for module `\INV'.
Replacing existing blackbox module `\INVX1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:91.1-97.10.
Generating RTLIL representation for module `\INVX1'.
Replacing existing blackbox module `\INVX2' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:99.1-105.10.
Generating RTLIL representation for module `\INVX2'.
Replacing existing blackbox module `\INVX4' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:107.1-113.10.
Generating RTLIL representation for module `\INVX4'.
Replacing existing blackbox module `\INVX8' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:115.1-121.10.
Generating RTLIL representation for module `\INVX8'.
Replacing existing blackbox module `\LATCH' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:123.1-130.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\MUX2X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:132.1-140.10.
Generating RTLIL representation for module `\MUX2X1'.
Replacing existing blackbox module `\NAND2X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:142.1-149.10.
Generating RTLIL representation for module `\NAND2X1'.
Replacing existing blackbox module `\NAND3X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:151.1-159.10.
Generating RTLIL representation for module `\NAND3X1'.
Replacing existing blackbox module `\NOR2X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:161.1-168.10.
Generating RTLIL representation for module `\NOR2X1'.
Replacing existing blackbox module `\NOR3X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:170.1-178.10.
Generating RTLIL representation for module `\NOR3X1'.
Replacing existing blackbox module `\OAI21X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:180.1-188.10.
Generating RTLIL representation for module `\OAI21X1'.
Replacing existing blackbox module `\OAI22X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:190.1-199.10.
Generating RTLIL representation for module `\OAI22X1'.
Replacing existing blackbox module `\OR2X1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:201.1-208.10.
Generating RTLIL representation for module `\OR2X1'.
Replacing existing blackbox module `\OR2X2' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:210.1-217.10.
Generating RTLIL representation for module `\OR2X2'.
Replacing existing blackbox module `\TBUFX1' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:219.1-226.10.
Generating RTLIL representation for module `\TBUFX1'.
Replacing existing blackbox module `\TBUFX2' at /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v:228.1-235.10.
Generating RTLIL representation for module `\TBUFX2'.
<div style="background:#80ff80;display:inline"><div style="background:#80ff80;display:inline">Successfully finished Verilog frontend.</div></div>

4. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/defines.v' to AST representation.
<div style="background:#80ff80;display:inline"><div style="background:#80ff80;display:inline">Successfully finished Verilog frontend.</div></div>

5. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
<div style="background:#80ff80;display:inline"><div style="background:#80ff80;display:inline">Successfully finished Verilog frontend.</div></div>

6. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \user_proj_example

7.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

8. Executing TRIBUF pass.

9. Executing SYNTH pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example

9.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

9.2.4. Executing PROC_INIT pass (extract init attributes).

9.2.5. Executing PROC_ARST pass (detect async resets in processes).

9.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

9.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

9.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

9.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.3. Executing FLATTEN pass (flatten design).

9.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.6. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [36] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [35] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [33] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [31] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [29] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [27] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [25] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [22] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [21] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [19] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [17] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [15] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [13] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [12] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [11] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [10] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [8] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [7] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [6] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [4] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [3] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [1] is used but has no driver.</div>
<div style="background:#ff8080;display:inline">Warning: Wire user_proj_example.\io_out [0] is used but has no driver.</div>
found and reported 173 problems.

9.7. Executing OPT pass (performing simple optimizations).

9.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

9.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.7.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

<div style="background:#80ff80;display:inline">9.7.9. Finished OPT passes. (There is nothing left to do.)</div>

9.8. Executing FSM pass (extract and optimize FSM).

9.8.1. Executing FSM_DETECT pass (finding FSMs in design).

9.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

9.9. Executing OPT pass (performing simple optimizations).

9.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

9.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

<div style="background:#80ff80;display:inline">9.9.9. Finished OPT passes. (There is nothing left to do.)</div>

9.10. Executing WREDUCE pass (reducing word size of cells).

9.11. Executing PEEPOPT pass (run peephole optimizers).

9.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  created 0 $alu and 0 $macc cells.

9.14. Executing SHARE pass (SAT-based resource sharing).

9.15. Executing OPT pass (performing simple optimizations).

9.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

9.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.15.6. Executing OPT_DFF pass (perform DFF optimizations).

9.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

<div style="background:#80ff80;display:inline">9.15.9. Finished OPT passes. (There is nothing left to do.)</div>

9.16. Executing MEMORY pass.

9.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

9.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

9.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.18. Executing OPT pass (performing simple optimizations).

9.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~106 debug messages>

9.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.18.3. Executing OPT_DFF pass (perform DFF optimizations).

9.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

<div style="background:#80ff80;display:inline">9.18.5. Finished fast OPT passes.</div>

9.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

9.20. Executing OPT pass (performing simple optimizations).

9.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

9.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.20.6. Executing OPT_SHARE pass.

9.20.7. Executing OPT_DFF pass (perform DFF optimizations).

9.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

<div style="background:#80ff80;display:inline">9.20.10. Finished OPT passes. (There is nothing left to do.)</div>

9.21. Executing TECHMAP pass (map to technology primitives).

9.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
<div style="background:#80ff80;display:inline"><div style="background:#80ff80;display:inline">Successfully finished Verilog frontend.</div></div>

9.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~67 debug messages>

9.22. Executing OPT pass (performing simple optimizations).

9.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.22.3. Executing OPT_DFF pass (perform DFF optimizations).

9.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

<div style="background:#80ff80;display:inline">9.22.5. Finished fast OPT passes.</div>

9.23. Executing ABC pass (technology mapping using ABC).

9.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

9.24. Executing OPT pass (performing simple optimizations).

9.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.24.3. Executing OPT_DFF pass (perform DFF optimizations).

9.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

<div style="background:#80ff80;display:inline">9.24.5. Finished fast OPT passes.</div>

9.25. Executing HIERARCHY pass (managing design hierarchy).

9.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

9.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

9.26. Printing statistics.

=== user_proj_example ===

   Number of wires:                 16
   Number of wire bits:            604
   Number of public wires:          16
   Number of public wire bits:     604
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AND2X1                          1
     AND2X2                          1
     AOI21X1                         1
     AOI22X1                         1
     BUFX2                           1
     BUFX4                           1
     CLKBUF1                         1
     HAX1                            1
     INV                             1
     INVX1                           1
     INVX2                           1
     INVX4                           1
     INVX8                           1
     LATCH                           1
     MUX2X1                          1
     NAND2X1                         1
     NAND3X1                         1
     NOR2X1                          1
     NOR3X1                          1
     OAI21X1                         1
     OAI22X1                         1
     OR2X1                           1
     OR2X2                           1
     TBUFX1                          1
     TBUFX2                          1

9.27. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
found and reported 0 problems.

10. Executing SHARE pass (SAT-based resource sharing).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

<div style="background:#80ff80;display:inline">11.9. Finished OPT passes. (There is nothing left to do.)</div>

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

13. Printing statistics.
mapping tbuf

=== user_proj_example ===

   Number of wires:                 16
   Number of wire bits:            604
   Number of public wires:          16
   Number of public wire bits:     604
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AND2X1                          1
     AND2X2                          1
     AOI21X1                         1
     AOI22X1                         1
     BUFX2                           1
     BUFX4                           1
     CLKBUF1                         1
     HAX1                            1
     INV                             1
     INVX1                           1
     INVX2                           1
     INVX4                           1
     INVX8                           1
     LATCH                           1
     MUX2X1                          1
     NAND2X1                         1
     NAND3X1                         1
     NOR2X1                          1
     NOR3X1                          1
     OAI21X1                         1
     OAI22X1                         1
     OR2X1                           1
     OR2X2                           1
     TBUFX1                          1
     TBUFX2                          1

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /media/philipp/Daten/skywater/open_pdks/sky130//sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/media/philipp/Daten/skywater/open_pdks/sky130//sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
<div style="background:#80ff80;display:inline"><div style="background:#80ff80;display:inline">Successfully finished Verilog frontend.</div></div>

14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

15. Executing SIMPLEMAP pass (map simple cells to gate primitives).

16. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

16.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':

17. Printing statistics.
[INFO]: ABC: WireLoad : S_2

=== user_proj_example ===

   Number of wires:                 16
   Number of wire bits:            604
   Number of public wires:          16
   Number of public wire bits:     604
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AND2X1                          1
     AND2X2                          1
     AOI21X1                         1
     AOI22X1                         1
     BUFX2                           1
     BUFX4                           1
     CLKBUF1                         1
     HAX1                            1
     INV                             1
     INVX1                           1
     INVX2                           1
     INVX4                           1
     INVX8                           1
     LATCH                           1
     MUX2X1                          1
     NAND2X1                         1
     NAND3X1                         1
     NOR2X1                          1
     NOR3X1                          1
     OAI21X1                         1
     OAI22X1                         1
     OR2X1                           1
     OR2X2                           1
     TBUFX1                          1
     TBUFX2                          1

18. Executing ABC pass (technology mapping using ABC).

18.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-0Vap7I/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19. Executing SETUNDEF pass (replace undef values with defined constants).

20. Executing HILOMAP pass (mapping to constant drivers).

21. Executing SPLITNETS pass (splitting up multi-bit signals).

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 211 unused wires.
<suppressed ~1 debug messages>

23. Executing INSBUF pass (insert buffer cells for connected wires).

24. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
found and reported 0 problems.

25. Printing statistics.

=== user_proj_example ===

   Number of wires:                 16
   Number of wire bits:            604
   Number of public wires:          16
   Number of public wire bits:     604
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                236
     AND2X1                          1
     AND2X2                          1
     AOI21X1                         1
     AOI22X1                         1
     BUFX2                           1
     BUFX4                           1
     CLKBUF1                         1
     HAX1                            1
     INV                             1
     INVX1                           1
     INVX2                           1
     INVX4                           1
     INVX8                           1
     LATCH                           1
     MUX2X1                          1
     NAND2X1                         1
     NAND3X1                         1
     NOR2X1                          1
     NOR3X1                          1
     OAI21X1                         1
     OAI22X1                         1
     OR2X1                           1
     OR2X2                           1
     TBUFX1                          1
     TBUFX2                          1
     sky130_fd_sc_hd__conb_1       211

   Area for cell type \AND2X1 is unknown!
   Area for cell type \AND2X2 is unknown!
   Area for cell type \AOI21X1 is unknown!
   Area for cell type \AOI22X1 is unknown!
   Area for cell type \BUFX2 is unknown!
   Area for cell type \BUFX4 is unknown!
   Area for cell type \CLKBUF1 is unknown!
   Area for cell type \HAX1 is unknown!
   Area for cell type \INV is unknown!
   Area for cell type \INVX1 is unknown!
   Area for cell type \INVX2 is unknown!
   Area for cell type \INVX4 is unknown!
   Area for cell type \INVX8 is unknown!
   Area for cell type \LATCH is unknown!
   Area for cell type \MUX2X1 is unknown!
   Area for cell type \NAND2X1 is unknown!
   Area for cell type \NAND3X1 is unknown!
   Area for cell type \NOR2X1 is unknown!
   Area for cell type \NOR3X1 is unknown!
   Area for cell type \OAI21X1 is unknown!
   Area for cell type \OAI22X1 is unknown!
   Area for cell type \OR2X1 is unknown!
   Area for cell type \OR2X2 is unknown!
   Area for cell type \TBUFX1 is unknown!
   Area for cell type \TBUFX2 is unknown!

   Chip area for module '\user_proj_example': 792.009600

26. Executing Verilog backend.
Dumping module `\user_proj_example'.

<div style="background:#ff8080;display:inline">Warnings: 173 unique messages, 173 total</div>
End of script. Logfile hash: 7d97448840, CPU: user 2.30s system 0.13s, MEM: 44.52 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 32% 4x read_liberty (0 sec), 31% 4x stat (0 sec), ...
<div style="background:#c0c0ff;display:inline">[INFO]: Changing netlist from 0 to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Static Timing Analysis...</div>
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.

<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.</div>
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 653 module AND2X1 not found.  Creating black box for AND2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 658 module AND2X2 not found.  Creating black box for AND2X2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 663 module AOI21X1 not found.  Creating black box for AOI21X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 669 module AOI22X1 not found.  Creating black box for AOI22X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 676 module BUFX2 not found.  Creating black box for BUFX2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 680 module BUFX4 not found.  Creating black box for BUFX4.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 684 module CLKBUF1 not found.  Creating black box for CLKBUF1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 688 module HAX1 not found.  Creating black box for HAX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 694 module INV not found.  Creating black box for INV.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 698 module INVX1 not found.  Creating black box for INVX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 702 module INVX2 not found.  Creating black box for INVX2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 706 module INVX4 not found.  Creating black box for INVX4.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 710 module INVX8 not found.  Creating black box for INVX8.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 714 module LATCH not found.  Creating black box for LATCH.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 719 module MUX2X1 not found.  Creating black box for MUX2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 725 module NAND2X1 not found.  Creating black box for NAND2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 730 module NAND3X1 not found.  Creating black box for NAND3X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 736 module NOR2X1 not found.  Creating black box for NOR2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 741 module NOR3X1 not found.  Creating black box for NOR3X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 747 module OAI21X1 not found.  Creating black box for OAI21X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 753 module OAI22X1 not found.  Creating black box for OAI22X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 760 module OR2X1 not found.  Creating black box for OR2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 765 module OR2X2 not found.  Creating black box for OR2X2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 770 module TBUFX1 not found.  Creating black box for TBUFX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 775 module TBUFX2 not found.  Creating black box for TBUFX2.</div>
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
<div style="background:#80ff80;display:inline"><div style="background:#c0c0ff;display:inline">[INFO]: Synthesis was successful</div></div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Floorplanning...</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Initial Floorplanning...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.

<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
<div style="background:#ff8080;display:inline">Warning: LEF master AND2X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master AND2X2 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master AOI21X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master AOI22X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master BUFX2 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master BUFX4 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master CLKBUF1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master HAX1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master INV has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master INVX1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master INVX2 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master INVX4 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master INVX8 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master LATCH has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master MUX2X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master NAND2X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master NAND3X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master NOR2X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master NOR3X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master OAI21X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master OAI22X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master OR2X1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master OR2X2 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master TBUFX1 has no liberty cell.</div>
<div style="background:#ff8080;display:inline">Warning: LEF master TBUFX2 has no liberty cell.</div>
Info: Added 102 rows of 628 sites.
<div style="background:#c0c0ff;display:inline">[INFO]: Core area width: 288.96000000000004</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Core area height: 278.24</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 236 components and 1393 component-terminals.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def</div>
Top-level design name: user_proj_example
Block boundaries: 0 0 300000 300000
Writing /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]:  Manual Macro Placement...</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 236 components and 1393 component-terminals.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def</div>
Placing the following macros:
{'AND2X1': ['40480', '13600', 'N'], 'AND2X2': ['40480', '19040', 'N'], 'AOI21X1': ['40480', '24480', 'N'], 'AOI22X1': ['40480', '29920', 'N'], 'BUFX2': ['40480', '35360', 'N'], 'BUFX4': ['40480', '40800', 'N'], 'CLKBUF1': ['40480', '46240', 'N'], 'HAX1': ['40480', '51680', 'N'], 'INV': ['40480', '57120', 'N'], 'INVX1': ['40480', '62560', 'N'], 'INVX2': ['40480', '68000', 'N'], 'INVX4': ['40480', '73440', 'N'], 'INVX8': ['40480', '78880', 'N'], 'LATCH': ['40480', '84320', 'N'], 'MUX2X1': ['40480', '89760', 'N'], 'NAND2X1': ['40480', '95200', 'N'], 'NAND3X1': ['40480', '100640', 'N'], 'NOR2X1': ['40480', '106080', 'N'], 'NOR3X1': ['40480', '111520', 'N'], 'OAI21X1': ['40480', '116960', 'N'], 'OAI22X1': ['40480', '122400', 'N'], 'OR2X1': ['40480', '127840', 'N'], 'OR2X2': ['40480', '133280', 'N'], 'TBUFX1': ['40480', '138720', 'N'], 'TBUFX2': ['40480', '144160', 'N']}
Design name: user_proj_example
Placing AND2X1
Placing AND2X2
Placing AOI21X1
Placing AOI22X1
Placing BUFX2
Placing BUFX4
Placing CLKBUF1
Placing HAX1
Placing INV
Placing INVX1
Placing INVX2
Placing INVX4
Placing INVX8
Placing LATCH
Placing MUX2X1
Placing NAND2X1
Placing NAND3X1
Placing NOR2X1
Placing NOR3X1
Placing OAI21X1
Placing OAI22X1
Placing OR2X1
Placing OR2X2
Placing TBUFX1
Placing TBUFX2
<div style="background:#80ff80;display:inline">Successfully placed 25 instances</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def.macro_placement.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Tap/Decap Insertion...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
^ZNotice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def.macro_placement.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 236 components and 1393 component-terminals.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def.macro_placement.def</div>
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 102
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 204
Step 3: Insert tapcells...
b[INFO] #Tapcells inserted: 1040
Running tapcell... Done!
g<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def.macro_placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Generating PDN...</div>

OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 1480 components and 4289 component-terminals.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def</div>
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /media/philipp/Daten/skywater/open_pdks/sky130//sky130A/libs.tech/openlane/common_pdn.tcl
[INFO] [PDNG-0008] Design Name is user_proj_example
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1 -  width: 0.480  pitch: 2.720  offset: 0.000 
    Straps
      Layer: met4 -  width: 1.600  pitch: 153.600  offset: 16.320 
    Connect: {met1 met4}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Placement...</div>
<div style="background:#ff8080;display:inline"><div style="background:#c0ffc0;display:inline">[WARNING]: Performing Random Global Placement...</div></div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 1480 components and 4289 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def</div>
Design name: user_proj_example
Core Area Boundaries: 5520 10880 294400 288320
Number of instances 1480
Placed 211 instances
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running OpenPhySyn Timing Optimization...</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Trimming Liberty...</div>
[OpenPhySyn] [2020-12-10 15:59:37.099] [info] Loaded 6 transforms.
[OpenPhySyn] [2020-12-10 15:59:39.841] [info] OpenPhySyn: 1.8.1
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/tmp/opt.lib, line 32 default_operating_condition ss_100C_1v60 not found.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 1480 components and 4289 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def</div>
[INFO]: Setting output delay to: 0.0
[INFO]: Setting input delay to: 0.0
[INFO]: Setting load to: 0.01765
=============== Initial Reports =============
No paths found.
Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Initial area: 31443 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2020-12-10 15:59:40.475] [info] Invoking repair_timing transform
[OpenPhySyn] [2020-12-10 15:59:40.505] [info] Buffer library: sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__buf_8
[OpenPhySyn] [2020-12-10 15:59:40.506] [info] Inverter library: None
[OpenPhySyn] [2020-12-10 15:59:40.506] [info] Buffering: enabled
[OpenPhySyn] [2020-12-10 15:59:40.506] [info] Driver sizing: enabled
[OpenPhySyn] [2020-12-10 15:59:40.506] [info] Pin-swapping: enabled
[OpenPhySyn] [2020-12-10 15:59:40.506] [info] Mode: Timing-Driven
[OpenPhySyn] [2020-12-10 15:59:40.506] [info] Iteration 1
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] No more violations or cannot find more optimal buffer
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Runtime: 0s
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Buffers: 0
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Resize up: 0
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Resize down: 0
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Pin Swap: 0
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Buffered nets: 0
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Fanout violations: 0
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Transition violations: 0
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Capacitance violations: 0
[OpenPhySyn] [2020-12-10 15:59:40.696] [info] Slack gain: 0.0
[OpenPhySyn] [2020-12-10 15:59:40.697] [info] Initial area: 3144
[OpenPhySyn] [2020-12-10 15:59:40.697] [info] New area: 3144
<div style="background:#80ff80;display:inline">[OpenPhySyn] [2020-12-10 15:59:40.697] [info] Finished repair_timing transform (0)</div>
Added/updated 0 cells
=============== Final Reports =============
No paths found.
Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Final area: 31443 um2
Export optimized design
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Writing Verilog...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 1480 components and 4289 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Static Timing Analysis...</div>
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
<div style="background:#ff8080;display:inline">Error: cannot open '/.sta'.</div>
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.</div>
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 38 module AND2X1 not found.  Creating black box for AND2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 41 module AND2X2 not found.  Creating black box for AND2X2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 44 module AOI21X1 not found.  Creating black box for AOI21X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 48 module AOI22X1 not found.  Creating black box for AOI22X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 53 module BUFX2 not found.  Creating black box for BUFX2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 55 module BUFX4 not found.  Creating black box for BUFX4.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 57 module CLKBUF1 not found.  Creating black box for CLKBUF1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 59 module HAX1 not found.  Creating black box for HAX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 63 module INV not found.  Creating black box for INV.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 65 module INVX1 not found.  Creating black box for INVX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 67 module INVX2 not found.  Creating black box for INVX2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 69 module INVX4 not found.  Creating black box for INVX4.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 71 module INVX8 not found.  Creating black box for INVX8.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 73 module LATCH not found.  Creating black box for LATCH.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 76 module MUX2X1 not found.  Creating black box for MUX2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 80 module NAND2X1 not found.  Creating black box for NAND2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 83 module NAND3X1 not found.  Creating black box for NAND3X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 87 module NOR2X1 not found.  Creating black box for NOR2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 90 module NOR3X1 not found.  Creating black box for NOR3X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 94 module OAI21X1 not found.  Creating black box for OAI21X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 98 module OAI22X1 not found.  Creating black box for OAI22X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 103 module OR2X1 not found.  Creating black box for OR2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 106 module OR2X2 not found.  Creating black box for OR2X2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 109 module TBUFX1 not found.  Creating black box for TBUFX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 112 module TBUFX2 not found.  Creating black box for TBUFX2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 530 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_204.</div>
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
<div style="background:#c0c0ff;display:inline">[INFO]: Running Detailed Placement...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 1480 components and 4289 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def</div>
Design Stats
--------------------------------
total instances          1480
multi row instances         0
fixed instances          1269
nets                      606
design area           80146.9 u^2
fixed area             2352.3 u^2
movable area            792.0 u^2
utilization                 1 %
utilization padded          1 %
rows                      102
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      344.2 u
average displacement      0.2 u
max displacement          4.3 u
original HPWL         73386.2 u
legalized HPWL        73196.5 u
delta HPWL                 -0 %

<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Routing...</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Global Routing...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 1480 components and 4289 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def</div>
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 10798
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 2
[INFO] Maximum degree: 2
[INFO] Processing 6650 obstacles on layer 1
[INFO] Processing 3013 obstacles on layer 2
[INFO] Processing 343 obstacles on layer 3
[INFO] Processing 4 obstacles on layer 5
[INFO] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 9911, WIRELEN1 : 0
[INFO] NumSeg  : 288
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 9911, WIRELEN1 : 9911
[INFO] NumSeg  : 288
[INFO] NumShift: 0
[Overflow Report] Total hCap    : 53538
[Overflow Report] Total vCap    : 39880
[Overflow Report] Total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 53538
[Overflow Report] Total vCap    : 39880
[Overflow Report] Total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 53538
[Overflow Report] Total vCap    : 39880
[Overflow Report] Total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
<div style="background:#80ff80;display:inline">Maze routing finished</div>
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
<div style="background:#80ff80;display:inline">Layer assignment finished</div>
[INFO] 2D + Layer Assignment Runtime: 0.010000 sec
Post Processing Begins 
<div style="background:#80ff80;display:inline">Post Processsing finished</div>
 Starting via filling
[INFO] Via related to pin nodes 785
[INFO] Via related stiner nodes 0
<div style="background:#80ff80;display:inline">Via filling finished</div>

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 3970
    Layer 3 usage: 5912
    Layer 4 usage: 29
    Layer 5 usage: 0
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 31782
    Layer 3 capacity: 27272
    Layer 4 capacity: 18186
    Layer 5 capacity: 12608
    Layer 6 capacity: 3570

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 12.49%
    Layer 3 use percentage: 21.68%
    Layer 4 use percentage: 0.16%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 9911
[Overflow Report] Total Capacity: 93418
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 9911
[INFO] Final number of vias : 1154
[INFO] Final usage 3D       : 13373
[INFO] Total wirelength: 78777 um
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Repairing antennas...
<div style="background:#ff8080;display:inline">[WARNING]No OR_DEFAULT vias defined</div>
[INFO] #Antenna violations: 0
[INFO] Num routed nets: 288
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 1480 components and 4289 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def</div>
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 10798
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 2
[INFO] Maximum degree: 2
[INFO] Processing 6650 obstacles on layer 1
[INFO] Processing 3013 obstacles on layer 2
[INFO] Processing 343 obstacles on layer 3
[INFO] Processing 4 obstacles on layer 5
[INFO] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 9911, WIRELEN1 : 0
[INFO] NumSeg  : 288
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 9911, WIRELEN1 : 9911
[INFO] NumSeg  : 288
[INFO] NumShift: 0
[Overflow Report] Total hCap    : 53538
[Overflow Report] Total vCap    : 39880
[Overflow Report] Total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 53538
[Overflow Report] Total vCap    : 39880
[Overflow Report] Total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 53538
[Overflow Report] Total vCap    : 39880
[Overflow Report] Total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
<div style="background:#80ff80;display:inline">Maze routing finished</div>
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 9911
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
<div style="background:#80ff80;display:inline">Layer assignment finished</div>
[INFO] 2D + Layer Assignment Runtime: 0.010000 sec
Post Processing Begins 
<div style="background:#80ff80;display:inline">Post Processsing finished</div>
 Starting via filling
[INFO] Via related to pin nodes 785
[INFO] Via related stiner nodes 0
<div style="background:#80ff80;display:inline">Via filling finished</div>

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 3970
    Layer 3 usage: 5912
    Layer 4 usage: 29
    Layer 5 usage: 0
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 31782
    Layer 3 capacity: 27272
    Layer 4 capacity: 18186
    Layer 5 capacity: 12608
    Layer 6 capacity: 3570

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 12.49%
    Layer 3 use percentage: 21.68%
    Layer 4 use percentage: 0.16%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 9911
[Overflow Report] Total Capacity: 93418
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 9911
[INFO] Final number of vias : 1154
[INFO] Final usage 3D       : 13373
[INFO] Total wirelength: 78777 um
[INFO] Num routed nets: 288
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.</div>
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.</div>
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Current Def is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Fill Insertion...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 1480 components and 4289 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def</div>
Placed 5654 filler instances.
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Writing Verilog...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 7134 components and 26905 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Detailed Routing...</div>

reading lef ...

units:       1000
#layers:     13
#macros:     465
#vias:       25
#viarulegen: 25

reading def ...

design:      user_proj_example
die area:    ( 0 0 ) ( 300000 300000 )
trackPts:    12
defvias:     3
#components: 7134
#terminals:  606
#snets:      2
#nets:       604

reading guide ...

#guides:     1454
<div style="background:#ff8080;display:inline">Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...</div>
<div style="background:#ff8080;display:inline">Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...</div>
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 45

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 39306
mcon shape region query size = 127656
met1 shape region query size = 14527
via shape region query size = 824
met2 shape region query size = 1359
via2 shape region query size = 824
met3 shape region query size = 412
via3 shape region query size = 824
met4 shape region query size = 212
via4 shape region query size = 0
met5 shape region query size = 0


start pin access
  complete 81 pins
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance NAND3X1, refBlock is NAND3X1</div>
  pin ordering (with ap): 
    C (41.4, 101.66) (41.4, 102.34) (41.405, 101.66) (41.405, 102.34)
    Y (41.63, 102.68) (42.09, 102.68) (40.94, 101.32) (40.94, 102) (40.94, 102.68) (42.78, 102.68) (41.4, 102.68) (41.86, 102.68) (42.32, 102.68)
    B (42.32, 101.66) (42.32, 102.34) (42.325, 101.66) (42.325, 102.34)
    A (43.24, 101.66) (43.24, 102.34) (43.245, 101.66) (43.245, 102.34)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance INVX8, refBlock is INVX8</div>
  pin ordering (with ap): 
    Y (41.63, 80.92) (42.09, 80.92) (43.47, 80.92) (43.93, 80.92)
    A (41.4, 79.9) (42.32, 79.9) (43.24, 79.9) (44.16, 79.9) (41.86, 80.58) (42.78, 80.58) (43.7, 80.58)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance OAI21X1, refBlock is OAI21X1</div>
  pin ordering (with ap): 
    B (41.4, 117.98) (41.4, 118.66) (41.405, 117.98) (41.405, 118.66)
    Y (41.63, 119) (42.09, 119) (42.55, 119) (43.01, 119)
    A (42.32, 117.98) (42.32, 118.66) (42.325, 117.98) (42.325, 118.66)
    C (43.24, 117.98) (43.24, 118.66) (43.245, 117.98) (43.245, 118.66)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance INVX4, refBlock is INVX4</div>
  pin ordering (with ap): 
    Y (41.63, 75.48) (42.09, 75.48) (40.94, 74.12) (40.94, 74.8) (40.94, 75.48) (42.78, 74.12) (42.78, 74.8) (42.78, 75.48) (41.4, 75.48) (41.86, 75.48) (42.32, 75.48)
    A (41.4, 74.46) (42.32, 74.46) (41.86, 75.14)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance OAI22X1, refBlock is OAI22X1</div>
  pin ordering (with ap): 
    Y (40.94, 124.44) (40.945, 124.44) (40.94, 124.415)
    D (41.4, 124.1) (41.405, 124.1) (41.4, 124.025)
    Y (41.86, 123.08) (41.865, 123.08) (41.86, 123.115)
    C (42.32, 124.1) (42.325, 124.1) (42.32, 124.025)
    A (43.24, 123.42) (43.24, 124.1) (43.245, 123.42) (43.245, 124.1)
    B (44.16, 123.42) (44.16, 124.1) (44.165, 123.42) (44.165, 124.1)
    Y (44.62, 124.44) (44.625, 124.44) (44.62, 124.415)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance BUFX4, refBlock is BUFX4</div>
  pin ordering (with ap): 
    A (41.4, 42.5) (41.405, 42.5) (41.4, 42.425)
    Y (42.78, 42.84) (42.785, 42.84) (42.78, 42.815)
    Y (42.78, 41.48) (42.785, 41.48) (42.78, 41.515)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance NOR2X1, refBlock is NOR2X1</div>
  pin ordering (with ap): 
    B (41.4, 107.1) (41.4, 107.78) (41.405, 107.1) (41.405, 107.78)
    Y (40.94, 106.76) (40.94, 107.44) (40.94, 108.12) (42.78, 106.76) (41.86, 106.76)
    A (42.32, 107.1) (42.32, 107.78) (42.325, 107.1) (42.325, 107.78)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance HAX1, refBlock is HAX1</div>
  pin ordering (with ap): 
    YC (41.86, 53.72) (41.865, 53.72) (41.86, 53.695)
    YC (41.86, 52.36) (41.865, 52.36) (41.86, 52.395)
    B (43.24, 53.38) (43.245, 53.38) (43.24, 53.305)
    A (44.85, 53.38) (45.31, 53.38) (44.16, 53.38) (46, 53.38) (44.62, 53.38) (45.08, 53.38) (45.54, 53.38)
    B (46.92, 53.38) (46.925, 53.38) (46.92, 53.305)
    YS (49.22, 52.36) (49.22, 53.04) (49.22, 53.72)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance LATCH, refBlock is LATCH</div>
  pin ordering (with ap): 
    CLK (41.4, 85.34) (41.405, 85.34) (41.4, 85.425)
    D (42.32, 85.34) (42.325, 85.34) (42.32, 85.49)
    CLK (43.7, 86.02) (43.705, 86.02) (43.7, 85.945)
    CLK (44.16, 86.02) (44.165, 86.02) (44.16, 85.945)
    Q (45.08, 85.34) (45.085, 85.34) (45.08, 85.425)
    Q (45.08, 86.02) (45.085, 86.02) (45.08, 85.945)
    Q (46.46, 85) (46.46, 85.68) (46.46, 86.36)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance AOI21X1, refBlock is AOI21X1</div>
  pin ordering (with ap): 
    B (41.4, 25.5) (41.4, 26.18) (41.405, 25.5) (41.405, 26.18)
    A (42.32, 25.5) (42.32, 26.18) (42.325, 25.5) (42.325, 26.18)
    Y (40.94, 25.16) (43.7, 25.16) (43.7, 25.84) (43.7, 26.52) (41.86, 25.16) (42.78, 25.16)
    C (43.24, 25.5) (43.24, 26.18) (43.245, 25.5) (43.245, 26.18)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance MUX2X1, refBlock is MUX2X1</div>
  pin ordering (with ap): 
    S (41.4, 90.78) (41.405, 90.78) (41.4, 90.93)
    A (42.32, 90.78) (42.325, 90.78) (42.32, 90.93)
    S (43.7, 91.46) (43.705, 91.46) (43.7, 91.385)
    S (44.16, 91.46) (44.165, 91.46) (44.16, 91.385)
    Y (44.62, 90.78) (44.39, 91.8) (43.7, 90.44) (44.62, 91.8) (44.16, 90.44) (43.7, 91.8) (44.16, 91.8)
    B (45.08, 90.78) (45.08, 91.46) (45.085, 90.78) (45.085, 91.46)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance BUFX2, refBlock is BUFX2</div>
  pin ordering (with ap): 
    A (41.4, 37.06) (41.405, 37.06) (41.4, 36.985)
    Y (42.78, 36.04) (42.78, 36.72) (42.78, 37.4)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance OR2X1, refBlock is OR2X1</div>
  pin ordering (with ap): 
    A (41.4, 128.86) (41.4, 129.54) (41.405, 128.86) (41.405, 129.54)
    B (42.32, 129.54) (42.325, 129.54) (42.32, 129.465)
    Y (43.7, 128.52) (43.7, 129.2) (43.7, 129.88)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance NAND2X1, refBlock is NAND2X1</div>
  pin ordering (with ap): 
<div style="background:#ff8080;display:inline">    A (Error: no valid pattern for unique instance INVX2, refBlock is INVX2</div>
  pin ordering (with ap): 
    Y (40.94, 68.68) (40.94, 69.36) (40.94, 70.04)
    A (41.4, 41.469.02) (, 41.4, 69.7) (41.405, 96.22) (69.02) (41.4, 41.405, 96.969.7) ()
41.405, 96.22) (41.405, 96.9)
    Y (41.63, 97.24) (42.09, 97.24) (42.78, 95.88) (42.78, 96.56) (42.78, 97.24) (40.94, 97.24) (41.4, 97.24) (41.86, 97.24) (42.32, 97.24)
    B (42.32, 96.22) (42.32, 96.9) (42.325, 96.22) (42.325, 96.9)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance NOR3X1, refBlock is NOR3X1</div>
  pin ordering (with ap): 
<div style="background:#ff8080;display:inline">    Y (40.94, 113.22) (41.86, Error: no valid pattern for unique instance AND2X2, refBlock is AND2X2</div>
  pin ordering (with ap): 
    A (41.4, 20.06) (41.4, 20.74) (41.405, 20.06) (41.405, 20.74)
    B (42.32, 20.74) (42.325, 20.74) (42.32, 20.665)
    Y (43.7, 19.72) (43.7, 20.4) (43.7, 21.08)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance OR2X2, refBlock is OR2X2</div>
  pin ordering (with ap): 
    A (41.4, 134.3) (41.4, 134.98) (41.405, 134.3) (41.405, 134.98)
    B (42.32, 134.98) (42.325, 134.98) (42.32, 134.905)
    Y (43.7, 133.96) (43.7, 134.64) (43.7, 135.32)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance TBUFX2, refBlock is TBUFX2</div>
  pin ordering (with ap): 
    EN (41.4, 145.18) (41.4, 145.86) (43.24, 145.18) (44.16, 145.18)
    Y (43.7, 146.2) (43.705, 146.2) (43.7, 146.175)
    Y (43.7, 144.84) (43.705, 144.84) (43.7, 144.875)
    A (43.01, 145.86) (44.39, 145.86) (45.08, 145.18) (45.08, 145.86) (42.32, 145.86) (42.78, 145.86) (43.24, 145.86) (43.7, 145.86) (44.16, 145.86) (44.62, 145.86)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance AOI22X1, refBlock is AOI22X1</div>
  pin ordering (with ap): 
    D (41.4, 30.94) (41.405, 30.94) (41.4, 31.09)
    Y (41.86, 31.96) (41.865, 31.96) (41.86, 31.935)
    C (42.32, 30.94) (42.325, 30.94) (42.32, 31.09)
    Y (40.94, 30.6) (44.62, 30.6) (41.86, 30.6) (42.78, 30.6) (43.7, 30.6)
    A (43.24, 30.94) (43.24, 31.62) (43.245, 30.94) (43.245, 31.62)
    B (44.16, 30.94) (44.16, 31.62) (44.165, 30.94) (44.165, 31.62)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance CLKBUF1, refBlock is CLKBUF1</div>
  pin ordering (with ap): 
    A (41.4, 47.26) (41.4, 47.94) (42.32, 47.26) (42.32, 47.94) (41.86, 47.94)
    Y (47.38, 48.28) (47.385, 48.28) (47.38, 48.255)
    Y (47.38, 46.92) (47.385, 46.92) (47.38, 46.955)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance AND2X1, refBlock is AND2X1</div>
  pin ordering (with ap): 
    A (41.4, 14.62) (41.4, 15.3) (41.405, 14.62) (41.405, 15.3)
    B (42.32, 14.62) (42.32, 15.3) (42.325, 14.62) (42.325, 15.3)
    Y (43.7, 14.28) (43.7, 14.96) (43.7, 15.64)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance TBUFX1, refBlock is TBUFX1</div>
  pin ordering (with ap): 
    A (42.32, 139.4) (42.325, 139.4) (42.32, 139.305)
    EN (41.4, 139.74) (43.24, 139.74) (41.405, 139.74) (43.245, 139.74)
    Y (43.7, 139.4) (43.7, 140.08) (43.7, 140.76)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance INVX1, refBlock is INVX1</div>
  pin ordering (with ap): 
    A (41.4, 63.58) (41.4, 64.26) (41.405, 63.58) (41.405, 64.26)
    Y (41.86, 63.24) (41.86, 63.92) (41.86, 64.6)
<div style="background:#ff8080;display:inline">Error: no valid pattern for unique instance INV, refBlock is INV</div>
  pin ordering (with ap): 
    Y (40.94, 57.8) (40.94, 58.48) (40.94, 59.16)
    A (41.4, 58.14) (41.4, 58.82) (41.405, 58.14) (41.405, 58.82)
112.2) (41.86, 112.88) (40.94, 113.56)
    C (41.4, 112.54) (41.405, 112.54) (41.4, 112.625)
    B (42.32, 112.54) (42.325, 112.54) (42.32, 112.625)
    A (43.24, 113.015) (44.16, 113.015) (43.24, 113.02) (43.7, 113.02) (44.16, 113.02)
    Y (43.7, 112.2) (43.705, 112.2) (43.7, 112.235)
    B (45.08, 113.015) (45.085, 113.015)
    C (46, 113.22) (46.005, 113.22) (46, 113.145)
    Y (46.46, 113.56) (46.465, 113.56) (46.46, 113.535)
  complete 39 unique inst patterns
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
@@@ dead end inst
@@@ dead end inst
<div style="background:#ff8080;display:inline">Error: valid access pattern combination not found</div>
  complete 236 groups
Expt1 runtime (pin-level access point gen): 1.64835
Expt2 runtime (design-level access pattern gen): 0.0275426
#scanned instances     = 7134
#unique  instances     = 45
#stdCellGenAp          = 495
#stdCellValidPlanarAp  = 365
#stdCellValidViaAp     = 16
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 288
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 25.49 (MB), peak = 29.11 (MB)

post process guides ...
GCELLGRID X -1 DO 43 STEP 6900 ;
GCELLGRID Y -1 DO 43 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 211
mcon guide region query size = 0
met1 guide region query size = 408
via guide region query size = 0
met2 guide region query size = 585
via2 guide region query size = 0
met3 guide region query size = 2
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 796 vertical wires in 1 frboxes and 410 horizontal wires in 1 frboxes.
Done with 194 vertical wires in 1 frboxes and 109 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 32.09 (MB), peak = 52.08 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 32.10 (MB), peak = 52.08 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:04, memory = 74.23 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:06, memory = 78.09 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:06, memory = 78.17 (MB)
    completing 40% with 662 violations
    elapsed time = 00:00:13, memory = 80.39 (MB)
    completing 50% with 662 violations
    elapsed time = 00:00:14, memory = 83.21 (MB)
    completing 60% with 766 violations
    elapsed time = 00:00:19, memory = 77.84 (MB)
    completing 70% with 766 violations
    elapsed time = 00:00:23, memory = 81.07 (MB)
    completing 80% with 766 violations
    elapsed time = 00:00:26, memory = 82.62 (MB)
    completing 90% with 906 violations
    elapsed time = 00:00:31, memory = 85.65 (MB)
    completing 100% with 623 violations
    elapsed time = 00:00:33, memory = 45.84 (MB)
  number of violations = 623
cpu time = 00:00:33, elapsed time = 00:00:34, memory = 46.38 (MB), peak = 392.60 (MB)
total wire length = 73277 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 27218 um
total wire length on LAYER met2 = 45492 um
total wire length on LAYER met3 = 564 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 1284
up-via summary (total 1284):

-----------------------
 FR_MASTERSLICE       0
            li1     213
           met1    1033
           met2      38
           met3       0
           met4       0
-----------------------
                   1284


start 1st optimization iteration ...
    completing 10% with 623 violations
    elapsed time = 00:00:01, memory = 80.93 (MB)
    completing 20% with 623 violations
    elapsed time = 00:00:04, memory = 80.96 (MB)
    completing 30% with 623 violations
    elapsed time = 00:00:05, memory = 81.13 (MB)
    completing 40% with 484 violations
    elapsed time = 00:00:09, memory = 85.35 (MB)
    completing 50% with 484 violations
    elapsed time = 00:00:10, memory = 85.82 (MB)
    completing 60% with 450 violations
    elapsed time = 00:00:12, memory = 87.26 (MB)
    completing 70% with 450 violations
    elapsed time = 00:00:15, memory = 89.53 (MB)
    completing 80% with 450 violations
    elapsed time = 00:00:17, memory = 89.53 (MB)
    completing 90% with 310 violations
    elapsed time = 00:00:21, memory = 90.03 (MB)
    completing 100% with 279 violations
    elapsed time = 00:00:22, memory = 46.22 (MB)
  number of violations = 279
cpu time = 00:00:22, elapsed time = 00:00:23, memory = 46.00 (MB), peak = 392.60 (MB)
total wire length = 73063 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 27015 um
total wire length on LAYER met2 = 45345 um
total wire length on LAYER met3 = 679 um
total wire length on LAYER met4 = 21 um
total wire length on LAYER met5 = 0 um
total number of vias = 1276
up-via summary (total 1276):

-----------------------
 FR_MASTERSLICE       0
            li1     215
           met1     999
           met2      58
           met3       4
           met4       0
-----------------------
                   1276


start 2nd optimization iteration ...
    completing 10% with 279 violations
    elapsed time = 00:00:00, memory = 58.12 (MB)
    completing 20% with 279 violations
    elapsed time = 00:00:02, memory = 86.43 (MB)
    completing 30% with 279 violations
    elapsed time = 00:00:04, memory = 86.70 (MB)
    completing 40% with 314 violations
    elapsed time = 00:00:07, memory = 85.87 (MB)
    completing 50% with 314 violations
    elapsed time = 00:00:09, memory = 89.40 (MB)
    completing 60% with 338 violations
    elapsed time = 00:00:10, memory = 65.47 (MB)
    completing 70% with 338 violations
    elapsed time = 00:00:14, memory = 88.43 (MB)
    completing 80% with 338 violations
    elapsed time = 00:00:17, memory = 88.92 (MB)
    completing 90% with 324 violations
    elapsed time = 00:00:21, memory = 90.95 (MB)
    completing 100% with 351 violations
    elapsed time = 00:00:24, memory = 46.35 (MB)
  number of violations = 351
cpu time = 00:00:24, elapsed time = 00:00:25, memory = 46.35 (MB), peak = 392.60 (MB)
total wire length = 73068 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 27101 um
total wire length on LAYER met2 = 45355 um
total wire length on LAYER met3 = 600 um
total wire length on LAYER met4 = 10 um
total wire length on LAYER met5 = 0 um
total number of vias = 1278
up-via summary (total 1278):

-----------------------
 FR_MASTERSLICE       0
            li1     213
           met1    1001
           met2      62
           met3       2
           met4       0
-----------------------
                   1278


start 3rd optimization iteration ...
    completing 10% with 351 violations
    elapsed time = 00:00:04, memory = 91.72 (MB)
    completing 20% with 351 violations
    elapsed time = 00:00:09, memory = 95.88 (MB)
    completing 30% with 351 violations
    elapsed time = 00:00:10, memory = 96.22 (MB)
    completing 40% with 297 violations
    elapsed time = 00:00:14, memory = 90.69 (MB)
    completing 50% with 297 violations
    elapsed time = 00:00:17, memory = 100.74 (MB)
    completing 60% with 229 violations
    elapsed time = 00:00:21, memory = 97.05 (MB)
    completing 70% with 229 violations
    elapsed time = 00:00:25, memory = 98.86 (MB)
    completing 80% with 229 violations
    elapsed time = 00:00:28, memory = 99.03 (MB)
    completing 90% with 190 violations
    elapsed time = 00:00:32, memory = 99.04 (MB)
    completing 100% with 149 violations
    elapsed time = 00:00:34, memory = 48.63 (MB)
  number of violations = 149
cpu time = 00:00:33, elapsed time = 00:00:35, memory = 46.33 (MB), peak = 392.60 (MB)
total wire length = 73063 um
total wire length on LAYER li1 = 18 um
total wire length on LAYER met1 = 27067 um
total wire length on LAYER met2 = 45225 um
total wire length on LAYER met3 = 718 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 0 um
total number of vias = 1386
up-via summary (total 1386):

-----------------------
 FR_MASTERSLICE       0
            li1     219
           met1    1067
           met2      96
           met3       4
           met4       0
-----------------------
                   1386


start 4th optimization iteration ...
    completing 10% with 149 violations
    elapsed time = 00:00:02, memory = 83.45 (MB)
    completing 20% with 149 violations
    elapsed time = 00:00:05, memory = 91.28 (MB)
    completing 30% with 149 violations
    elapsed time = 00:00:08, memory = 92.78 (MB)
    completing 40% with 149 violations
    elapsed time = 00:00:10, memory = 94.93 (MB)
    completing 50% with 149 violations
    elapsed time = 00:00:12, memory = 95.73 (MB)
    completing 60% with 135 violations
    elapsed time = 00:00:16, memory = 91.67 (MB)
    completing 70% with 135 violations
    elapsed time = 00:00:21, memory = 95.62 (MB)
    completing 80% with 135 violations
    elapsed time = 00:00:24, memory = 96.27 (MB)
    completing 90% with 119 violations
    elapsed time = 00:00:29, memory = 96.62 (MB)
    completing 100% with 89 violations
    elapsed time = 00:00:31, memory = 48.45 (MB)
  number of violations = 89
cpu time = 00:00:31, elapsed time = 00:00:33, memory = 49.21 (MB), peak = 392.60 (MB)
total wire length = 73076 um
total wire length on LAYER li1 = 18 um
total wire length on LAYER met1 = 27080 um
total wire length on LAYER met2 = 45221 um
total wire length on LAYER met3 = 722 um
total wire length on LAYER met4 = 33 um
total wire length on LAYER met5 = 0 um
total number of vias = 1444
up-via summary (total 1444):

-----------------------
 FR_MASTERSLICE       0
            li1     219
           met1    1127
           met2      94
           met3       4
           met4       0
-----------------------
                   1444


start 5th optimization iteration ...
    completing 10% with 89 violations
    elapsed time = 00:00:00, memory = 80.15 (MB)
    completing 20% with 89 violations
    elapsed time = 00:00:02, memory = 91.11 (MB)
    completing 30% with 89 violations
    elapsed time = 00:00:04, memory = 96.71 (MB)
    completing 40% with 78 violations
    elapsed time = 00:00:05, memory = 65.48 (MB)
    completing 50% with 78 violations
    elapsed time = 00:00:06, memory = 88.94 (MB)
    completing 60% with 76 violations
    elapsed time = 00:00:10, memory = 68.68 (MB)
    completing 70% with 76 violations
    elapsed time = 00:00:16, memory = 97.03 (MB)
    completing 80% with 76 violations
    elapsed time = 00:00:20, memory = 97.28 (MB)
    completing 90% with 46 violations
    elapsed time = 00:00:24, memory = 99.37 (MB)
    completing 100% with 17 violations
    elapsed time = 00:00:26, memory = 49.88 (MB)
  number of violations = 17
cpu time = 00:00:25, elapsed time = 00:00:27, memory = 46.02 (MB), peak = 392.60 (MB)
total wire length = 73106 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 27022 um
total wire length on LAYER met2 = 45225 um
total wire length on LAYER met3 = 802 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1516
up-via summary (total 1516):

-----------------------
 FR_MASTERSLICE       0
            li1     221
           met1    1175
           met2     114
           met3       6
           met4       0
-----------------------
                   1516


start 6th optimization iteration ...
    completing 10% with 17 violations
    elapsed time = 00:00:00, memory = 57.37 (MB)
    completing 20% with 17 violations
    elapsed time = 00:00:00, memory = 64.89 (MB)
    completing 30% with 17 violations
    elapsed time = 00:00:01, memory = 84.02 (MB)
    completing 40% with 16 violations
    elapsed time = 00:00:02, memory = 65.13 (MB)
    completing 50% with 16 violations
    elapsed time = 00:00:03, memory = 71.83 (MB)
    completing 60% with 16 violations
    elapsed time = 00:00:03, memory = 72.09 (MB)
    completing 70% with 16 violations
    elapsed time = 00:00:04, memory = 78.79 (MB)
    completing 80% with 16 violations
    elapsed time = 00:00:05, memory = 80.61 (MB)
    completing 90% with 10 violations
    elapsed time = 00:00:06, memory = 77.94 (MB)
    completing 100% with 7 violations
    elapsed time = 00:00:07, memory = 64.29 (MB)
  number of violations = 7
cpu time = 00:00:07, elapsed time = 00:00:08, memory = 64.24 (MB), peak = 409.24 (MB)
total wire length = 73114 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 27027 um
total wire length on LAYER met2 = 45229 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     225
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 7th optimization iteration ...
    completing 10% with 7 violations
    elapsed time = 00:00:00, memory = 67.34 (MB)
    completing 20% with 7 violations
    elapsed time = 00:00:00, memory = 71.52 (MB)
    completing 30% with 7 violations
    elapsed time = 00:00:01, memory = 72.61 (MB)
    completing 40% with 7 violations
    elapsed time = 00:00:01, memory = 72.61 (MB)
    completing 50% with 7 violations
    elapsed time = 00:00:02, memory = 73.68 (MB)
    completing 60% with 7 violations
    elapsed time = 00:00:02, memory = 73.93 (MB)
    completing 70% with 7 violations
    elapsed time = 00:00:03, memory = 74.01 (MB)
    completing 80% with 7 violations
    elapsed time = 00:00:03, memory = 74.19 (MB)
    completing 90% with 3 violations
    elapsed time = 00:00:04, memory = 74.19 (MB)
    completing 100% with 3 violations
    elapsed time = 00:00:05, memory = 75.05 (MB)
  number of violations = 3
cpu time = 00:00:06, elapsed time = 00:00:06, memory = 77.02 (MB), peak = 419.00 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 8th optimization iteration ...
    completing 10% with 3 violations
    elapsed time = 00:00:00, memory = 77.02 (MB)
    completing 20% with 3 violations
    elapsed time = 00:00:00, memory = 77.11 (MB)
    completing 30% with 3 violations
    elapsed time = 00:00:01, memory = 77.11 (MB)
    completing 40% with 3 violations
    elapsed time = 00:00:01, memory = 77.14 (MB)
    completing 50% with 3 violations
    elapsed time = 00:00:02, memory = 77.14 (MB)
    completing 60% with 3 violations
    elapsed time = 00:00:02, memory = 77.21 (MB)
    completing 70% with 3 violations
    elapsed time = 00:00:02, memory = 77.21 (MB)
    completing 80% with 3 violations
    elapsed time = 00:00:03, memory = 77.21 (MB)
    completing 90% with 3 violations
    elapsed time = 00:00:04, memory = 83.48 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 85.29 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:07, memory = 85.29 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 9th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 85.29 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 85.29 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 85.29 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 85.29 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 85.29 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 85.42 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 85.42 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 85.42 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 85.68 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 68.14 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 68.14 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 10th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 74.59 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 80.51 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 82.06 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:02, memory = 74.59 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 76.57 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.57 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 76.82 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 76.84 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 77.10 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 77.10 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 77.10 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 11th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 77.10 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 77.10 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 77.10 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 77.32 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 77.32 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.32 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 82.73 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 87.88 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 76.37 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.44 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 76.44 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 12th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.44 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.70 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 76.70 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.70 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 76.96 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.96 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 83.14 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 88.04 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 76.56 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.72 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 76.72 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 13th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.72 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.98 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 77.09 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 77.09 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 77.09 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.09 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 82.84 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 85.41 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 76.30 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 76.65 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 76.65 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 14th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.65 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.65 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.65 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.96 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 76.96 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.96 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 77.10 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 77.10 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.77 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 67.77 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 67.77 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 15th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 69.57 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.28 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.28 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.28 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 76.54 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.76 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.76 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 76.76 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.53 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 67.50 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 67.50 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 16th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 71.11 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.17 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 76.25 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.25 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 76.58 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.62 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.62 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 76.88 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.32 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 67.55 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 67.55 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 17th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 70.65 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 75.80 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 76.03 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.03 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 76.54 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.54 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 82.47 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 83.25 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:05, memory = 76.47 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:06, memory = 76.70 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:07, memory = 73.70 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 18th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 73.70 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:01, memory = 78.47 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 79.36 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:02, memory = 73.07 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 73.07 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:03, memory = 73.13 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 73.39 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 73.45 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 73.71 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 74.01 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 77.01 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 19th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 77.01 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 77.01 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 77.01 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 77.01 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 77.01 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.01 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 82.68 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 87.61 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:05, memory = 76.88 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.96 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:07, memory = 76.96 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 20th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.96 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 77.06 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 77.06 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 77.06 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 77.06 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.06 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 83.24 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 88.14 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:05, memory = 76.46 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.69 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:07, memory = 76.69 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 21st optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.69 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.94 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.94 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 77.00 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 77.00 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.00 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 82.92 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 85.50 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:05, memory = 76.24 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.45 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 76.45 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 22nd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.45 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.53 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.58 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.84 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 77.09 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.09 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 77.09 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 77.09 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.76 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 67.85 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 67.85 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 23rd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 69.39 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.42 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.42 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.52 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 76.53 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.53 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.79 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 76.79 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.45 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 84.94 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 84.94 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 24th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 84.94 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 84.99 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 85.11 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 85.11 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 85.13 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 85.13 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 85.14 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 85.14 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 85.27 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 85.27 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 85.27 (MB), peak = 427.40 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 25th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 85.27 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 85.27 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 85.27 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 85.27 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 85.27 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 85.27 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 85.39 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 85.39 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 85.39 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 85.39 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:06, memory = 82.39 (MB), peak = 427.76 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 26th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 82.39 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 87.03 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 88.06 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:02, memory = 79.94 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 81.48 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:03, memory = 81.74 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 81.74 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 81.78 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.30 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 82.30 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 85.30 (MB), peak = 427.76 (MB)
total wire length = 73118 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45230 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 27th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 85.30 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 85.35 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 85.35 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 85.35 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 85.35 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 73.80 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 82.82 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 88.49 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:05, memory = 76.25 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.38 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:07, memory = 76.38 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45229 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 28th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.38 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.38 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.59 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.59 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 76.84 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.84 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 83.55 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 88.70 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:05, memory = 76.90 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.90 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:06, memory = 76.90 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45229 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 29th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.90 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.90 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.90 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.90 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 76.90 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.90 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 82.83 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 87.98 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:05, memory = 76.41 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.65 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 76.65 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45229 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 30th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.65 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.65 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.65 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.65 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 76.90 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.14 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 77.14 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 77.14 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.55 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 67.86 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 67.86 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45229 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 31st optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 69.41 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.25 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 76.50 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.55 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 76.55 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.58 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.78 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:02, memory = 76.80 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:03, memory = 82.47 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 67.37 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 67.37 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45229 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 32nd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 68.92 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 75.88 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 75.99 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.32 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 76.32 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.37 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.37 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:02, memory = 76.62 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:03, memory = 82.05 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 67.87 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 67.87 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 21 um
total wire length on LAYER met1 = 27031 um
total wire length on LAYER met2 = 45229 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1183
           met2     114
           met3       6
           met4       0
-----------------------
                   1526


start 33rd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 71.48 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:01, memory = 72.07 (MB)
    completing 30% with 5 violations
    elapsed time = 00:00:01, memory = 72.07 (MB)
    completing 40% with 5 violations
    elapsed time = 00:00:02, memory = 72.07 (MB)
    completing 50% with 5 violations
    elapsed time = 00:00:02, memory = 72.07 (MB)
    completing 60% with 5 violations
    elapsed time = 00:00:03, memory = 72.07 (MB)
    completing 70% with 5 violations
    elapsed time = 00:00:03, memory = 72.07 (MB)
    completing 80% with 5 violations
    elapsed time = 00:00:04, memory = 72.07 (MB)
    completing 90% with 5 violations
    elapsed time = 00:00:04, memory = 72.18 (MB)
    completing 100% with 5 violations
    elapsed time = 00:00:05, memory = 72.18 (MB)
  number of violations = 5
cpu time = 00:00:06, elapsed time = 00:00:06, memory = 69.18 (MB), peak = 427.76 (MB)
total wire length = 73116 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45227 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 34th optimization iteration ...
    completing 10% with 5 violations
    elapsed time = 00:00:00, memory = 71.24 (MB)
    completing 20% with 5 violations
    elapsed time = 00:00:00, memory = 78.71 (MB)
    completing 30% with 5 violations
    elapsed time = 00:00:01, memory = 79.75 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:02, memory = 73.95 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 74.00 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:03, memory = 74.01 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 74.01 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 74.01 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 74.26 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 74.36 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 77.36 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 35th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 77.36 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 77.36 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 77.36 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 77.36 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 77.36 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.36 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 82.58 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 88.51 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 76.48 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 76.48 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 76.48 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 36th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.48 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.73 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 76.73 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 77.25 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 77.38 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.38 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 83.05 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 88.75 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 77.00 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 77.00 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 77.00 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 37th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 77.00 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 77.26 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 77.36 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 77.36 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 77.36 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 77.36 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 80.45 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 87.93 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 76.87 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 76.96 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 76.96 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 38th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 76.96 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.96 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 76.96 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.96 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 76.97 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.97 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.97 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:02, memory = 76.97 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:03, memory = 82.63 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 67.77 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 67.77 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 39th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 69.83 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.28 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 76.28 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.31 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 76.31 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.36 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.36 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:02, memory = 76.61 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:03, memory = 82.28 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 67.37 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 67.37 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 40th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 67.89 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 74.07 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 75.11 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.14 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 76.14 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.20 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.46 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 76.46 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.50 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 67.73 (MB)
  number of violations = 1
cpu time = 00:00:05, elapsed time = 00:00:06, memory = 67.73 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 41st optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 69.54 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:01, memory = 69.68 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 69.78 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:02, memory = 69.78 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 70.03 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:03, memory = 70.03 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 70.12 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 70.12 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 70.12 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 70.12 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:06, memory = 67.12 (MB), peak = 427.76 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 42nd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 72.02 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.77 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 77.54 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:04, memory = 82.44 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:04, memory = 82.95 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:05, memory = 83.50 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:05, memory = 84.01 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:06, memory = 84.01 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:06, memory = 84.27 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:07, memory = 84.27 (MB)
  number of violations = 1
cpu time = 00:00:07, elapsed time = 00:00:08, memory = 87.27 (MB), peak = 429.48 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 43rd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 87.27 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 87.45 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 87.45 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 87.45 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 87.45 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 87.45 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 93.12 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:08, memory = 99.31 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:09, memory = 87.12 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:09, memory = 87.40 (MB)
  number of violations = 1
cpu time = 00:00:09, elapsed time = 00:00:11, memory = 87.40 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 44th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 87.40 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 87.40 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 87.40 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 87.46 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 87.46 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 87.46 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 94.16 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:07, memory = 100.03 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:08, memory = 87.12 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:08, memory = 87.17 (MB)
  number of violations = 1
cpu time = 00:00:09, elapsed time = 00:00:10, memory = 87.17 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 45th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 87.17 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 87.29 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 87.54 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 87.54 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 87.54 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 87.59 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:03, memory = 91.46 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:06, memory = 99.71 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:07, memory = 86.69 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:07, memory = 86.93 (MB)
  number of violations = 1
cpu time = 00:00:08, elapsed time = 00:00:09, memory = 86.93 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 46th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 86.93 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 86.93 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 86.93 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 86.93 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 87.18 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 87.18 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 87.18 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 87.42 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 93.09 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:07, memory = 78.14 (MB)
  number of violations = 1
cpu time = 00:00:07, elapsed time = 00:00:08, memory = 78.14 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 47th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 79.95 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 86.71 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 86.71 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 86.81 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 87.44 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 87.58 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 87.58 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 87.58 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 83.61 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:08, memory = 67.99 (MB)
  number of violations = 1
cpu time = 00:00:08, elapsed time = 00:00:09, memory = 67.99 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 48th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 70.05 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 76.35 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 76.61 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 76.61 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:02, memory = 76.73 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 76.73 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 76.88 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 76.88 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 82.55 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:08, memory = 68.11 (MB)
  number of violations = 1
cpu time = 00:00:08, elapsed time = 00:00:09, memory = 68.11 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 49th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 69.91 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:01, memory = 69.91 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 69.91 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:02, memory = 70.17 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:03, memory = 70.17 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:03, memory = 70.17 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:04, memory = 70.17 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 70.28 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:05, memory = 70.28 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:05, memory = 70.28 (MB)
  number of violations = 1
cpu time = 00:00:06, elapsed time = 00:00:07, memory = 70.28 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27033 um
total wire length on LAYER met2 = 45228 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 50th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 74.40 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 81.88 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:01, memory = 82.91 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:07, memory = 75.46 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:07, memory = 75.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:08, memory = 76.50 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:08, memory = 76.75 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:09, memory = 77.01 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 77.01 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 77.01 (MB)
  number of violations = 0
cpu time = 00:00:10, elapsed time = 00:00:11, memory = 77.01 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27036 um
total wire length on LAYER met2 = 45225 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 77.01 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 77.01 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 77.01 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 77.01 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 77.01 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 77.01 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 77.01 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 77.01 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 77.01 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 77.01 (MB)
  number of violations = 0
cpu time = 00:00:05, elapsed time = 00:00:05, memory = 77.01 (MB), peak = 429.51 (MB)
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27036 um
total wire length on LAYER met2 = 45225 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528


complete detail routing
total wire length = 73117 um
total wire length on LAYER li1 = 20 um
total wire length on LAYER met1 = 27036 um
total wire length on LAYER met2 = 45225 um
total wire length on LAYER met3 = 799 um
total wire length on LAYER met4 = 36 um
total wire length on LAYER met5 = 0 um
total number of vias = 1528
up-via summary (total 1528):

-----------------------
 FR_MASTERSLICE       0
            li1     223
           met1    1185
           met2     114
           met3       6
           met4       0
-----------------------
                   1528

cpu time = 00:07:42, elapsed time = 00:08:25, memory = 77.01 (MB), peak = 429.51 (MB)

post processing ...

Runtime taken (hrt): 511.844
<div style="background:#c0c0ff;display:inline">[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def to /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running SPEF Extraction...</div>
Start parsing LEF file...
Parsing LEF file done.
Start parsing DEF file...
Parsing DEF file done.

Parameters Used:
Edge Capacitance Factor: 1.0
Wire model: L 

RC Extraction is done
Start writing SPEF file
Writing SPEF is done
<div style="background:#c0c0ff;display:inline">[INFO]: Running Static Timing Analysis...</div>
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
<div style="background:#ff8080;display:inline">Error: cannot open '/.sta'.</div>
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.</div>
<div style="background:#ff8080;display:inline">Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 38 module AND2X1 not found.  Creating black box for AND2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 41 module AND2X2 not found.  Creating black box for AND2X2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 44 module AOI21X1 not found.  Creating black box for AOI21X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 48 module AOI22X1 not found.  Creating black box for AOI22X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 53 module BUFX2 not found.  Creating black box for BUFX2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 55 module BUFX4 not found.  Creating black box for BUFX4.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 57 module CLKBUF1 not found.  Creating black box for CLKBUF1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 59 module HAX1 not found.  Creating black box for HAX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 63 module INV not found.  Creating black box for INV.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 65 module INVX1 not found.  Creating black box for INVX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 67 module INVX2 not found.  Creating black box for INVX2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 69 module INVX4 not found.  Creating black box for INVX4.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 71 module INVX8 not found.  Creating black box for INVX8.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 73 module LATCH not found.  Creating black box for LATCH.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 76 module MUX2X1 not found.  Creating black box for MUX2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 80 module NAND2X1 not found.  Creating black box for NAND2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 83 module NAND3X1 not found.  Creating black box for NAND3X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 87 module NOR2X1 not found.  Creating black box for NOR2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 90 module NOR3X1 not found.  Creating black box for NOR3X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 94 module OAI21X1 not found.  Creating black box for OAI21X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 98 module OAI22X1 not found.  Creating black box for OAI22X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 103 module OR2X1 not found.  Creating black box for OR2X1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 106 module OR2X2 not found.  Creating black box for OR2X2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 109 module TBUFX1 not found.  Creating black box for TBUFX1.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 112 module TBUFX2 not found.  Creating black box for TBUFX2.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 530 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_204.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 1620 module sky130_fd_sc_hd__fill_1 not found.  Creating black box for FILLER_0_513.</div>
<div style="background:#ff8080;display:inline">Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 1622 module sky130_fd_sc_hd__fill_2 not found.  Creating black box for FILLER_0_525.</div>
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
<div style="background:#c0c0ff;display:inline">[INFO]: Routing completed for user_proj_example/10-12_15-59 in 0h9m38s</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Writing Powered Verilog...</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 7134 components and 26905 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def</div>
Top-level design name: user_proj_example
Found port VPWR of type SIGNAL
Found port VGND of type SIGNAL
Power net:  VPWR
Ground net: VGND
Modified power connections of 7134 cells (Remaining: 0 ).
<div style="background:#c0c0ff;display:inline">[INFO]: Writing Verilog...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/user_proj_example.powered.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 7134 components and 26905 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 606 nets and 26694 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/user_proj_example.powered.def</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Rewriting /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v into /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v to /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Magic to generate various views...</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Streaming out GDS II...</div>

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/mag_lef_gds.tcl" from command line.
Reading LEF data from file /media/philipp/Daten/skywater/open_pdks/sky130//sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/NAND3X1.lef.
This action cannot be undone.
LEF read: Processed 79 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INVX8.lef.
This action cannot be undone.
LEF read: Processed 79 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/OAI21X1.lef.
This action cannot be undone.
LEF read: Processed 79 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INVX4.lef.
This action cannot be undone.
LEF read: Processed 65 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/OAI22X1.lef.
This action cannot be undone.
LEF read: Processed 88 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/XOR2X1.lef.
This action cannot be undone.
LEF read: Processed 80 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/BUFX4.lef.
This action cannot be undone.
LEF read: Processed 53 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/NOR2X1.lef.
This action cannot be undone.
LEF read: Processed 68 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/HAX1.lef.
This action cannot be undone.
LEF read: Processed 81 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/LATCH.lef.
This action cannot be undone.
LEF read: Processed 76 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/AOI21X1.lef.
This action cannot be undone.
LEF read: Processed 79 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/MUX2X1.lef.
This action cannot be undone.
LEF read: Processed 83 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/BUFX2.lef.
This action cannot be undone.
LEF read: Processed 51 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/OR2X1.lef.
This action cannot be undone.
LEF read: Processed 62 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/NAND2X1.lef.
This action cannot be undone.
LEF read: Processed 68 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INVX2.lef.
This action cannot be undone.
LEF read: Processed 53 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/NOR3X1.lef.
This action cannot be undone.
LEF read: Processed 91 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/AND2X2.lef.
This action cannot be undone.
LEF read: Processed 62 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/OR2X2.lef.
This action cannot be undone.
LEF read: Processed 62 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/TBUFX2.lef.
This action cannot be undone.
LEF read: Processed 76 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/AOI22X1.lef.
This action cannot be undone.
LEF read: Processed 88 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/CLKBUF1.lef.
This action cannot be undone.
LEF read: Processed 61 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/XNOR2X1.lef.
This action cannot be undone.
LEF read: Processed 72 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/AND2X1.lef.
This action cannot be undone.
LEF read: Processed 64 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/TBUFX1.lef.
This action cannot be undone.
LEF read: Processed 64 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INVX1.lef.
This action cannot be undone.
LEF read: Processed 53 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INV.lef.
This action cannot be undone.
LEF read: Processed 53 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def.
This action cannot be undone.
  Processed 5 vias total.
  Processed 7134 subcell instances total.
  Processed 606 pins total.
  Processed 2 special nets total.
  Processed 604 nets total.
DEF read: Processed 14876 lines.
[INFO]: Zeroizing Origin
[INFO]: Current Box Values: 0 0 59856 60000
[INFO]: Writing abstract LEF
Generating LEF output /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef for cell user_proj_example:
Diagnostic:  Write LEF header for cell user_proj_example
Diagnostic:  Writing LEF output for cell user_proj_example
Diagnostic:  Scale value is 0.005000
[INFO]: LEF Write Complete

Library written using GDS-II Release 6.0
Library name: LIB
Reading "XOR2X1".
<div style="background:#ff8080;display:inline">Warning:  cell XOR2X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "HAX1".
<div style="background:#ff8080;display:inline">Warning:  cell HAX1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "INVX8".
<div style="background:#ff8080;display:inline">Warning:  cell INVX8 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "AND2X2".
<div style="background:#ff8080;display:inline">Warning:  cell AND2X2 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "NOR3X1".
<div style="background:#ff8080;display:inline">Warning:  cell NOR3X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "TBUFX2".
<div style="background:#ff8080;display:inline">Warning:  cell TBUFX2 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "XNOR2X1".
<div style="background:#ff8080;display:inline">Warning:  cell XNOR2X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "OAI22X1".
<div style="background:#ff8080;display:inline">Warning:  cell OAI22X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "AOI21X1".
<div style="background:#ff8080;display:inline">Warning:  cell AOI21X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "NAND2X1".
<div style="background:#ff8080;display:inline">Warning:  cell NAND2X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "OR2X2".
<div style="background:#ff8080;display:inline">Warning:  cell OR2X2 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "OAI21X1".
<div style="background:#ff8080;display:inline">Warning:  cell OAI21X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "INV".
<div style="background:#ff8080;display:inline">Warning:  cell INV already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "AOI22X1".
<div style="background:#ff8080;display:inline">Warning:  cell AOI22X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "OR2X1".
<div style="background:#ff8080;display:inline">Warning:  cell OR2X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "INVX1".
<div style="background:#ff8080;display:inline">Warning:  cell INVX1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "NOR2X1".
<div style="background:#ff8080;display:inline">Warning:  cell NOR2X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "MUX2X1".
<div style="background:#ff8080;display:inline">Warning:  cell MUX2X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "LATCH".
<div style="background:#ff8080;display:inline">Warning:  cell LATCH already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "BUFX2".
<div style="background:#ff8080;display:inline">Warning:  cell BUFX2 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "BUFX4".
<div style="background:#ff8080;display:inline">Warning:  cell BUFX4 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "AND2X1".
<div style="background:#ff8080;display:inline">Warning:  cell AND2X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "NAND3X1".
<div style="background:#ff8080;display:inline">Warning:  cell NAND3X1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "INVX2".
<div style="background:#ff8080;display:inline">Warning:  cell INVX2 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "CLKBUF1".
<div style="background:#ff8080;display:inline">Warning:  cell CLKBUF1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "TBUFX1".
<div style="background:#ff8080;display:inline">Warning:  cell TBUFX1 already existed before reading GDS!</div>
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 6.0
Library name: LIB
Reading "INVX4".
<div style="background:#ff8080;display:inline">Warning:  cell INVX4 already existed before reading GDS!</div>
   Writing cell user_proj_example
   Writing cell sky130_fd_sc_hd__decap_12
   Writing cell sky130_fd_sc_hd__decap_3
   Writing cell sky130_fd_sc_hd__decap_4
   Writing cell sky130_fd_sc_hd__tapvpwrvgnd_1
   Writing cell sky130_fd_sc_hd__fill_2
   Writing cell sky130_fd_sc_hd__fill_1
   Writing cell sky130_fd_sc_hd__decap_6
   Writing cell sky130_fd_sc_hd__conb_1
   Writing cell AND2X1
   Writing cell sky130_fd_sc_hd__decap_8
   Writing cell AND2X2
   Writing cell AOI21X1
   Writing cell AOI22X1
   Writing cell BUFX2
   Writing cell BUFX4
   Writing cell CLKBUF1
   Writing cell HAX1
   Writing cell INV
   Writing cell INVX1
   Writing cell INVX2
   Writing cell INVX4
   Writing cell INVX8
   Writing cell LATCH
   Writing cell MUX2X1
   Writing cell NAND2X1
   Writing cell NAND3X1
   Writing cell NOR2X1
   Writing cell NOR3X1
   Writing cell OAI21X1
   Writing cell OAI22X1
   Writing cell OR2X1
   Writing cell OR2X2
   Writing cell TBUFX1
   Writing cell TBUFX2
[INFO]: GDS Write Complete

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/maglef.tcl" from command line.
Reading LEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef.
This action cannot be undone.
LEF read: Processed 4543 lines.
[INFO]: DONE GENERATING MAGLEF VIEW
<div style="background:#c0c0ff;display:inline">[INFO]: Running Magic Spice Export...</div>

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/project/openlane/user_proj_example/runs/user_proj_example/tmp/magic_spice.tcl" from command line.
Reading LEF data from file /media/philipp/Daten/skywater/open_pdks/sky130//sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/NAND3X1.lef.
This action cannot be undone.
LEF read: Processed 79 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INVX8.lef.
This action cannot be undone.
LEF read: Processed 79 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/OAI21X1.lef.
This action cannot be undone.
LEF read: Processed 79 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INVX4.lef.
This action cannot be undone.
LEF read: Processed 65 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/OAI22X1.lef.
This action cannot be undone.
LEF read: Processed 88 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/XOR2X1.lef.
This action cannot be undone.
LEF read: Processed 80 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/BUFX4.lef.
This action cannot be undone.
LEF read: Processed 53 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/NOR2X1.lef.
This action cannot be undone.
LEF read: Processed 68 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/HAX1.lef.
This action cannot be undone.
LEF read: Processed 81 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/LATCH.lef.
This action cannot be undone.
LEF read: Processed 76 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/AOI21X1.lef.
This action cannot be undone.
LEF read: Processed 79 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/MUX2X1.lef.
This action cannot be undone.
LEF read: Processed 83 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/BUFX2.lef.
This action cannot be undone.
LEF read: Processed 51 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/OR2X1.lef.
This action cannot be undone.
LEF read: Processed 62 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/NAND2X1.lef.
This action cannot be undone.
LEF read: Processed 68 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INVX2.lef.
This action cannot be undone.
LEF read: Processed 53 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/NOR3X1.lef.
This action cannot be undone.
LEF read: Processed 91 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/AND2X2.lef.
This action cannot be undone.
LEF read: Processed 62 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/OR2X2.lef.
This action cannot be undone.
LEF read: Processed 62 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/TBUFX2.lef.
This action cannot be undone.
LEF read: Processed 76 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/AOI22X1.lef.
This action cannot be undone.
LEF read: Processed 88 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/CLKBUF1.lef.
This action cannot be undone.
LEF read: Processed 61 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/XNOR2X1.lef.
This action cannot be undone.
LEF read: Processed 72 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/AND2X1.lef.
This action cannot be undone.
LEF read: Processed 64 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/TBUFX1.lef.
This action cannot be undone.
LEF read: Processed 64 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INVX1.lef.
This action cannot be undone.
LEF read: Processed 53 lines.
Reading LEF data from file /project/openlane/user_proj_example/../../cells/lef/INV.lef.
This action cannot be undone.
LEF read: Processed 53 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def.
This action cannot be undone.
  Processed 5 vias total.
  Processed 7134 subcell instances total.
  Processed 606 pins total.
  Processed 2 special nets total.
  Processed 604 nets total.
DEF read: Processed 14876 lines.
Extracting TBUFX2 into TBUFX2.ext:
Extracting TBUFX1 into TBUFX1.ext:
Extracting OR2X2 into OR2X2.ext:
Extracting OR2X1 into OR2X1.ext:
Extracting OAI22X1 into OAI22X1.ext:
Extracting OAI21X1 into OAI21X1.ext:
Extracting NOR3X1 into NOR3X1.ext:
Extracting NOR2X1 into NOR2X1.ext:
Extracting NAND3X1 into NAND3X1.ext:
Extracting NAND2X1 into NAND2X1.ext:
Extracting MUX2X1 into MUX2X1.ext:
Extracting LATCH into LATCH.ext:
Extracting INVX8 into INVX8.ext:
Extracting INVX4 into INVX4.ext:
Extracting INVX2 into INVX2.ext:
Extracting INVX1 into INVX1.ext:
Extracting INV into INV.ext:
Extracting HAX1 into HAX1.ext:
Extracting CLKBUF1 into CLKBUF1.ext:
Extracting BUFX4 into BUFX4.ext:
Extracting BUFX2 into BUFX2.ext:
Extracting AOI22X1 into AOI22X1.ext:
Extracting AOI21X1 into AOI21X1.ext:
Extracting AND2X2 into AND2X2.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
Extracting AND2X1 into AND2X1.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_fd_sc_hd__decap_12 into sky130_fd_sc_hd__decap_12.ext:
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
Extracting user_proj_example into user_proj_example.ext:
<div style="background:#80ff80;display:inline">exttospice finished.</div>
Using technology "sky130A", version 1.0.81-0-gb184e85
<div style="background:#c0c0ff;display:inline">[INFO]: Saving Magic Views in /project</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Magic DRC...</div>

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/drc.tcl" from command line.
<div style="background:#ff8080;display:inline">Warning: Calma reading is not undoable!  I hope that's OK.</div>
Library written using GDS-II Release 3.0
Library name: user_proj_example
Reading "sky130_fd_sc_hd__decap_12".
<div style="background:#ff8080;display:inline">Error while reading cell "sky130_fd_sc_hd__decap_12" (byte position 150): Unknown layer/datatype in boundary, layer=236 type=0</div>
Reading "sky130_fd_sc_hd__decap_3".
<div style="background:#ff8080;display:inline">Error while reading cell "sky130_fd_sc_hd__decap_3" (byte position 4284): Unknown layer/datatype in boundary, layer=236 type=0</div>
Reading "sky130_fd_sc_hd__decap_4".
<div style="background:#ff8080;display:inline">Error while reading cell "sky130_fd_sc_hd__decap_4" (byte position 6946): Unknown layer/datatype in boundary, layer=236 type=0</div>
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__decap_6".
<div style="background:#ff8080;display:inline">Error while reading cell "sky130_fd_sc_hd__decap_6" (byte position 14114): Unknown layer/datatype in boundary, layer=236 type=0</div>
Reading "sky130_fd_sc_hd__conb_1".
<div style="background:#ff8080;display:inline">Error while reading cell "sky130_fd_sc_hd__conb_1" (byte position 17256): Unknown layer/datatype in boundary, layer=236 type=0</div>
Reading "AND2X1".
Reading "sky130_fd_sc_hd__decap_8".
<div style="background:#ff8080;display:inline">Error while reading cell "sky130_fd_sc_hd__decap_8" (byte position 26036): Unknown layer/datatype in boundary, layer=236 type=0</div>
Reading "AND2X2".
Reading "AOI21X1".
Reading "AOI22X1".
Reading "BUFX2".
Reading "BUFX4".
Reading "CLKBUF1".
Reading "HAX1".
Reading "INV".
Reading "INVX1".
Reading "INVX2".
Reading "INVX4".
Reading "INVX8".
Reading "LATCH".
Reading "MUX2X1".
Reading "NAND2X1".
Reading "NAND3X1".
Reading "NOR2X1".
Reading "NOR3X1".
Reading "OAI21X1".
Reading "OAI22X1".
Reading "OR2X1".
Reading "OR2X2".
Reading "TBUFX1".
Reading "TBUFX2".
Reading "user_proj_example".
    100 uses
    200 uses
    300 uses
    400 uses
    500 uses
    600 uses
    700 uses
    800 uses
    900 uses
    1000 uses
    1100 uses
    1200 uses
    1300 uses
    1400 uses
    1500 uses
    1600 uses
    1700 uses
    1800 uses
    1900 uses
    2000 uses
    2100 uses
    2200 uses
    2300 uses
    2400 uses
    2500 uses
    2600 uses
    2700 uses
    2800 uses
    2900 uses
    3000 uses
    3100 uses
    3200 uses
    3300 uses
    3400 uses
    3500 uses
    3600 uses
    3700 uses
    3800 uses
    3900 uses
    4000 uses
    4100 uses
    4200 uses
    4300 uses
    4400 uses
    4500 uses
    4600 uses
    4700 uses
    4800 uses
    4900 uses
    5000 uses
    5100 uses
    5200 uses
    5300 uses
    5400 uses
    5500 uses
    5600 uses
    5700 uses
    5800 uses
    5900 uses
    6000 uses
    6100 uses
    6200 uses
    6300 uses
    6400 uses
    6500 uses
    6600 uses
    6700 uses
    6800 uses
    6900 uses
    7000 uses
    7100 uses
[INFO]: Loading user_proj_example

DRC style is now "drc(full)"
Loading DRC CIF style.
[INFO]: COUNT: 15247
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/project/openlane/user_proj_example/runs/user_proj_example/logs/magic/magic.drc)
<div style="background:#ff8080;display:inline">[INFO]: Saving mag view with DRC errors(/project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.drc.mag)</div>
[INFO]: Saved
<div style="background:#c0c0ff;display:inline">[INFO]: Running LVS...</div>
<div style="background:#c0c0ff;display:inline">[INFO]: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice against /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v</div>
Netgen 1.5.158 compiled on Sat Dec  5 19:50:01 UTC 2020
<div style="background:#ff8080;display:inline">Warning: netgen command 'format' use fully-qualified name '::netgen::format'</div>
<div style="background:#ff8080;display:inline">Warning: netgen command 'global' use fully-qualified name '::netgen::global'</div>
Generating JSON file result
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v
<div style="background:#ff8080;display:inline">Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.</div>
Creating placeholder cell definition for module AND2X1.
Creating placeholder cell definition for module AND2X2.
Creating placeholder cell definition for module AOI21X1.
Creating placeholder cell definition for module AOI22X1.
Creating placeholder cell definition for module BUFX2.
Creating placeholder cell definition for module BUFX4.
Creating placeholder cell definition for module CLKBUF1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_6.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_3.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_2.
Creating placeholder cell definition for module HAX1.
Creating placeholder cell definition for module INV.
Creating placeholder cell definition for module INVX1.
Creating placeholder cell definition for module INVX2.
Creating placeholder cell definition for module INVX4.
Creating placeholder cell definition for module INVX8.
Creating placeholder cell definition for module LATCH.
Creating placeholder cell definition for module MUX2X1.
Creating placeholder cell definition for module NAND2X1.
Creating placeholder cell definition for module NAND3X1.
Creating placeholder cell definition for module NOR2X1.
Creating placeholder cell definition for module NOR3X1.
Creating placeholder cell definition for module OAI21X1.
Creating placeholder cell definition for module OAI22X1.
Creating placeholder cell definition for module OR2X1.
Creating placeholder cell definition for module OR2X2.
Creating placeholder cell definition for module sky130_fd_sc_hd__tapvpwrvgnd_1.
Creating placeholder cell definition for module TBUFX1.
Creating placeholder cell definition for module TBUFX2.
Creating placeholder cell definition for module sky130_fd_sc_hd__conb_1.
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Reading setup file /media/philipp/Daten/skywater/open_pdks/sky130//sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log" enabled
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__conb_1 contains no devices.
Contents of circuit 1:  Circuit: 'NAND2X1'
Circuit NAND2X1 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'NAND2X1'
Circuit NAND2X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit NAND2X1 contains no devices.
Contents of circuit 1:  Circuit: 'AOI21X1'
Circuit AOI21X1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'AOI21X1'
Circuit AOI21X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit AOI21X1 contains no devices.
Contents of circuit 1:  Circuit: 'LATCH'
Circuit LATCH contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'LATCH'
Circuit LATCH contains 0 device instances.
Circuit contains 0 nets.

Circuit LATCH contains no devices.
Contents of circuit 1:  Circuit: 'INVX1'
Circuit INVX1 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'INVX1'
Circuit INVX1 contains 0 device instances.
Circuit contains 0 nets.

Circuit INVX1 contains no devices.
Contents of circuit 1:  Circuit: 'INVX2'
Circuit INVX2 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'INVX2'
Circuit INVX2 contains 0 device instances.
Circuit contains 0 nets.

Circuit INVX2 contains no devices.
Contents of circuit 1:  Circuit: 'NOR2X1'
Circuit NOR2X1 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'NOR2X1'
Circuit NOR2X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit NOR2X1 contains no devices.
Contents of circuit 1:  Circuit: 'INVX4'
Circuit INVX4 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'INVX4'
Circuit INVX4 contains 0 device instances.
Circuit contains 0 nets.

Circuit INVX4 contains no devices.
Contents of circuit 1:  Circuit: 'OR2X1'
Circuit OR2X1 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'OR2X1'
Circuit OR2X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit OR2X1 contains no devices.
Contents of circuit 1:  Circuit: 'OR2X2'
Circuit OR2X2 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'OR2X2'
Circuit OR2X2 contains 0 device instances.
Circuit contains 0 nets.

Circuit OR2X2 contains no devices.
Contents of circuit 1:  Circuit: 'INVX8'
Circuit INVX8 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'INVX8'
Circuit INVX8 contains 0 device instances.
Circuit contains 0 nets.

Circuit INVX8 contains no devices.
Contents of circuit 1:  Circuit: 'OAI22X1'
Circuit OAI22X1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'OAI22X1'
Circuit OAI22X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit OAI22X1 contains no devices.
Contents of circuit 1:  Circuit: 'BUFX2'
Circuit BUFX2 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'BUFX2'
Circuit BUFX2 contains 0 device instances.
Circuit contains 0 nets.

Circuit BUFX2 contains no devices.
Contents of circuit 1:  Circuit: 'NAND3X1'
Circuit NAND3X1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'NAND3X1'
Circuit NAND3X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit NAND3X1 contains no devices.
Contents of circuit 1:  Circuit: 'INV'
Circuit INV contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'INV'
Circuit INV contains 0 device instances.
Circuit contains 0 nets.

Circuit INV contains no devices.
Contents of circuit 1:  Circuit: 'TBUFX1'
Circuit TBUFX1 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'TBUFX1'
Circuit TBUFX1 contains 0 device instances.
Circuit contains 0 nets.

Circuit TBUFX1 contains no devices.
Contents of circuit 1:  Circuit: 'BUFX4'
Circuit BUFX4 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'BUFX4'
Circuit BUFX4 contains 0 device instances.
Circuit contains 0 nets.

Circuit BUFX4 contains no devices.
Contents of circuit 1:  Circuit: 'TBUFX2'
Circuit TBUFX2 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'TBUFX2'
Circuit TBUFX2 contains 0 device instances.
Circuit contains 0 nets.

Circuit TBUFX2 contains no devices.
Contents of circuit 1:  Circuit: 'AOI22X1'
Circuit AOI22X1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'AOI22X1'
Circuit AOI22X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit AOI22X1 contains no devices.
Contents of circuit 1:  Circuit: 'NOR3X1'
Circuit NOR3X1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'NOR3X1'
Circuit NOR3X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit NOR3X1 contains no devices.
Contents of circuit 1:  Circuit: 'CLKBUF1'
Circuit CLKBUF1 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'CLKBUF1'
Circuit CLKBUF1 contains 0 device instances.
Circuit contains 0 nets.

Circuit CLKBUF1 contains no devices.
Contents of circuit 1:  Circuit: 'MUX2X1'
Circuit MUX2X1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'MUX2X1'
Circuit MUX2X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit MUX2X1 contains no devices.
Contents of circuit 1:  Circuit: 'AND2X1'
Circuit AND2X1 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'AND2X1'
Circuit AND2X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit AND2X1 contains no devices.
Contents of circuit 1:  Circuit: 'AND2X2'
Circuit AND2X2 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'AND2X2'
Circuit AND2X2 contains 0 device instances.
Circuit contains 0 nets.

Circuit AND2X2 contains no devices.
Contents of circuit 1:  Circuit: 'OAI21X1'
Circuit OAI21X1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'OAI21X1'
Circuit OAI21X1 contains 0 device instances.
Circuit contains 0 nets.

Circuit OAI21X1 contains no devices.
Contents of circuit 1:  Circuit: 'HAX1'
Circuit HAX1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'HAX1'
Circuit HAX1 contains 0 device instances.
Circuit contains 0 nets.

Circuit HAX1 contains no devices.
Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 1276 device instances.
  Class: NOR3X1                instances:   1
  Class: TBUFX1                instances:   1
  Class: TBUFX2                instances:   1
  Class: OR2X1                 instances:   1
  Class: OR2X2                 instances:   1
  Class: MUX2X1                instances:   1
  Class: AOI22X1               instances:   1
  Class: NOR2X1                instances:   1
  Class: INV                   instances:   1
  Class: LATCH                 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances: 211
  Class: NAND3X1               instances:   1
  Class: HAX1                  instances:   1
  Class: OAI22X1               instances:   1
  Class: AOI21X1               instances:   1
  Class: NAND2X1               instances:   1
  Class: OAI21X1               instances:   1
  Class: BUFX2                 instances:   1
  Class: BUFX4                 instances:   1
  Class: AND2X1                instances:   1
  Class: AND2X2                instances:   1
  Class: CLKBUF1               instances:   1
  Class: INVX1                 instances:   1
  Class: INVX2                 instances:   1
  Class: INVX4                 instances:   1
  Class: INVX8                 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 1040
Circuit contains 551 nets, and 316 disconnected pins.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 1276 device instances.
  Class: NOR3X1                instances:   1
  Class: TBUFX1                instances:   1
  Class: TBUFX2                instances:   1
  Class: OR2X1                 instances:   1
  Class: OR2X2                 instances:   1
  Class: MUX2X1                instances:   1
  Class: AOI22X1               instances:   1
  Class: NOR2X1                instances:   1
  Class: INV                   instances:   1
  Class: LATCH                 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances: 211
  Class: NAND3X1               instances:   1
  Class: HAX1                  instances:   1
  Class: OAI22X1               instances:   1
  Class: AOI21X1               instances:   1
  Class: NAND2X1               instances:   1
  Class: OAI21X1               instances:   1
  Class: BUFX2                 instances:   1
  Class: BUFX4                 instances:   1
  Class: AND2X1                instances:   1
  Class: AND2X2                instances:   1
  Class: CLKBUF1               instances:   1
  Class: INVX1                 instances:   1
  Class: INVX2                 instances:   1
  Class: INVX4                 instances:   1
  Class: INVX8                 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 1040
Circuit contains 290 nets, and 504 disconnected pins.

Circuit 1 contains 1276 devices, Circuit 2 contains 1276 devices.
Circuit 1 contains 340 nets,    Circuit 2 contains 290 nets. *** MISMATCH ***

Result: Netlists do not match.
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log" disabled
LVS Done.
LVS reports:
    net count difference = 50
    device count difference = 0
    unmatched nets = 3
    unmatched devices = 2
    unmatched pins = 0
<div style="background:#ff8080;display:inline">    property failures = 0</div>

<div style="background:#ff8080;display:inline">Total errors = 55</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running Antenna Checks...</div>
<div style="background:#c0c0ff;display:inline">[INFO]: Running OpenROAD Antenna Rule Checker...</div>
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
<div style="background:#ff8080;display:inline">Error: cannot open '/.openroad'.</div>
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 465 library cells
<div style="background:#80ff80;display:inline">Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef</div>
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 7134 components and 26905 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 604 nets and 288 connections.
<div style="background:#80ff80;display:inline">Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def</div>
Number of pins violated: 0
Number of nets violated: 0
Total number of nets: 604
<div style="background:#c0c0ff;display:inline">[INFO]: Generating Final Summary Report...</div>
<div style="background:#ff8080;display:inline"><div style="background:#80ff80;display:inline">[32m[SUCCESS]: Flow Completed Without Fatal Errors.</div></div></div>
</body></html>