User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


numLevelsMemCell 4

cap input 1048576 
cap after log 524288 
cap after rounding 524288


cap input beginning: 524288 bytes
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

[HW3] memristor flash model

[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 4
inputParameter->isMLC == [true, false]: true
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/RRAM.cell
cell->memCellType == [memristor (5)]: 5

continuing


=============
CONFIGURATION
=============
Bank Organization: 4 x 4
 - Row Activation   : 1 / 4
 - Column Activation: 4 / 4
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 688.975um x 312.752um = 215478.298um^2
 |--- Mat Area      = 172.244um x 78.188um = 13467.394um^2   (3.768%)
 |--- Subarray Area = 82.500um x 39.094um = 3225.258um^2   (3.934%)
 - Area Efficiency = 3.768%
Timing:
 -  Read Latency = 2.104ns
 |--- H-Tree Latency = 92.716ps
 |--- Mat Latency    = 2.012ns
    |--- Predecoder Latency = 192.045ps
    |--- Subarray Latency   = 1.820ns
       |--- Row Decoder Latency = 160.031ps
       |--- Bitline Latency     = 8.951ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 17.081ps
       |--- Precharge Latency   = 700.637ps
 - Write Latency = 20.717ns
 |--- H-Tree Latency = 46.358ps
 |--- Mat Latency    = 20.670ns
    |--- Predecoder Latency = 192.045ps
    |--- Subarray Latency   = 20.478ns
       |--- Row Decoder Latency = 160.031ps
       |--- Charge Latency      = 69.314ps
 - Read Bandwidth  = 27.117GB/s
 - Write Bandwidth = 3.125GB/s
Power:
 -  Read Dynamic Energy = 136.071pJ
 |--- H-Tree Dynamic Energy = 49.046pJ
 |--- Mat Dynamic Energy    = 21.756pJ per mat
    |--- Predecoder Dynamic Energy = 0.061pJ
    |--- Subarray Dynamic Energy   = 5.424pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.453pJ
       |--- Bitline & Cell Read Energy = 0.015pJ
       |--- Senseamp Dynamic Energy    = 4.812pJ
       |--- Mux Dynamic Energy         = 0.022pJ
       |--- Precharge Dynamic Energy   = 0.095pJ
 - Write Dynamic Energy = 424.459pJ
 |--- H-Tree Dynamic Energy = 49.046pJ
 |--- Mat Dynamic Energy    = 93.853pJ per mat
    |--- Predecoder Dynamic Energy = 0.061pJ
    |--- Subarray Dynamic Energy   = 23.448pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.026pJ
       |--- Mux Decoder Dynamic Energy = 0.453pJ
       |--- Mux Dynamic Energy         = 0.022pJ
 - Leakage Power = 315.799uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 19.737uW per mat

Finished!
