Calling target program-options parser
[03:43:12.469] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_port_counters7': port_counters7 - 
[03:43:12.469] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_controller_io5': controller_io5 - 
[03:43:12.469] [bmv2] [D] [thread 27533] Set default default entry for table 'IngressImpl.table0_control.table0': IngressImpl.table0_control._drop - 
[03:43:12.469] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_int71': int71 - 
[03:43:12.469] [bmv2] [D] [thread 27533] Set default default entry for table 'IngressImpl.int_ingress.tb_monitor_flow': NoAction - 
[03:43:12.469] [bmv2] [D] [thread 27533] Set default default entry for table 'IngressImpl.int_ingress.tb_set_first_hop': NoAction - 
[03:43:12.469] [bmv2] [D] [thread 27533] Set default default entry for table 'IngressImpl.int_ingress.tb_set_last_hop': NoAction - 
[03:43:12.469] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_switchint57': switchint57 - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_int_egress_int_source_sink_send_postcard': EgressImpl.int_egress.int_source_sink.send_postcard - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop': NoAction - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_int_egress_int_source_sink_int_sink': EgressImpl.int_egress.int_source_sink.int_sink - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_exceeded': EgressImpl.int_egress.int_transit.int_hop_cnt_exceeded - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'EgressImpl.int_egress.int_transit.tb_int_transit': NoAction - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_int_egress_int_transit_int_mtu_limit_hit': EgressImpl.int_egress.int_transit.int_mtu_limit_hit - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_decrement': EgressImpl.int_egress.int_transit.int_hop_cnt_decrement - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 
[03:43:12.470] [bmv2] [D] [thread 27533] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i1 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i2 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i3 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i4 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i5 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i6 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i7 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i8 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i9 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i10 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i11 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i12 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i13 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i14 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i15 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 
[03:43:12.470] [bmv2] [D] [thread 27533] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i1 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i2 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i3 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i4 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i5 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i6 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i7 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i8 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i9 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i10 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i11 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i12 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i13 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i14 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:12.470] [bmv2] [D] [thread 27533] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i15 - 

[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_int_egress_int_transit_int_update_outer_encap': EgressImpl.int_egress.int_transit.int_update_outer_encap - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'EgressImpl.int_egress.int_report.tb_generate_report': NoAction - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_port_counters17': port_counters17 - 
[03:43:12.470] [bmv2] [D] [thread 27533] Set default default entry for table 'tbl_controller_io16': controller_io16 - 
Adding interface s1-eth1 as port 1
[03:43:12.472] [bmv2] [D] [thread 27533] Adding interface s1-eth1 as port 1
Adding interface s1-eth2 as port 2
[03:43:12.511] [bmv2] [D] [thread 27533] Adding interface s1-eth2 as port 2
Adding interface s1-eth3 as port 3
[03:43:12.539] [bmv2] [D] [thread 27533] Adding interface s1-eth3 as port 3
Server listening on 0.0.0.0:50051
[03:43:12.577] [bmv2] [I] [thread 27533] Starting Thrift server on port 9090
[03:43:12.578] [bmv2] [I] [thread 27533] Thrift server was started
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Processing packet received on port 2
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Parser 'parser': start
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Extracting header 'ethernet'
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Bytes parsed: 14
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Parser 'parser': end
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Pipeline 'ingress': start
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Looking up key:

[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Action entry is port_counters7 - 
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Action port_counters7
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:12.708] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:12.708] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:12.709] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:12.709] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:12.709] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Action entry is NoAction - 
[03:43:12.709] [bmv2] [T] [thread 27543] [0.0] [cxt 0] Action NoAction
[03:43:12.709] [bmv2] [T] [thread 27543] [0.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:12.709] [bmv2] [T] [thread 27543] [0.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:12.709] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Pipeline 'ingress': end
[03:43:12.709] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Egress port is 511
[03:43:12.709] [bmv2] [D] [thread 27543] [0.0] [cxt 0] Dropping packet at the end of ingress
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Processing packet received on port 3
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Parser 'parser': start
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Extracting header 'ethernet'
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:12.898] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Bytes parsed: 14
[03:43:12.898] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Parser 'parser': end
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Pipeline 'ingress': start
[03:43:12.898] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Looking up key:

[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:12.898] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Action entry is port_counters7 - 
[03:43:12.898] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Action port_counters7
[03:43:12.898] [bmv2] [T] [thread 27543] [1.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:12.898] [bmv2] [T] [thread 27543] [1.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:12.898] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:12.898] [bmv2] [T] [thread 27543] [1.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:12.899] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 3333ff94ae97
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:12.899] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:12.899] [bmv2] [T] [thread 27543] [1.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:12.899] [bmv2] [T] [thread 27543] [1.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:12.899] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Action entry is NoAction - 
[03:43:12.899] [bmv2] [T] [thread 27543] [1.0] [cxt 0] Action NoAction
[03:43:12.899] [bmv2] [T] [thread 27543] [1.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:12.899] [bmv2] [T] [thread 27543] [1.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Pipeline 'ingress': end
[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Egress port is 511
[03:43:12.899] [bmv2] [D] [thread 27543] [1.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Processing packet received on port 2
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Parser 'parser': start
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Bytes parsed: 14
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Parser 'parser': end
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Looking up key:

[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Action port_counters7
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 3333ff7f04b4
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Action entry is NoAction - 
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] Action NoAction
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.026] [bmv2] [T] [thread 27543] [2.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Egress port is 511
[03:43:13.026] [bmv2] [D] [thread 27543] [2.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Processing packet received on port 3
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Parser 'parser': start
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Bytes parsed: 14
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Parser 'parser': end
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Looking up key:

[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Action port_counters7
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Action entry is NoAction - 
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] Action NoAction
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.026] [bmv2] [T] [thread 27543] [3.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Egress port is 511
[03:43:13.026] [bmv2] [D] [thread 27543] [3.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Processing packet received on port 3
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Parser 'parser': start
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Bytes parsed: 14
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Parser 'parser': end
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Looking up key:

[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Action port_counters7
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 3333ff02287a
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Action entry is NoAction - 
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] Action NoAction
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.123] [bmv2] [T] [thread 27543] [4.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Egress port is 511
[03:43:13.123] [bmv2] [D] [thread 27543] [4.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Processing packet received on port 2
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Parser 'parser': start
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Bytes parsed: 14
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Parser 'parser': end
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Looking up key:

[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Action port_counters7
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Action entry is NoAction - 
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] Action NoAction
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.186] [bmv2] [T] [thread 27543] [5.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Egress port is 511
[03:43:13.186] [bmv2] [D] [thread 27543] [5.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.250] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Processing packet received on port 1
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Parser 'parser': start
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Bytes parsed: 14
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Parser 'parser': end
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Looking up key:

[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Action port_counters7
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.251] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.251] [bmv2] [T] [thread 27543] [6.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.253] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.253] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.253] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.253] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Action entry is NoAction - 
[03:43:13.253] [bmv2] [T] [thread 27543] [6.0] [cxt 0] Action NoAction
[03:43:13.253] [bmv2] [T] [thread 27543] [6.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.253] [bmv2] [T] [thread 27543] [6.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.253] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.253] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Egress port is 511
[03:43:13.253] [bmv2] [D] [thread 27543] [6.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Processing packet received on port 1
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Parser 'parser': start
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Bytes parsed: 14
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Parser 'parser': end
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Looking up key:

[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Action port_counters7
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Action entry is NoAction - 
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] Action NoAction
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.253] [bmv2] [T] [thread 27543] [7.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Egress port is 511
[03:43:13.253] [bmv2] [D] [thread 27543] [7.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Processing packet received on port 2
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Parser 'parser': start
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Bytes parsed: 14
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Parser 'parser': end
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Looking up key:

[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Action port_counters7
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Action entry is NoAction - 
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] Action NoAction
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.348] [bmv2] [T] [thread 27543] [8.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Egress port is 511
[03:43:13.348] [bmv2] [D] [thread 27543] [8.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.348] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Processing packet received on port 2
[03:43:13.348] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Parser 'parser': start
[03:43:13.348] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.348] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.348] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.348] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Bytes parsed: 14
[03:43:13.348] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.348] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Parser 'parser': end
[03:43:13.348] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Looking up key:

[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Action port_counters7
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Action entry is NoAction - 
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] Action NoAction
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.349] [bmv2] [T] [thread 27543] [9.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Egress port is 511
[03:43:13.349] [bmv2] [D] [thread 27543] [9.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Processing packet received on port 1
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Parser 'parser': start
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Bytes parsed: 14
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Parser 'parser': end
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Looking up key:

[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Action port_counters7
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Action entry is NoAction - 
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] Action NoAction
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.450] [bmv2] [T] [thread 27543] [10.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Egress port is 511
[03:43:13.450] [bmv2] [D] [thread 27543] [10.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Processing packet received on port 3
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Parser 'parser': start
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Bytes parsed: 14
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Parser 'parser': end
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Looking up key:

[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Action port_counters7
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Action entry is NoAction - 
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] Action NoAction
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.928] [bmv2] [T] [thread 27543] [11.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Egress port is 511
[03:43:13.928] [bmv2] [D] [thread 27543] [11.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Processing packet received on port 3
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Parser 'parser': start
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Bytes parsed: 14
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Parser 'parser': end
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Looking up key:

[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Action port_counters7
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Action entry is NoAction - 
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] Action NoAction
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.928] [bmv2] [T] [thread 27543] [12.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Egress port is 511
[03:43:13.928] [bmv2] [D] [thread 27543] [12.0] [cxt 0] Dropping packet at the end of ingress
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Processing packet received on port 2
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Parser 'parser': start
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Extracting header 'ethernet'
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Bytes parsed: 14
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Parser 'parser': end
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Pipeline 'ingress': start
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Looking up key:

[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Action entry is port_counters7 - 
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Action port_counters7
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Action entry is NoAction - 
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] Action NoAction
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:13.954] [bmv2] [T] [thread 27543] [13.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Pipeline 'ingress': end
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Egress port is 511
[03:43:13.954] [bmv2] [D] [thread 27543] [13.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Processing packet received on port 2
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Parser 'parser': start
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Bytes parsed: 14
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Parser 'parser': end
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Looking up key:

[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Action port_counters7
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.054] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.054] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Action entry is NoAction - 
[03:43:14.055] [bmv2] [T] [thread 27543] [14.0] [cxt 0] Action NoAction
[03:43:14.055] [bmv2] [T] [thread 27543] [14.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.055] [bmv2] [T] [thread 27543] [14.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.055] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.055] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Egress port is 511
[03:43:14.055] [bmv2] [D] [thread 27543] [14.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Processing packet received on port 2
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Parser 'parser': start
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Bytes parsed: 14
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Parser 'parser': end
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Looking up key:

[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Action port_counters7
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Action entry is NoAction - 
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] Action NoAction
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.055] [bmv2] [T] [thread 27543] [15.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Egress port is 511
[03:43:14.055] [bmv2] [D] [thread 27543] [15.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Processing packet received on port 3
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Parser 'parser': start
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Bytes parsed: 14
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Parser 'parser': end
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Looking up key:

[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Action port_counters7
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Action entry is NoAction - 
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] Action NoAction
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.152] [bmv2] [T] [thread 27543] [16.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Egress port is 511
[03:43:14.152] [bmv2] [D] [thread 27543] [16.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Processing packet received on port 3
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Parser 'parser': start
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.152] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Bytes parsed: 14
[03:43:14.152] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Parser 'parser': end
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.152] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Looking up key:

[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.152] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.152] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Action port_counters7
[03:43:14.152] [bmv2] [T] [thread 27543] [17.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.152] [bmv2] [T] [thread 27543] [17.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Action entry is NoAction - 
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] Action NoAction
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.153] [bmv2] [T] [thread 27543] [17.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Egress port is 511
[03:43:14.153] [bmv2] [D] [thread 27543] [17.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Processing packet received on port 3
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Parser 'parser': start
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Bytes parsed: 14
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Parser 'parser': end
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Looking up key:

[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Action port_counters7
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Action entry is NoAction - 
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] Action NoAction
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.342] [bmv2] [T] [thread 27543] [18.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Egress port is 511
[03:43:14.342] [bmv2] [D] [thread 27543] [18.0] [cxt 0] Dropping packet at the end of ingress
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Processing packet received on port 2
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Parser 'parser': start
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Extracting header 'ethernet'
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Bytes parsed: 14
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Parser 'parser': end
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Pipeline 'ingress': start
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Looking up key:

[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Action entry is port_counters7 - 
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Action port_counters7
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Action entry is NoAction - 
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] Action NoAction
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:14.470] [bmv2] [T] [thread 27543] [19.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Pipeline 'ingress': end
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Egress port is 511
[03:43:14.470] [bmv2] [D] [thread 27543] [19.0] [cxt 0] Dropping packet at the end of ingress
[03:43:15.137] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Processing packet received on port 3
[03:43:15.137] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Parser 'parser': start
[03:43:15.137] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:15.137] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Extracting header 'ethernet'
[03:43:15.137] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:15.137] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Bytes parsed: 14
[03:43:15.137] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:15.137] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Parser 'parser': end
[03:43:15.137] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Pipeline 'ingress': start
[03:43:15.137] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Looking up key:

[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Action entry is port_counters7 - 
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Action port_counters7
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000016
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Action entry is NoAction - 
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] Action NoAction
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:15.138] [bmv2] [T] [thread 27543] [20.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Pipeline 'ingress': end
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Egress port is 511
[03:43:15.138] [bmv2] [D] [thread 27543] [20.0] [cxt 0] Dropping packet at the end of ingress
[03:43:15.214] [bmv2] [W] [thread 27604] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[03:43:15.226] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_port_counters7': port_counters7 - 
[03:43:15.226] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_controller_io5': controller_io5 - 
[03:43:15.226] [bmv2] [D] [thread 27604] Set default default entry for table 'IngressImpl.table0_control.table0': IngressImpl.table0_control._drop - 
[03:43:15.226] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_int71': int71 - 
[03:43:15.226] [bmv2] [D] [thread 27604] Set default default entry for table 'IngressImpl.int_ingress.tb_monitor_flow': NoAction - 
[03:43:15.226] [bmv2] [D] [thread 27604] Set default default entry for table 'IngressImpl.int_ingress.tb_set_first_hop': NoAction - 
[03:43:15.226] [bmv2] [D] [thread 27604] Set default default entry for table 'IngressImpl.int_ingress.tb_set_last_hop': NoAction - 
[03:43:15.226] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_switchint57': switchint57 - 
[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_int_egress_int_source_sink_send_postcard': EgressImpl.int_egress.int_source_sink.send_postcard - 
[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop': NoAction - 
[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_int_egress_int_source_sink_int_sink': EgressImpl.int_egress.int_source_sink.int_sink - 
[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_exceeded': EgressImpl.int_egress.int_transit.int_hop_cnt_exceeded - 
[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'EgressImpl.int_egress.int_transit.tb_int_transit': NoAction - 
[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_int_egress_int_transit_int_mtu_limit_hit': EgressImpl.int_egress.int_transit.int_mtu_limit_hit - 
[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_int_egress_int_transit_int_hop_cnt_decrement': EgressImpl.int_egress.int_transit.int_hop_cnt_decrement - 
[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 
[03:43:15.227] [bmv2] [D] [thread 27604] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i0 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i1 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i2 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i3 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i4 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i5 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i6 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i7 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i8 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i9 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i10 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i11 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i12 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i13 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i14 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0003'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0003: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0003_i15 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Set default default entry for table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407': EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 
[03:43:15.227] [bmv2] [D] [thread 27604] Entry 0 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 0
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     00
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i0 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 1 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 1
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     01
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i1 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 2 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 2
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     02
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i2 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 3 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 3
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     03
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i3 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 4 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 4
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     04
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i4 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 5 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 5
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     05
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i5 - 

[03:43:15.227] [bmv2] [D] [thread 27604] Entry 6 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.227] [bmv2] [D] [thread 27604] Dumping entry 6
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     06
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i6 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 7 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 7
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     07
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i7 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 8 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 8
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     08
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i8 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 9 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 9
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     09
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i9 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 10 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 10
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0a
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i10 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 11 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 11
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0b
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i11 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 12 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 12
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0c
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i12 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 13 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 13
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0d
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i13 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 14 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 14
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0e
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i14 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Entry 15 added to table 'EgressImpl.int_egress.int_transit.int_metadata_insert.int_inst_0407'
[03:43:15.228] [bmv2] [D] [thread 27604] Dumping entry 15
Match key:
* hdr.int_meta.instruction_mask_0407: EXACT     0f
Action entry: EgressImpl.int_egress.int_transit.int_metadata_insert.int_set_header_0407_i15 - 

[03:43:15.228] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_int_egress_int_transit_int_update_outer_encap': EgressImpl.int_egress.int_transit.int_update_outer_encap - 
[03:43:15.228] [bmv2] [D] [thread 27604] Set default default entry for table 'EgressImpl.int_egress.int_report.tb_generate_report': NoAction - 
[03:43:15.228] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_port_counters17': port_counters17 - 
[03:43:15.228] [bmv2] [D] [thread 27604] Set default default entry for table 'tbl_controller_io16': controller_io16 - 
[03:43:15.230] [bmv2] [D] [thread 27604] simple_switch target has been notified of a config swap
[03:43:15.231] [bmv2] [D] [thread 27605] Entry 0 added to table 'IngressImpl.int_ingress.tb_set_first_hop'
[03:43:15.231] [bmv2] [D] [thread 27605] Dumping entry 0
Match key:
* standard_metadata.ingress_port: EXACT     0001
Action entry: IngressImpl.int_ingress.int_set_first_hop - 

[03:43:15.233] [bmv2] [D] [thread 27604] Entry 0 added to table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:15.233] [bmv2] [D] [thread 27604] Dumping entry 0
Match key:
* hdr.ipv4.srcAddr    : TERNARY   0a000101 &&& ffffffff
* hdr.ipv4.dstAddr    : TERNARY   00000000 &&& 00000000
* hdr.ipv4.protocol   : TERNARY   00 &&& 00
* hdr.icmp.tp         : TERNARY   00 &&& 00
* hdr.tcp.srcPort     : TERNARY   0000 &&& 0000
* hdr.tcp.dstPort     : TERNARY   0000 &&& 0000
* hdr.udp.srcPort     : TERNARY   0000 &&& 0000
* hdr.udp.dstPort     : TERNARY   115c &&& ffff
Priority: 2147483645
Action entry: IngressImpl.int_ingress.int_monitor_flow - 

[03:43:15.233] [bmv2] [D] [thread 27605] Entry 1 added to table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:15.233] [bmv2] [D] [thread 27605] Dumping entry 1
Match key:
* hdr.ipv4.srcAddr    : TERNARY   0a000101 &&& ffffffff
* hdr.ipv4.dstAddr    : TERNARY   0a000202 &&& ffffffff
* hdr.ipv4.protocol   : TERNARY   01 &&& ff
* hdr.icmp.tp         : TERNARY   08 &&& ff
* hdr.tcp.srcPort     : TERNARY   0000 &&& 0000
* hdr.tcp.dstPort     : TERNARY   0000 &&& 0000
* hdr.udp.srcPort     : TERNARY   0000 &&& 0000
* hdr.udp.dstPort     : TERNARY   0000 &&& 0000
Priority: 2147483645
Action entry: IngressImpl.int_ingress.int_monitor_flow - 

[03:43:15.234] [bmv2] [D] [thread 27604] Entry 0 added to table 'IngressImpl.table0_control.table0'
[03:43:15.234] [bmv2] [D] [thread 27604] Dumping entry 0
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000101 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 101,1,

[03:43:15.235] [bmv2] [D] [thread 27605] Entry 1 added to table 'IngressImpl.table0_control.table0'
[03:43:15.235] [bmv2] [D] [thread 27605] Dumping entry 1
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000202 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 20100,2,

[03:43:15.236] [bmv2] [D] [thread 27604] Entry 2 added to table 'IngressImpl.table0_control.table0'
[03:43:15.236] [bmv2] [D] [thread 27604] Dumping entry 2
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000303 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 30100,3,

[03:43:15.236] [bmv2] [D] [thread 27605] Entry 3 added to table 'IngressImpl.table0_control.table0'
[03:43:15.236] [bmv2] [D] [thread 27605] Dumping entry 3
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a000304 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 30100,3,

[03:43:15.237] [bmv2] [D] [thread 27604] Entry 4 added to table 'IngressImpl.table0_control.table0'
[03:43:15.237] [bmv2] [D] [thread 27604] Dumping entry 4
Match key:
* standard_metadata.ingress_port: TERNARY   0000 &&& 0000
* hdr.ethernet.srcAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.dstAddr          : TERNARY   000000000000 &&& 000000000000
* hdr.ethernet.etherType        : TERNARY   0000 &&& 0000
* hdr.ipv4.srcAddr              : TERNARY   00000000 &&& 00000000
* hdr.ipv4.dstAddr              : TERNARY   0a00df02 &&& ffffffff
* hdr.ipv4.protocol             : TERNARY   00 &&& 00
Priority: 2147483645
Action entry: IngressImpl.table0_control.set_egress_port - 30100,3,

[03:43:15.238] [bmv2] [D] [thread 27605] Entry 0 added to table 'IngressImpl.int_ingress.tb_set_last_hop'
[03:43:15.238] [bmv2] [D] [thread 27605] Dumping entry 0
Match key:
* standard_metadata.egress_spec: EXACT     0001
Action entry: IngressImpl.int_ingress.int_set_last_hop - 

[03:43:15.238] [bmv2] [D] [thread 27604] Entry 0 added to table 'EgressImpl.int_egress.int_source_sink.tb_int_first_hop'
[03:43:15.238] [bmv2] [D] [thread 27604] Dumping entry 0
Match key:
Action entry: EgressImpl.int_egress.int_source_sink.int_first_hop - 32,2,a,0,0,

[03:43:15.239] [bmv2] [D] [thread 27605] Entry 0 added to table 'EgressImpl.int_egress.int_transit.tb_int_transit'
[03:43:15.239] [bmv2] [D] [thread 27605] Dumping entry 0
Match key:
Action entry: EgressImpl.int_egress.int_transit.int_transit_params - 1,5dc,

[03:43:15.240] [bmv2] [D] [thread 27604] Entry 0 added to table 'EgressImpl.int_egress.int_report.tb_generate_report'
[03:43:15.240] [bmv2] [D] [thread 27604] Dumping entry 0
Match key:
* standard_metadata.instance_type: EXACT     00000001
Action entry: EgressImpl.int_egress.int_report.create_int_report - 10000,2232,a0001fe,a00df02,3039,

[03:43:15.274] [bmv2] [T] [thread 27623] bm_get_config
[03:43:15.283] [bmv2] [T] [thread 27623] mirroring_sesssion_add
[03:43:15.284] [bmv2] [T] [thread 27623] bm_table_add_entry
[03:43:15.284] [bmv2] [D] [thread 27623] Entry 1 added to table 'IngressImpl.int_ingress.tb_set_first_hop'
[03:43:15.284] [bmv2] [D] [thread 27623] Dumping entry 1
Match key:
* standard_metadata.ingress_port: EXACT     0005
Action entry: IngressImpl.int_ingress.int_set_first_hop - 

[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Processing packet received on port 1
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Parser 'parser': start
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Bytes parsed: 14
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Parser 'parser': end
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Looking up key:

[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Action port_counters7
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Action entry is NoAction - 
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] Action NoAction
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.604] [bmv2] [T] [thread 27543] [21.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Egress port is 511
[03:43:17.604] [bmv2] [D] [thread 27543] [21.0] [cxt 0] Dropping packet at the end of ingress
[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Processing packet received on port 2
[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Parser 'parser': start
[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.858] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Bytes parsed: 14
[03:43:17.858] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Parser 'parser': end
[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.858] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Looking up key:

[03:43:17.858] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Action port_counters7
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Action entry is NoAction - 
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] Action NoAction
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.859] [bmv2] [T] [thread 27543] [22.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Egress port is 511
[03:43:17.859] [bmv2] [D] [thread 27543] [22.0] [cxt 0] Dropping packet at the end of ingress
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Processing packet received on port 2
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Parser 'parser': start
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Extracting header 'ethernet'
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Bytes parsed: 14
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Parser 'parser': end
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Pipeline 'ingress': start
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Looking up key:

[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Action entry is port_counters7 - 
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Action port_counters7
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Action entry is NoAction - 
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] Action NoAction
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:17.859] [bmv2] [T] [thread 27543] [23.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Pipeline 'ingress': end
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Egress port is 511
[03:43:17.859] [bmv2] [D] [thread 27543] [23.0] [cxt 0] Dropping packet at the end of ingress
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Processing packet received on port 3
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Parser 'parser': start
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Extracting header 'ethernet'
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Bytes parsed: 14
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Parser 'parser': end
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Pipeline 'ingress': start
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Looking up key:

[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Action entry is port_counters7 - 
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Action port_counters7
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Action entry is NoAction - 
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] Action NoAction
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:18.114] [bmv2] [T] [thread 27543] [24.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Pipeline 'ingress': end
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Egress port is 511
[03:43:18.114] [bmv2] [D] [thread 27543] [24.0] [cxt 0] Dropping packet at the end of ingress
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Processing packet received on port 3
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Parser 'parser': start
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Extracting header 'ethernet'
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Bytes parsed: 14
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Parser 'parser': end
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Pipeline 'ingress': start
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Looking up key:

[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Action entry is port_counters7 - 
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Action port_counters7
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Action entry is NoAction - 
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] Action NoAction
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:18.626] [bmv2] [T] [thread 27543] [25.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Pipeline 'ingress': end
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Egress port is 511
[03:43:18.626] [bmv2] [D] [thread 27543] [25.0] [cxt 0] Dropping packet at the end of ingress
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Processing packet received on port 2
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Parser 'parser': start
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Extracting header 'ethernet'
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Bytes parsed: 14
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Parser 'parser': end
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Pipeline 'ingress': start
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Looking up key:

[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Action entry is port_counters7 - 
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Action port_counters7
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Action entry is NoAction - 
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] Action NoAction
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:25.538] [bmv2] [T] [thread 27543] [26.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Pipeline 'ingress': end
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Egress port is 511
[03:43:25.538] [bmv2] [D] [thread 27543] [26.0] [cxt 0] Dropping packet at the end of ingress
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Processing packet received on port 3
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Parser 'parser': start
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Extracting header 'ethernet'
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:26.306] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Bytes parsed: 14
[03:43:26.306] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Parser 'parser': end
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Pipeline 'ingress': start
[03:43:26.306] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Looking up key:

[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:26.306] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Action entry is port_counters7 - 
[03:43:26.306] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Action port_counters7
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Action entry is NoAction - 
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] Action NoAction
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:26.308] [bmv2] [T] [thread 27543] [27.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Pipeline 'ingress': end
[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Egress port is 511
[03:43:26.308] [bmv2] [D] [thread 27543] [27.0] [cxt 0] Dropping packet at the end of ingress
[03:43:26.565] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Processing packet received on port 1
[03:43:26.565] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Parser 'parser': start
[03:43:26.565] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:26.565] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Extracting header 'ethernet'
[03:43:26.565] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:26.565] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Bytes parsed: 14
[03:43:26.565] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:26.565] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Parser 'parser': end
[03:43:26.565] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Pipeline 'ingress': start
[03:43:26.565] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Looking up key:

[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Action entry is port_counters7 - 
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Action port_counters7
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Action entry is NoAction - 
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] Action NoAction
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:26.566] [bmv2] [T] [thread 27543] [28.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Pipeline 'ingress': end
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Egress port is 511
[03:43:26.566] [bmv2] [D] [thread 27543] [28.0] [cxt 0] Dropping packet at the end of ingress
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Processing packet received on port 2
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Parser 'parser': start
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Extracting header 'ethernet'
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Bytes parsed: 14
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Parser 'parser': end
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Pipeline 'ingress': start
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Looking up key:

[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Action entry is port_counters7 - 
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Action port_counters7
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Action entry is NoAction - 
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] Action NoAction
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:26.566] [bmv2] [T] [thread 27543] [29.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Pipeline 'ingress': end
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Egress port is 511
[03:43:26.566] [bmv2] [D] [thread 27543] [29.0] [cxt 0] Dropping packet at the end of ingress
[03:43:27.842] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Processing packet received on port 3
[03:43:27.842] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Parser 'parser': start
[03:43:27.842] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:27.842] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Extracting header 'ethernet'
[03:43:27.842] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:27.842] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Bytes parsed: 14
[03:43:27.842] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:27.842] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Parser 'parser': end
[03:43:27.842] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Pipeline 'ingress': start
[03:43:27.842] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Looking up key:

[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Action entry is port_counters7 - 
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Action port_counters7
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Action entry is NoAction - 
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] Action NoAction
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:27.843] [bmv2] [T] [thread 27543] [30.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Pipeline 'ingress': end
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Egress port is 511
[03:43:27.843] [bmv2] [D] [thread 27543] [30.0] [cxt 0] Dropping packet at the end of ingress
[03:43:40.646] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Processing packet received on port 2
[03:43:40.646] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Parser 'parser': start
[03:43:40.646] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:40.646] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Extracting header 'ethernet'
[03:43:40.646] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:40.646] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Bytes parsed: 14
[03:43:40.646] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:40.646] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Parser 'parser': end
[03:43:40.646] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Pipeline 'ingress': start
[03:43:40.646] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Looking up key:

[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Action entry is port_counters7 - 
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Action port_counters7
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Action entry is NoAction - 
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] Action NoAction
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:40.647] [bmv2] [T] [thread 27543] [31.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Pipeline 'ingress': end
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Egress port is 511
[03:43:40.647] [bmv2] [D] [thread 27543] [31.0] [cxt 0] Dropping packet at the end of ingress
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Processing packet received on port 3
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Parser 'parser': start
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Extracting header 'ethernet'
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Bytes parsed: 14
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Parser 'parser': end
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Pipeline 'ingress': start
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Looking up key:

[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Action entry is port_counters7 - 
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Action port_counters7
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:42.179] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:42.179] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:42.180] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:42.180] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:42.180] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Action entry is NoAction - 
[03:43:42.180] [bmv2] [T] [thread 27543] [32.0] [cxt 0] Action NoAction
[03:43:42.180] [bmv2] [T] [thread 27543] [32.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:42.180] [bmv2] [T] [thread 27543] [32.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:42.180] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Pipeline 'ingress': end
[03:43:42.180] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Egress port is 511
[03:43:42.180] [bmv2] [D] [thread 27543] [32.0] [cxt 0] Dropping packet at the end of ingress
[03:43:45.508] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Processing packet received on port 1
[03:43:45.508] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Parser 'parser': start
[03:43:45.508] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:45.508] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Extracting header 'ethernet'
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Bytes parsed: 14
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Parser 'parser': end
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Pipeline 'ingress': start
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Looking up key:

[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Action entry is port_counters7 - 
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Action port_counters7
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Action entry is NoAction - 
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] Action NoAction
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:45.509] [bmv2] [T] [thread 27543] [33.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Pipeline 'ingress': end
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Egress port is 511
[03:43:45.509] [bmv2] [D] [thread 27543] [33.0] [cxt 0] Dropping packet at the end of ingress
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Processing packet received on port 2
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Parser 'parser': start
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Extracting header 'ethernet'
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Bytes parsed: 14
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Parser 'parser': end
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Pipeline 'ingress': start
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Looking up key:

[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Action entry is port_counters7 - 
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Action port_counters7
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:45.509] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:45.509] [bmv2] [T] [thread 27543] [34.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:45.510] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:45.510] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:45.510] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:45.510] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Action entry is NoAction - 
[03:43:45.510] [bmv2] [T] [thread 27543] [34.0] [cxt 0] Action NoAction
[03:43:45.510] [bmv2] [T] [thread 27543] [34.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:45.510] [bmv2] [T] [thread 27543] [34.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:45.510] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Pipeline 'ingress': end
[03:43:45.510] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Egress port is 511
[03:43:45.510] [bmv2] [D] [thread 27543] [34.0] [cxt 0] Dropping packet at the end of ingress
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Processing packet received on port 3
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Parser 'parser': start
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Extracting header 'ethernet'
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Parser state 'start': key is 86dd
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Bytes parsed: 14
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Parser 'parser': end
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Pipeline 'ingress': start
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Looking up key:

[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Action entry is port_counters7 - 
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Action port_counters7
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Action entry is NoAction - 
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] Action NoAction
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:43:47.557] [bmv2] [T] [thread 27543] [35.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Pipeline 'ingress': end
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Egress port is 511
[03:43:47.557] [bmv2] [D] [thread 27543] [35.0] [cxt 0] Dropping packet at the end of ingress
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Processing packet received on port 2
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Parser 'parser': start
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Extracting header 'ethernet'
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Bytes parsed: 14
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Parser 'parser': end
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Pipeline 'ingress': start
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Looking up key:

[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Action entry is port_counters7 - 
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Action port_counters7
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:12.130] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:12.130] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:12.131] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:12.131] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:12.131] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Action entry is NoAction - 
[03:44:12.131] [bmv2] [T] [thread 27543] [36.0] [cxt 0] Action NoAction
[03:44:12.131] [bmv2] [T] [thread 27543] [36.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:12.131] [bmv2] [T] [thread 27543] [36.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:12.131] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Pipeline 'ingress': end
[03:44:12.131] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Egress port is 511
[03:44:12.131] [bmv2] [D] [thread 27543] [36.0] [cxt 0] Dropping packet at the end of ingress
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Processing packet received on port 3
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Parser 'parser': start
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Extracting header 'ethernet'
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Bytes parsed: 14
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Parser 'parser': end
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Pipeline 'ingress': start
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Looking up key:

[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Action entry is port_counters7 - 
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Action port_counters7
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Action entry is NoAction - 
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] Action NoAction
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:16.227] [bmv2] [T] [thread 27543] [37.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Pipeline 'ingress': end
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Egress port is 511
[03:44:16.227] [bmv2] [D] [thread 27543] [37.0] [cxt 0] Dropping packet at the end of ingress
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Processing packet received on port 2
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Parser 'parser': start
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Extracting header 'ethernet'
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Bytes parsed: 14
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Parser 'parser': end
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Pipeline 'ingress': start
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Looking up key:

[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Action entry is port_counters7 - 
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Action port_counters7
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Action entry is NoAction - 
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] Action NoAction
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:20.322] [bmv2] [T] [thread 27543] [38.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Pipeline 'ingress': end
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Egress port is 511
[03:44:20.322] [bmv2] [D] [thread 27543] [38.0] [cxt 0] Dropping packet at the end of ingress
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Processing packet received on port 1
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Parser 'parser': start
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Extracting header 'ethernet'
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Bytes parsed: 14
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Parser 'parser': end
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Pipeline 'ingress': start
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Looking up key:

[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Action entry is port_counters7 - 
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Action port_counters7
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:22.376] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:22.376] [bmv2] [T] [thread 27543] [39.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:22.377] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:22.377] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:22.377] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:22.377] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Action entry is NoAction - 
[03:44:22.377] [bmv2] [T] [thread 27543] [39.0] [cxt 0] Action NoAction
[03:44:22.377] [bmv2] [T] [thread 27543] [39.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:22.377] [bmv2] [T] [thread 27543] [39.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:22.377] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Pipeline 'ingress': end
[03:44:22.377] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Egress port is 511
[03:44:22.377] [bmv2] [D] [thread 27543] [39.0] [cxt 0] Dropping packet at the end of ingress
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Processing packet received on port 3
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Parser 'parser': start
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Extracting header 'ethernet'
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Parser state 'start': key is 86dd
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Bytes parsed: 14
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Parser 'parser': end
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Pipeline 'ingress': start
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Looking up key:

[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Action entry is port_counters7 - 
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Action port_counters7
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Action entry is NoAction - 
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] Action NoAction
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:44:24.419] [bmv2] [T] [thread 27543] [40.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Pipeline 'ingress': end
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Egress port is 511
[03:44:24.419] [bmv2] [D] [thread 27543] [40.0] [cxt 0] Dropping packet at the end of ingress
[03:45:13.574] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Processing packet received on port 2
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Parser 'parser': start
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Extracting header 'ethernet'
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Bytes parsed: 14
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Parser 'parser': end
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Pipeline 'ingress': start
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Looking up key:

[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Action entry is port_counters7 - 
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Action port_counters7
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Action entry is NoAction - 
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] Action NoAction
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:13.575] [bmv2] [T] [thread 27543] [41.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Pipeline 'ingress': end
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Egress port is 511
[03:45:13.575] [bmv2] [D] [thread 27543] [41.0] [cxt 0] Dropping packet at the end of ingress
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Processing packet received on port 3
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Parser 'parser': start
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Extracting header 'ethernet'
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Bytes parsed: 14
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Parser 'parser': end
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Pipeline 'ingress': start
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Looking up key:

[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Action entry is port_counters7 - 
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Action port_counters7
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Action entry is NoAction - 
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] Action NoAction
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:19.718] [bmv2] [T] [thread 27543] [42.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Pipeline 'ingress': end
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Egress port is 511
[03:45:19.718] [bmv2] [D] [thread 27543] [42.0] [cxt 0] Dropping packet at the end of ingress
[03:45:27.915] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Processing packet received on port 2
[03:45:27.916] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Parser 'parser': start
[03:45:27.916] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:27.916] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Extracting header 'ethernet'
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Bytes parsed: 14
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Parser 'parser': end
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Pipeline 'ingress': start
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Looking up key:

[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Action entry is port_counters7 - 
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Action port_counters7
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Action entry is NoAction - 
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] Action NoAction
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:27.918] [bmv2] [T] [thread 27543] [43.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Pipeline 'ingress': end
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Egress port is 511
[03:45:27.918] [bmv2] [D] [thread 27543] [43.0] [cxt 0] Dropping packet at the end of ingress
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Processing packet received on port 1
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Parser 'parser': start
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Extracting header 'ethernet'
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Bytes parsed: 14
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Parser 'parser': end
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Pipeline 'ingress': start
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Looking up key:

[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Action entry is port_counters7 - 
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Action port_counters7
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Action entry is NoAction - 
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] Action NoAction
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:32.009] [bmv2] [T] [thread 27543] [44.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Pipeline 'ingress': end
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Egress port is 511
[03:45:32.009] [bmv2] [D] [thread 27543] [44.0] [cxt 0] Dropping packet at the end of ingress
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Processing packet received on port 3
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Parser 'parser': start
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Extracting header 'ethernet'
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Parser state 'start': key is 86dd
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Bytes parsed: 14
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Parser 'parser': end
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Pipeline 'ingress': start
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Looking up key:

[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Action entry is port_counters7 - 
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Action port_counters7
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Action entry is NoAction - 
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] Action NoAction
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:45:34.050] [bmv2] [T] [thread 27543] [45.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Pipeline 'ingress': end
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Egress port is 511
[03:45:34.050] [bmv2] [D] [thread 27543] [45.0] [cxt 0] Dropping packet at the end of ingress
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Processing packet received on port 2
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Parser 'parser': start
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Extracting header 'ethernet'
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Bytes parsed: 14
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Parser 'parser': end
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Pipeline 'ingress': start
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Looking up key:

[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Action entry is port_counters7 - 
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Action port_counters7
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Action entry is NoAction - 
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] Action NoAction
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:12.355] [bmv2] [T] [thread 27543] [46.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Pipeline 'ingress': end
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Egress port is 511
[03:47:12.355] [bmv2] [D] [thread 27543] [46.0] [cxt 0] Dropping packet at the end of ingress
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Processing packet received on port 3
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Parser 'parser': start
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Extracting header 'ethernet'
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Bytes parsed: 14
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Parser 'parser': end
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Pipeline 'ingress': start
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Looking up key:

[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Action entry is port_counters7 - 
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Action port_counters7
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:20.550] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:20.550] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:20.551] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:20.551] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Action entry is NoAction - 
[03:47:20.551] [bmv2] [T] [thread 27543] [47.0] [cxt 0] Action NoAction
[03:47:20.551] [bmv2] [T] [thread 27543] [47.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:20.551] [bmv2] [T] [thread 27543] [47.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:20.551] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Pipeline 'ingress': end
[03:47:20.551] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Egress port is 511
[03:47:20.551] [bmv2] [D] [thread 27543] [47.0] [cxt 0] Dropping packet at the end of ingress
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Processing packet received on port 2
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Parser 'parser': start
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Extracting header 'ethernet'
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Parser state 'start': key is 86dd
[03:47:51.265] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Bytes parsed: 14
[03:47:51.265] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Parser 'parser': end
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Pipeline 'ingress': start
[03:47:51.265] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Looking up key:

[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:47:51.265] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Action entry is port_counters7 - 
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Action port_counters7
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Action entry is NoAction - 
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] Action NoAction
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:47:51.266] [bmv2] [T] [thread 27543] [48.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Pipeline 'ingress': end
[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Egress port is 511
[03:47:51.266] [bmv2] [D] [thread 27543] [48.0] [cxt 0] Dropping packet at the end of ingress
[03:48:07.667] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Processing packet received on port 1
[03:48:07.667] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Parser 'parser': start
[03:48:07.667] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[03:48:07.667] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Extracting header 'ethernet'
[03:48:07.667] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Parser state 'start': key is 86dd
[03:48:07.667] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Bytes parsed: 14
[03:48:07.667] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:48:07.667] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Parser 'parser': end
[03:48:07.667] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Pipeline 'ingress': start
[03:48:07.667] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:48:07.667] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Looking up key:

[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Action entry is port_counters7 - 
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Action port_counters7
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Action entry is NoAction - 
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] Action NoAction
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:48:07.668] [bmv2] [T] [thread 27543] [49.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Pipeline 'ingress': end
[03:48:07.668] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Egress port is 511
[03:48:07.669] [bmv2] [D] [thread 27543] [49.0] [cxt 0] Dropping packet at the end of ingress
[03:48:07.676] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Processing packet received on port 3
[03:48:07.676] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Parser 'parser': start
[03:48:07.676] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Parser 'parser' entering state 'start'
[03:48:07.676] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Extracting header 'ethernet'
[03:48:07.677] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Parser state 'start': key is 86dd
[03:48:07.677] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Bytes parsed: 14
[03:48:07.677] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:48:07.677] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Parser 'parser': end
[03:48:07.678] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Pipeline 'ingress': start
[03:48:07.679] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:48:07.679] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Looking up key:

[03:48:07.679] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:48:07.679] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Action entry is port_counters7 - 
[03:48:07.679] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Action port_counters7
[03:48:07.679] [bmv2] [T] [thread 27543] [50.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:48:07.679] [bmv2] [T] [thread 27543] [50.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:48:07.679] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:48:07.679] [bmv2] [T] [thread 27543] [50.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:48:07.679] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:48:07.680] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:48:07.680] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:48:07.680] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:48:07.680] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:48:07.680] [bmv2] [T] [thread 27543] [50.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:48:07.681] [bmv2] [T] [thread 27543] [50.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:48:07.681] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:48:07.683] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:48:07.683] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:48:07.683] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Action entry is NoAction - 
[03:48:07.683] [bmv2] [T] [thread 27543] [50.0] [cxt 0] Action NoAction
[03:48:07.683] [bmv2] [T] [thread 27543] [50.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:48:07.683] [bmv2] [T] [thread 27543] [50.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:48:07.684] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Pipeline 'ingress': end
[03:48:07.685] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Egress port is 511
[03:48:07.685] [bmv2] [D] [thread 27543] [50.0] [cxt 0] Dropping packet at the end of ingress
[03:51:07.898] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Processing packet received on port 2
[03:51:07.900] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Parser 'parser': start
[03:51:07.900] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Parser 'parser' entering state 'start'
[03:51:07.900] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Extracting header 'ethernet'
[03:51:07.901] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Parser state 'start': key is 86dd
[03:51:07.901] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Bytes parsed: 14
[03:51:07.901] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:51:07.901] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Parser 'parser': end
[03:51:07.901] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Pipeline 'ingress': start
[03:51:07.901] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:51:07.902] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Looking up key:

[03:51:07.902] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:51:07.902] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Action entry is port_counters7 - 
[03:51:07.902] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Action port_counters7
[03:51:07.902] [bmv2] [T] [thread 27543] [51.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:51:07.902] [bmv2] [T] [thread 27543] [51.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:51:07.902] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:51:07.902] [bmv2] [T] [thread 27543] [51.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:51:07.902] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:51:07.903] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:51:07.903] [bmv2] [T] [thread 27543] [51.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:51:07.903] [bmv2] [T] [thread 27543] [51.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:51:07.903] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Action entry is NoAction - 
[03:51:07.903] [bmv2] [T] [thread 27543] [51.0] [cxt 0] Action NoAction
[03:51:07.903] [bmv2] [T] [thread 27543] [51.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:51:07.903] [bmv2] [T] [thread 27543] [51.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Pipeline 'ingress': end
[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Egress port is 511
[03:51:07.903] [bmv2] [D] [thread 27543] [51.0] [cxt 0] Dropping packet at the end of ingress
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Processing packet received on port 3
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Parser 'parser': start
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Parser 'parser' entering state 'start'
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Extracting header 'ethernet'
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Parser state 'start': key is 86dd
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Bytes parsed: 14
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Parser 'parser': end
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Pipeline 'ingress': start
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Looking up key:

[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:51:24.258] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Action entry is port_counters7 - 
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Action port_counters7
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:51:24.258] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:51:24.259] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:51:24.259] [bmv2] [T] [thread 27543] [52.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:51:24.259] [bmv2] [T] [thread 27543] [52.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:51:24.259] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Action entry is NoAction - 
[03:51:24.259] [bmv2] [T] [thread 27543] [52.0] [cxt 0] Action NoAction
[03:51:24.259] [bmv2] [T] [thread 27543] [52.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:51:24.259] [bmv2] [T] [thread 27543] [52.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Pipeline 'ingress': end
[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Egress port is 511
[03:51:24.259] [bmv2] [D] [thread 27543] [52.0] [cxt 0] Dropping packet at the end of ingress
[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Processing packet received on port 2
[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Parser 'parser': start
[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Parser 'parser' entering state 'start'
[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Extracting header 'ethernet'
[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Parser state 'start': key is 86dd
[03:52:13.412] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Bytes parsed: 14
[03:52:13.412] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Parser 'parser': end
[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Pipeline 'ingress': start
[03:52:13.412] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Looking up key:

[03:52:13.412] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:52:13.413] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Action entry is port_counters7 - 
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Action port_counters7
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:52:13.413] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:52:13.413] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:52:13.413] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:52:13.413] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:52:13.414] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:52:13.414] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:52:13.414] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Action entry is NoAction - 
[03:52:13.414] [bmv2] [T] [thread 27543] [53.0] [cxt 0] Action NoAction
[03:52:13.414] [bmv2] [T] [thread 27543] [53.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:52:13.414] [bmv2] [T] [thread 27543] [53.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:52:13.414] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Pipeline 'ingress': end
[03:52:13.414] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Egress port is 511
[03:52:13.414] [bmv2] [D] [thread 27543] [53.0] [cxt 0] Dropping packet at the end of ingress
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Processing packet received on port 1
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Parser 'parser': start
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Parser 'parser' entering state 'start'
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Extracting header 'ethernet'
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Parser state 'start': key is 86dd
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Bytes parsed: 14
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Parser 'parser': end
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Pipeline 'ingress': start
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Looking up key:

[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Action entry is port_counters7 - 
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Action port_counters7
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Action entry is NoAction - 
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] Action NoAction
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:53:02.567] [bmv2] [T] [thread 27543] [54.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Pipeline 'ingress': end
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Egress port is 511
[03:53:02.567] [bmv2] [D] [thread 27543] [54.0] [cxt 0] Dropping packet at the end of ingress
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Processing packet received on port 3
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Parser 'parser': start
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Parser 'parser' entering state 'start'
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Extracting header 'ethernet'
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Parser state 'start': key is 86dd
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Bytes parsed: 14
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Parser 'parser': end
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Pipeline 'ingress': start
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Looking up key:

[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Action entry is port_counters7 - 
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Action port_counters7
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Action entry is NoAction - 
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] Action NoAction
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:53:02.567] [bmv2] [T] [thread 27543] [55.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Pipeline 'ingress': end
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Egress port is 511
[03:53:02.567] [bmv2] [D] [thread 27543] [55.0] [cxt 0] Dropping packet at the end of ingress
[03:59:03.025] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Processing packet received on port 2
[03:59:03.026] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Parser 'parser': start
[03:59:03.026] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Parser 'parser' entering state 'start'
[03:59:03.026] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Extracting header 'ethernet'
[03:59:03.026] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Parser state 'start': key is 86dd
[03:59:03.026] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Bytes parsed: 14
[03:59:03.026] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:59:03.026] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Parser 'parser': end
[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Pipeline 'ingress': start
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Looking up key:

[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Action entry is port_counters7 - 
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Action port_counters7
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:59:03.027] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Action entry is NoAction - 
[03:59:03.027] [bmv2] [T] [thread 27543] [56.0] [cxt 0] Action NoAction
[03:59:03.028] [bmv2] [T] [thread 27543] [56.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:59:03.028] [bmv2] [T] [thread 27543] [56.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:59:03.028] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Pipeline 'ingress': end
[03:59:03.028] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Egress port is 511
[03:59:03.028] [bmv2] [D] [thread 27543] [56.0] [cxt 0] Dropping packet at the end of ingress
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Processing packet received on port 3
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Parser 'parser': start
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Parser 'parser' entering state 'start'
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Extracting header 'ethernet'
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Parser state 'start': key is 86dd
[03:59:35.793] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Bytes parsed: 14
[03:59:35.793] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Parser 'parser': end
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Pipeline 'ingress': start
[03:59:35.793] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Applying table 'tbl_port_counters7'
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Looking up key:

[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Table 'tbl_port_counters7': miss
[03:59:35.793] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Action entry is port_counters7 - 
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Action port_counters7
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Action IngressImpl.table0_control._drop
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Action entry is NoAction - 
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] Action NoAction
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[03:59:35.794] [bmv2] [T] [thread 27543] [57.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Pipeline 'ingress': end
[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Egress port is 511
[03:59:35.794] [bmv2] [D] [thread 27543] [57.0] [cxt 0] Dropping packet at the end of ingress
[04:00:41.314] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Processing packet received on port 2
[04:00:41.314] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Parser 'parser': start
[04:00:41.314] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Parser 'parser' entering state 'start'
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Extracting header 'ethernet'
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Parser state 'start': key is 86dd
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Bytes parsed: 14
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Parser 'parser': end
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Pipeline 'ingress': start
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Looking up key:

[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Action entry is port_counters7 - 
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Action port_counters7
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:00:41.315] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:00:41.315] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:00:41.316] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:00:41.316] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Action entry is NoAction - 
[04:00:41.316] [bmv2] [T] [thread 27543] [58.0] [cxt 0] Action NoAction
[04:00:41.316] [bmv2] [T] [thread 27543] [58.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:00:41.316] [bmv2] [T] [thread 27543] [58.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:00:41.316] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Pipeline 'ingress': end
[04:00:41.316] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Egress port is 511
[04:00:41.316] [bmv2] [D] [thread 27543] [58.0] [cxt 0] Dropping packet at the end of ingress
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Processing packet received on port 3
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Parser 'parser': start
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Parser 'parser' entering state 'start'
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Extracting header 'ethernet'
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Parser state 'start': key is 86dd
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Bytes parsed: 14
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Parser 'parser': end
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Pipeline 'ingress': start
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Looking up key:

[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Action entry is port_counters7 - 
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Action port_counters7
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Action entry is NoAction - 
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] Action NoAction
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:02:19.621] [bmv2] [T] [thread 27543] [59.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Pipeline 'ingress': end
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Egress port is 511
[04:02:19.621] [bmv2] [D] [thread 27543] [59.0] [cxt 0] Dropping packet at the end of ingress
[04:03:08.784] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Processing packet received on port 1
[04:03:08.784] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Parser 'parser': start
[04:03:08.784] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Parser 'parser' entering state 'start'
[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Extracting header 'ethernet'
[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Parser state 'start': key is 86dd
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Bytes parsed: 14
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Parser 'parser': end
[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Pipeline 'ingress': start
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Looking up key:

[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Action entry is port_counters7 - 
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Action port_counters7
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:03:08.785] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:03:08.785] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:03:08.786] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:03:08.786] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:03:08.786] [bmv2] [T] [thread 27543] [60.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:03:08.786] [bmv2] [T] [thread 27543] [60.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:03:08.786] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:03:08.786] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:03:08.786] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:03:08.786] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Action entry is NoAction - 
[04:03:08.786] [bmv2] [T] [thread 27543] [60.0] [cxt 0] Action NoAction
[04:03:08.786] [bmv2] [T] [thread 27543] [60.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:03:08.786] [bmv2] [T] [thread 27543] [60.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:03:08.786] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Pipeline 'ingress': end
[04:03:08.786] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Egress port is 511
[04:03:08.786] [bmv2] [D] [thread 27543] [60.0] [cxt 0] Dropping packet at the end of ingress
[04:14:36.926] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Processing packet received on port 2
[04:14:36.935] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Parser 'parser': start
[04:14:36.935] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Parser 'parser' entering state 'start'
[04:14:36.936] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Extracting header 'ethernet'
[04:14:36.938] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Parser state 'start': key is 86dd
[04:14:36.939] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Bytes parsed: 14
[04:14:36.939] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:14:36.939] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Parser 'parser': end
[04:14:36.939] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Pipeline 'ingress': start
[04:14:36.939] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:14:36.940] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Looking up key:

[04:14:36.940] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:14:36.940] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Action entry is port_counters7 - 
[04:14:36.940] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Action port_counters7
[04:14:36.940] [bmv2] [T] [thread 27543] [61.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:14:36.940] [bmv2] [T] [thread 27543] [61.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:14:36.940] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Action entry is NoAction - 
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] Action NoAction
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:14:36.941] [bmv2] [T] [thread 27543] [61.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Pipeline 'ingress': end
[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Egress port is 511
[04:14:36.941] [bmv2] [D] [thread 27543] [61.0] [cxt 0] Dropping packet at the end of ingress
[04:15:26.069] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Processing packet received on port 3
[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Parser 'parser': start
[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Parser 'parser' entering state 'start'
[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Extracting header 'ethernet'
[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Parser state 'start': key is 86dd
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Bytes parsed: 14
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Parser 'parser': end
[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Pipeline 'ingress': start
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Looking up key:

[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:15:26.070] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Action entry is port_counters7 - 
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Action port_counters7
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:15:26.070] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:15:26.071] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:15:26.071] [bmv2] [T] [thread 27543] [62.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:15:26.071] [bmv2] [T] [thread 27543] [62.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:15:26.071] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Action entry is NoAction - 
[04:15:26.071] [bmv2] [T] [thread 27543] [62.0] [cxt 0] Action NoAction
[04:15:26.071] [bmv2] [T] [thread 27543] [62.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:15:26.071] [bmv2] [T] [thread 27543] [62.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Pipeline 'ingress': end
[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Egress port is 511
[04:15:26.071] [bmv2] [D] [thread 27543] [62.0] [cxt 0] Dropping packet at the end of ingress
[04:16:47.986] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Processing packet received on port 2
[04:16:47.986] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Parser 'parser': start
[04:16:47.986] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Parser 'parser' entering state 'start'
[04:16:47.986] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Extracting header 'ethernet'
[04:16:47.986] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Parser state 'start': key is 86dd
[04:16:47.986] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Bytes parsed: 14
[04:16:47.986] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:16:47.987] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Parser 'parser': end
[04:16:47.987] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Pipeline 'ingress': start
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:16:47.987] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Looking up key:

[04:16:47.987] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:16:47.987] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Action entry is port_counters7 - 
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Action port_counters7
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:16:47.987] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:16:47.987] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:16:47.987] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:16:47.987] [bmv2] [T] [thread 27543] [63.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:16:47.988] [bmv2] [T] [thread 27543] [63.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:16:47.988] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:16:47.988] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:16:47.988] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:16:47.988] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Action entry is NoAction - 
[04:16:47.988] [bmv2] [T] [thread 27543] [63.0] [cxt 0] Action NoAction
[04:16:47.988] [bmv2] [T] [thread 27543] [63.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:16:47.988] [bmv2] [T] [thread 27543] [63.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:16:47.988] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Pipeline 'ingress': end
[04:16:47.988] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Egress port is 511
[04:16:47.988] [bmv2] [D] [thread 27543] [63.0] [cxt 0] Dropping packet at the end of ingress
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Processing packet received on port 3
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Parser 'parser': start
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Parser 'parser' entering state 'start'
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Extracting header 'ethernet'
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Parser state 'start': key is 86dd
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Bytes parsed: 14
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Parser 'parser': end
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Pipeline 'ingress': start
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Looking up key:

[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Action entry is port_counters7 - 
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Action port_counters7
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Action entry is NoAction - 
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] Action NoAction
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:21:42.896] [bmv2] [T] [thread 27543] [64.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Pipeline 'ingress': end
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Egress port is 511
[04:21:42.896] [bmv2] [D] [thread 27543] [64.0] [cxt 0] Dropping packet at the end of ingress
[04:26:05.040] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Processing packet received on port 1
[04:26:05.043] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Parser 'parser': start
[04:26:05.043] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Parser 'parser' entering state 'start'
[04:26:05.044] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Extracting header 'ethernet'
[04:26:05.047] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Parser state 'start': key is 86dd
[04:26:05.047] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Bytes parsed: 14
[04:26:05.047] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:26:05.048] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Parser 'parser': end
[04:26:05.048] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Pipeline 'ingress': start
[04:26:05.048] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:26:05.049] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Looking up key:

[04:26:05.049] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:26:05.049] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Action entry is port_counters7 - 
[04:26:05.049] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Action port_counters7
[04:26:05.049] [bmv2] [T] [thread 27543] [65.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:26:05.050] [bmv2] [T] [thread 27543] [65.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:26:05.050] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[04:26:05.051] [bmv2] [T] [thread 27543] [65.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:26:05.051] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:26:05.052] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:26:05.053] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:26:05.054] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:26:05.054] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:26:05.054] [bmv2] [T] [thread 27543] [65.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:26:05.055] [bmv2] [T] [thread 27543] [65.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:26:05.055] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:26:05.055] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:26:05.055] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:26:05.055] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Action entry is NoAction - 
[04:26:05.055] [bmv2] [T] [thread 27543] [65.0] [cxt 0] Action NoAction
[04:26:05.055] [bmv2] [T] [thread 27543] [65.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:26:05.055] [bmv2] [T] [thread 27543] [65.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:26:05.055] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Pipeline 'ingress': end
[04:26:05.056] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Egress port is 511
[04:26:05.056] [bmv2] [D] [thread 27543] [65.0] [cxt 0] Dropping packet at the end of ingress
[04:45:44.715] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Processing packet received on port 2
[04:45:44.717] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Parser 'parser': start
[04:45:44.717] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Parser 'parser' entering state 'start'
[04:45:44.718] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Extracting header 'ethernet'
[04:45:44.720] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Parser state 'start': key is 86dd
[04:45:44.720] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Bytes parsed: 14
[04:45:44.720] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:45:44.720] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Parser 'parser': end
[04:45:44.720] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Pipeline 'ingress': start
[04:45:44.721] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:45:44.721] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Looking up key:

[04:45:44.721] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:45:44.721] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Action entry is port_counters7 - 
[04:45:44.721] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Action port_counters7
[04:45:44.721] [bmv2] [T] [thread 27543] [66.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:45:44.722] [bmv2] [T] [thread 27543] [66.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:45:44.722] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:45:44.723] [bmv2] [T] [thread 27543] [66.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:45:44.723] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:45:44.723] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:45:44.724] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:45:44.724] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:45:44.724] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:45:44.724] [bmv2] [T] [thread 27543] [66.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:45:44.725] [bmv2] [T] [thread 27543] [66.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:45:44.725] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:45:44.725] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:45:44.726] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:45:44.726] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Action entry is NoAction - 
[04:45:44.726] [bmv2] [T] [thread 27543] [66.0] [cxt 0] Action NoAction
[04:45:44.726] [bmv2] [T] [thread 27543] [66.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:45:44.726] [bmv2] [T] [thread 27543] [66.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:45:44.726] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Pipeline 'ingress': end
[04:45:44.726] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Egress port is 511
[04:45:44.726] [bmv2] [D] [thread 27543] [66.0] [cxt 0] Dropping packet at the end of ingress
[04:47:55.765] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Processing packet received on port 2
[04:47:55.767] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Parser 'parser': start
[04:47:55.767] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Parser 'parser' entering state 'start'
[04:47:55.767] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Extracting header 'ethernet'
[04:47:55.767] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Parser state 'start': key is 86dd
[04:47:55.767] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Bytes parsed: 14
[04:47:55.767] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:47:55.767] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Parser 'parser': end
[04:47:55.767] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Pipeline 'ingress': start
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Looking up key:

[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Action entry is port_counters7 - 
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Action port_counters7
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:47:55.768] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Action entry is NoAction - 
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] Action NoAction
[04:47:55.768] [bmv2] [T] [thread 27543] [67.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:47:55.769] [bmv2] [T] [thread 27543] [67.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:47:55.769] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Pipeline 'ingress': end
[04:47:55.769] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Egress port is 511
[04:47:55.769] [bmv2] [D] [thread 27543] [67.0] [cxt 0] Dropping packet at the end of ingress
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Processing packet received on port 3
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Parser 'parser': start
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Parser 'parser' entering state 'start'
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Extracting header 'ethernet'
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Parser state 'start': key is 86dd
[04:47:55.770] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Bytes parsed: 14
[04:47:55.770] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Parser 'parser': end
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Pipeline 'ingress': start
[04:47:55.770] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Applying table 'tbl_port_counters7'
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Looking up key:

[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Table 'tbl_port_counters7': miss
[04:47:55.770] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Action entry is port_counters7 - 
[04:47:55.770] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Action port_counters7
[04:47:55.770] [bmv2] [T] [thread 27543] [68.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[04:47:55.770] [bmv2] [T] [thread 27543] [68.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Action IngressImpl.table0_control._drop
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Action entry is NoAction - 
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] Action NoAction
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[04:47:55.771] [bmv2] [T] [thread 27543] [68.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Pipeline 'ingress': end
[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Egress port is 511
[04:47:55.771] [bmv2] [D] [thread 27543] [68.0] [cxt 0] Dropping packet at the end of ingress
[05:01:02.184] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Processing packet received on port 3
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Parser 'parser': start
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Parser 'parser' entering state 'start'
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Extracting header 'ethernet'
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Parser state 'start': key is 86dd
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Bytes parsed: 14
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Parser 'parser': end
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Pipeline 'ingress': start
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Looking up key:

[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Action entry is port_counters7 - 
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Action port_counters7
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Action entry is NoAction - 
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] Action NoAction
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:01:02.185] [bmv2] [T] [thread 27543] [69.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Pipeline 'ingress': end
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Egress port is 511
[05:01:02.185] [bmv2] [D] [thread 27543] [69.0] [cxt 0] Dropping packet at the end of ingress
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Processing packet received on port 1
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Parser 'parser': start
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Parser 'parser' entering state 'start'
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Extracting header 'ethernet'
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Parser state 'start': key is 86dd
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Bytes parsed: 14
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Parser 'parser': end
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Pipeline 'ingress': start
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Looking up key:

[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:07:35.397] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Action entry is port_counters7 - 
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Action port_counters7
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:07:35.397] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:07:35.398] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:07:35.398] [bmv2] [T] [thread 27543] [70.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:07:35.398] [bmv2] [T] [thread 27543] [70.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:07:35.398] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Action entry is NoAction - 
[05:07:35.398] [bmv2] [T] [thread 27543] [70.0] [cxt 0] Action NoAction
[05:07:35.398] [bmv2] [T] [thread 27543] [70.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:07:35.398] [bmv2] [T] [thread 27543] [70.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Pipeline 'ingress': end
[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Egress port is 511
[05:07:35.398] [bmv2] [D] [thread 27543] [70.0] [cxt 0] Dropping packet at the end of ingress
[05:46:54.710] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Processing packet received on port 3
[05:46:54.711] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Parser 'parser': start
[05:46:54.711] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Parser 'parser' entering state 'start'
[05:46:54.711] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Extracting header 'ethernet'
[05:46:54.713] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Parser state 'start': key is 86dd
[05:46:54.713] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Bytes parsed: 14
[05:46:54.713] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:46:54.713] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Parser 'parser': end
[05:46:54.713] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Pipeline 'ingress': start
[05:46:54.713] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:46:54.713] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Looking up key:

[05:46:54.713] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:46:54.713] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Action entry is port_counters7 - 
[05:46:54.713] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Action port_counters7
[05:46:54.713] [bmv2] [T] [thread 27543] [71.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:46:54.713] [bmv2] [T] [thread 27543] [71.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:46:54.713] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[05:46:54.714] [bmv2] [T] [thread 27543] [71.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:46:54.714] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:46:54.714] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:46:54.715] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:46:54.715] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:46:54.715] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:46:54.715] [bmv2] [T] [thread 27543] [71.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:46:54.716] [bmv2] [T] [thread 27543] [71.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:46:54.716] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:46:54.716] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:46:54.717] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:46:54.717] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Action entry is NoAction - 
[05:46:54.717] [bmv2] [T] [thread 27543] [71.0] [cxt 0] Action NoAction
[05:46:54.717] [bmv2] [T] [thread 27543] [71.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:46:54.717] [bmv2] [T] [thread 27543] [71.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:46:54.717] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Pipeline 'ingress': end
[05:46:54.717] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Egress port is 511
[05:46:54.717] [bmv2] [D] [thread 27543] [71.0] [cxt 0] Dropping packet at the end of ingress
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Processing packet received on port 2
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Parser 'parser': start
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Parser 'parser' entering state 'start'
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Extracting header 'ethernet'
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Parser state 'start': key is 86dd
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Bytes parsed: 14
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Parser 'parser': end
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Pipeline 'ingress': start
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Looking up key:

[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Action entry is port_counters7 - 
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Action port_counters7
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Action entry is NoAction - 
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] Action NoAction
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:49:05.763] [bmv2] [T] [thread 27543] [72.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Pipeline 'ingress': end
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Egress port is 511
[05:49:05.763] [bmv2] [D] [thread 27543] [72.0] [cxt 0] Dropping packet at the end of ingress
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Processing packet received on port 2
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Parser 'parser': start
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Parser 'parser' entering state 'start'
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Extracting header 'ethernet'
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Parser state 'start': key is 86dd
[05:51:16.833] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Bytes parsed: 14
[05:51:16.833] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Parser 'parser': end
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Pipeline 'ingress': start
[05:51:16.833] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Applying table 'tbl_port_counters7'
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Looking up key:

[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Table 'tbl_port_counters7': miss
[05:51:16.833] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Action entry is port_counters7 - 
[05:51:16.833] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Action port_counters7
[05:51:16.833] [bmv2] [T] [thread 27543] [73.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[05:51:16.833] [bmv2] [T] [thread 27543] [73.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[05:51:16.833] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Action IngressImpl.table0_control._drop
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Action entry is NoAction - 
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] Action NoAction
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[05:51:16.834] [bmv2] [T] [thread 27543] [73.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Pipeline 'ingress': end
[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Egress port is 511
[05:51:16.834] [bmv2] [D] [thread 27543] [73.0] [cxt 0] Dropping packet at the end of ingress
[06:00:01.136] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Processing packet received on port 3
[06:00:01.137] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Parser 'parser': start
[06:00:01.137] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Parser 'parser' entering state 'start'
[06:00:01.137] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Extracting header 'ethernet'
[06:00:01.139] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Parser state 'start': key is 86dd
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Bytes parsed: 14
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:00:01.139] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Parser 'parser': end
[06:00:01.139] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Pipeline 'ingress': start
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:00:01.139] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Looking up key:

[06:00:01.139] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:00:01.139] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Action entry is port_counters7 - 
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Action port_counters7
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:00:01.139] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:00:01.140] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:00:01.140] [bmv2] [T] [thread 27543] [74.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:00:01.140] [bmv2] [T] [thread 27543] [74.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:00:01.140] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Action entry is NoAction - 
[06:00:01.140] [bmv2] [T] [thread 27543] [74.0] [cxt 0] Action NoAction
[06:00:01.140] [bmv2] [T] [thread 27543] [74.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:00:01.140] [bmv2] [T] [thread 27543] [74.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Pipeline 'ingress': end
[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Egress port is 511
[06:00:01.140] [bmv2] [D] [thread 27543] [74.0] [cxt 0] Dropping packet at the end of ingress
[06:10:56.483] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Processing packet received on port 1
[06:10:56.483] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Parser 'parser': start
[06:10:56.483] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Parser 'parser' entering state 'start'
[06:10:56.483] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Extracting header 'ethernet'
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Parser state 'start': key is 86dd
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Bytes parsed: 14
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Parser 'parser': end
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Pipeline 'ingress': start
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Looking up key:

[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Action entry is port_counters7 - 
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Action port_counters7
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Action entry is NoAction - 
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] Action NoAction
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:10:56.484] [bmv2] [T] [thread 27543] [75.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Pipeline 'ingress': end
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Egress port is 511
[06:10:56.484] [bmv2] [D] [thread 27543] [75.0] [cxt 0] Dropping packet at the end of ingress
[06:45:53.643] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Processing packet received on port 2
[06:45:53.644] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Parser 'parser': start
[06:45:53.644] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Parser 'parser' entering state 'start'
[06:45:53.644] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Extracting header 'ethernet'
[06:45:53.645] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Parser state 'start': key is 86dd
[06:45:53.645] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Bytes parsed: 14
[06:45:53.645] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:45:53.645] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Parser 'parser': end
[06:45:53.645] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Pipeline 'ingress': start
[06:45:53.645] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:45:53.646] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Looking up key:

[06:45:53.646] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:45:53.646] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Action entry is port_counters7 - 
[06:45:53.646] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Action port_counters7
[06:45:53.646] [bmv2] [T] [thread 27543] [76.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:45:53.646] [bmv2] [T] [thread 27543] [76.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:45:53.646] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[06:45:53.646] [bmv2] [T] [thread 27543] [76.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:45:53.646] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:45:53.648] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : b2b54ead2225
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:45:53.648] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:45:53.648] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:45:53.648] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:45:53.648] [bmv2] [T] [thread 27543] [76.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:45:53.648] [bmv2] [T] [thread 27543] [76.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:45:53.648] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:45:53.648] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:45:53.648] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:45:53.648] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Action entry is NoAction - 
[06:45:53.648] [bmv2] [T] [thread 27543] [76.0] [cxt 0] Action NoAction
[06:45:53.649] [bmv2] [T] [thread 27543] [76.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:45:53.649] [bmv2] [T] [thread 27543] [76.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:45:53.649] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Pipeline 'ingress': end
[06:45:53.649] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Egress port is 511
[06:45:53.649] [bmv2] [D] [thread 27543] [76.0] [cxt 0] Dropping packet at the end of ingress
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Processing packet received on port 3
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Parser 'parser': start
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Parser 'parser' entering state 'start'
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Extracting header 'ethernet'
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Parser state 'start': key is 86dd
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Bytes parsed: 14
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Parser 'parser': end
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Pipeline 'ingress': start
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Looking up key:

[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Action entry is port_counters7 - 
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Action port_counters7
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : ce422494ae97
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Action entry is NoAction - 
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] Action NoAction
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:52:26.850] [bmv2] [T] [thread 27543] [77.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Pipeline 'ingress': end
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Egress port is 511
[06:52:26.850] [bmv2] [D] [thread 27543] [77.0] [cxt 0] Dropping packet at the end of ingress
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Processing packet received on port 2
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Parser 'parser': start
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Parser 'parser' entering state 'start'
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Extracting header 'ethernet'
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Parser state 'start': key is 86dd
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Bytes parsed: 14
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Parser 'parser': end
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Pipeline 'ingress': start
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Looking up key:

[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Action entry is port_counters7 - 
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Action port_counters7
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 2
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0002
* hdr.ethernet.srcAddr          : 52fa387f04b4
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Action entry is NoAction - 
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] Action NoAction
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:56:48.994] [bmv2] [T] [thread 27543] [78.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Pipeline 'ingress': end
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Egress port is 511
[06:56:48.994] [bmv2] [D] [thread 27543] [78.0] [cxt 0] Dropping packet at the end of ingress
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Processing packet received on port 3
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Parser 'parser': start
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Parser 'parser' entering state 'start'
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Extracting header 'ethernet'
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Parser state 'start': key is 86dd
[06:56:48.997] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Bytes parsed: 14
[06:56:48.997] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Parser 'parser': end
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Pipeline 'ingress': start
[06:56:48.997] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Applying table 'tbl_port_counters7'
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Looking up key:

[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Table 'tbl_port_counters7': miss
[06:56:48.997] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Action entry is port_counters7 - 
[06:56:48.997] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Action port_counters7
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 3
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[06:56:48.998] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0003
* hdr.ethernet.srcAddr          : 5edf8002287a
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[06:56:48.998] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[06:56:48.998] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Action IngressImpl.table0_control._drop
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[06:56:48.998] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[06:56:48.999] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[06:56:48.999] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[06:56:48.999] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Action entry is NoAction - 
[06:56:48.999] [bmv2] [T] [thread 27543] [79.0] [cxt 0] Action NoAction
[06:56:48.999] [bmv2] [T] [thread 27543] [79.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[06:56:48.999] [bmv2] [T] [thread 27543] [79.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[06:56:48.999] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Pipeline 'ingress': end
[06:56:48.999] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Egress port is 511
[06:56:48.999] [bmv2] [D] [thread 27543] [79.0] [cxt 0] Dropping packet at the end of ingress
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Processing packet received on port 1
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Parser 'parser': start
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Parser 'parser' entering state 'start'
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Extracting header 'ethernet'
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Parser state 'start': key is 86dd
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Bytes parsed: 14
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Skipping checksum 'cksum_0' verification because target field invalid
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Parser 'parser': end
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Pipeline 'ingress': start
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Applying table 'tbl_port_counters7'
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Looking up key:

[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Table 'tbl_port_counters7': miss
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Action entry is port_counters7 - 
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Action port_counters7
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] includes/port_counters.p4(7) Primitive (bit<32>) standard_metadata.ingress_port
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] includes/port_counters.p4(7) Primitive ingress_port_counter.count((bit<32>) standard_metadata.ingress_port)
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Updated counter 'IngressImpl.port_counters_ingress.ingress_port_counter' at index 1
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] includes/controller_io.p4(4) Condition "standard_metadata.ingress_port == CPU_PORT" (node_3) is false
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Applying table 'IngressImpl.table0_control.table0'
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Looking up key:
* standard_metadata.ingress_port: 0001
* hdr.ethernet.srcAddr          : 923f91d53b2c
* hdr.ethernet.dstAddr          : 333300000002
* hdr.ethernet.etherType        : 86dd
* hdr.ipv4.srcAddr              : 00000000
* hdr.ipv4.dstAddr              : 00000000
* hdr.ipv4.protocol             : 00

[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Table 'IngressImpl.table0_control.table0': miss
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Action entry is IngressImpl.table0_control._drop - 
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Action IngressImpl.table0_control._drop
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] includes/table0.p4(21) Primitive mark_to_drop(standard_metadata)
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] includes/int.p4(68) Condition "hdr.int_shim.isValid() && hdr.int_meta.isValid()" (node_6) is false
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Applying table 'IngressImpl.int_ingress.tb_monitor_flow'
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Looking up key:
* hdr.ipv4.srcAddr    : 00000000
* hdr.ipv4.dstAddr    : 00000000
* hdr.ipv4.protocol   : 00
* hdr.icmp.tp         : 00
* hdr.tcp.srcPort     : 0000
* hdr.tcp.dstPort     : 0000
* hdr.udp.srcPort     : 0000
* hdr.udp.dstPort     : 0000

[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Table 'IngressImpl.int_ingress.tb_monitor_flow': miss
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Action entry is NoAction - 
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] Action NoAction
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] includes/int.p4(78) Condition "meta.int_metadata.flowmon == 1" (node_9) is false
[07:09:55.426] [bmv2] [T] [thread 27543] [80.0] [cxt 0] switch-int.p4(55) Condition "hdr.int_shim.isValid() && ..." (node_12) is false
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Pipeline 'ingress': end
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Egress port is 511
[07:09:55.426] [bmv2] [D] [thread 27543] [80.0] [cxt 0] Dropping packet at the end of ingress
open: No such file or directory
open: No such file or directory
