read -sv run_verilog_mult_mid/multiplier_32b_af09c7726ffda5974a13a6329d43a24e.v
synth -top main
flatten
opt
abc -fast -liberty NangateOpenCellLibrary_typical.lib -constr abc_constr -D 50
write_verilog run_yosys_mult_mid/multiplier_32b_af09c7726ffda5974a13a6329d43a24e_wo_flatten_yosys.v
