digraph "CFG for '_Z9MaskByNaNPfS_S_i' function" {
	label="CFG for '_Z9MaskByNaNPfS_S_i' function";

	Node0x5966610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = udiv i32 %12, %9\l  %16 = mul i32 %15, %9\l  %17 = icmp ugt i32 %12, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = mul i32 %19, %14\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %22 = add i32 %20, %13\l  %23 = mul i32 %22, %9\l  %24 = add i32 %23, %21\l  %25 = icmp slt i32 %24, %3\l  br i1 %25, label %26, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5966610:s0 -> Node0x5968e60;
	Node0x5966610:s1 -> Node0x5968ef0;
	Node0x5968e60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%26:\l26:                                               \l  %27 = sext i32 %24 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %1, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %30 = fcmp contract oeq float %29, 0.000000e+00\l  br i1 %30, label %34, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5968e60:s0 -> Node0x596a420;
	Node0x5968e60:s1 -> Node0x596a4b0;
	Node0x596a4b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%31:\l31:                                               \l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %27\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  br label %34\l}"];
	Node0x596a4b0 -> Node0x596a420;
	Node0x596a420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%34:\l34:                                               \l  %35 = phi float [ %33, %31 ], [ 0x7FF8000000000000, %26 ]\l  %36 = getelementptr inbounds float, float addrspace(1)* %2, i64 %27\l  store float %35, float addrspace(1)* %36, align 4, !tbaa !16\l  br label %37\l}"];
	Node0x596a420 -> Node0x5968ef0;
	Node0x5968ef0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  ret void\l}"];
}
