<p> </p><p><u>Results</u></p><p>Ncore v2.2 RTL Feature Complete and all features under verification.</p><p> </p><p><u>Highlights</u></p><p>Na Xing joins SW team in Campbell and Chandra Veedhi joins Verification team in Austin.  Welcome to ArterisIP!</p><p><u><br/></u></p><p><u>Lowlights</u></p><p> </p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Finalized Power/Clock, Errors/Interrupts and Configuration Specifications for 0.7 Arch Spec</li><li>Performance Modeling Sprint #4 complete.  Sprint #5 in progress focused on Credit Management.</li><li>HW 0.7 / SW 0.5 Schedule progress: 24 tasks complete and 36 started.</li></ul></ul></ul><ul><ul><li>Ncore3.0 / Sonata</li><ul><li>Delivered initial draft of Concerto RevC Parameter Specification (CSPS).</li><li>Developed a table of system configurations for Oski to evaluate using formal methods.</li><li>Developed a Ncore Rev3.0 platform diagram that shows AIUs for CHI, CHI-E, ACE, AXI, ACE-Lite, ACE-Lite-E, DCEs, DMIs, and DIIs, that shows pathways for coherent and non-coherent traffic, for internal communication.</li><li>Engaging on the micro-architecture of CHI AIU and DII.</li></ul></ul></ul><p> </p><ul><li>Software</li><ul><li>Na Xing Joined as a Qt GUI expert</li><li>Done with TACHL 1.0</li><li>Review with Austin team current performance modelling methodology.</li><ul><li>Review current performance model code base.</li><li>Identify incremental amendments to existing model.</li><li>Improve current performance model debuggability.</li><li>Working progress on current performance model tracing capability</li></ul><li>Ncore transition to React – 99% of User Schema components complete.</li><li>Ncore v2.2 work mapped to Sprints.</li></ul></ul><p> </p><ul><li>Piano v2.2</li><ul><li>Released Piano2.2 rc5.</li><li>Developed plan with CAE to develop workable documentation including User Guide and Reference Manual.</li></ul></ul><ul><li>Ncore v2.0.1</li><ul><li>9 bugs found after release, reviewed with AEs and 8 marked as Internal AE visible. 1 Errata will be issued for a UI issue.</li><li>Working on making Oski assertions configurable so they can work with all configs.</li><li>CCP scoreboard working in DMI local regressions. Small NCB regressions also look good.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li><ul><li>RTL Feature Complete.</li></ul></ul><ul><ul><li>All new feature verification is in progress.</li><li>All regressions have now moved to Ncore v2.2.</li><li>Key Deliverables</li><ul><li>RTL Feature complete à 7/7/2017 <strong>DONE</strong></li></ul></ul></ul><ul><ul><ul><li>Resiliency Verification complete à 7/15/2017 Now 8/07/2017 due to change to ECC-N.</li></ul></ul></ul><ul><ul><ul><li>OTT programmable depth and remaining v2.2 verification complete à 7/31/2017 Absorbing addition of register bits.</li><li>DCE Snoop Filter checking - 07/20 expected completion. In progress.</li><li>NCB performance changes - 07/31 expected completion. Mainly regression debug due to bugs being introduced.</li><li>Carbon regression with checker support - 08/10 expected completion</li><li>Ncore v2.2 Release Candidate à 8/10/2017.</li></ul></ul></ul><p> </p><ul><li>Ncore v3.0</li><ul><li>Weekly meetings with Oski ongoing.</li><li>CHI AIU and DII Micro arch effort in progress.</li><li>Discussed CSPS changes for Ncore v3.0.</li><li>CHI presentation delivered to the DV team.</li><li>Key Deliverables</li><ul><li>TACHL intercept plan à 06/23 (<strong>DONE</strong>)</li><li>ISO2626 initial internal audit à 06/23 (now 7/14/2017)</li><li>Ncore 3.0 detailed schedule à 06/30  (<strong>DONE</strong>)</li><li>Ncore 3.0 Micro Arch complete à 07/31 (<em>Aggressive date – dependent on architecture completeness</em>).</li><li>CHI-E BFM - 08/15 expected bring up completion.</li><li>CHI-E testbench - 08/31 expected bring up completion.</li><li>DMI scoreboard review - 07/19 expected completion.</li><li>DMI stimulus upgrades - 08/10 expected completion.</li></ul></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>Using central codegen to save on disk space and have everyone always be up to date on codegen before allowing check-ins.</li><li>New build flow under progress. AIU and DCE almost done. Other blocks will be ported next.</li><li>Verification methodology documentation for Audit.</li><li>Working on porting old carbon scripts into newly written and well understood scripts.</li><li>Adding unit tests to infrastructure scripts to have script changes tested before they are checked in.</li></ul></ul><p> </p><ul><li>Symphony HW Design</li></ul><ul><ul><li>New address: <u>Amber Oaks Building G, 9601 Amberglen Boulevard, Suite 117, Austin, Texas 78729</u>.</li><li>Performance</li><ul><li>Sprints: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186</a></li><li>Finished sprint 4!</li><li>Collaborated with BK and Stephen from Software team and collected their suggestions and recommendations. Added JSON parameter to configure per switch arbitration scheme. Had a detailed discussion on credit scheme with Shailendra..</li><li>Scrubbed through the Performance Modeling code to add in model debug features to aid in debugging errors caused by adding new features.</li></ul><li>Design</li><ul><li>uArch: Presented uArch strategy presentation. Presented uArch release definition and strategy, PPA determination strategy  and software/hardware boundary communication strategy.</li><li>uArch: Continue working on defining ATU</li><li>uArch: Continue working on defining building blocks</li><li>Knowledge transfer from Dave Brown</li></ul><li>Key Deliverables</li><ul><li>uArch presentation by August 17</li><li>Verification strategy by August 17</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/5  -&gt; finished sprint 4 (total 9 sprints)</li><li>Hiring – 1 Logic, 2 DV, 1 Physical Design.  Chandra joined 7/17/2017.</li></ul><li>Top Issues</li><ul><li>Verification planning is getting pushed out because we are focusing on QoS performance work.</li></ul></ul></ul><p> </p><p><u>Individual Progress</u></p><ul><li>Working proposal with Mentor for additional Questa licenses.</li><li>Worked with SmartFlow Compliance solutions and Stephane to enable access to sandbox to evaluate Ncore integration.</li><li>Significant work to enable NXP Audit readiness including Requirements processes documentation.</li><li>Provided Ncore3.0 roadmap detailed slide for Renesas and NXP including high level schedule.</li><li>Kicked off planning of Performance Modeling improvements for Ncore.</li><li>Participated in multiple Symphony Release Scoping discussions with Product Marketing and Sales / CAE.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, 2.2 and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Build plan to support CHI-E in Ncore v3.0 with early access Q4’17 and full release Q1’18.</li><li>Symphony Architecture Definition Rev1.0 by EOY in support of Company board commitment.  HW Rev0.7/SW Rev0.5 by 9/30/2017.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 7/31/2017.</li><li>Complete NXP Audit in August with internal audit complete 7/14/2017.</li></ul></ul><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/07/2017 and full release 8/31/2017.</li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release (Scheduled 7/19/2017 Exec Staff).</li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend end-July based on QA testing and documentation critical path.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  Rev1.0 by EOY.</li><li>Ncore v3.0 Early Access Release à Target 11/22/2017;  Full Release 2/28/2018 (Pending bottom’s up schedule).</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>July Austin visit 7/24 – 7/25.</p><p>Renesas and Denso Japan visit 7/26 – 7/28.</p>