# Synchronous-FIFO-Verification-Using-a-Verilog-Testbench
functional verification of a parameterized synchronous FIFO (First-In-First-Out) memory module written in Verilog
