fun:_Z75Vrv32im_top_riscv_multiplier___nba_sequent__TOP__rv32im_top__core__u_mul__0P28Vrv32im_top_riscv_multiplier
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__0P27Vrv32im_top_riscv_core__pi1
fun:_Z72Vrv32im_top_riscv_fetch___nba_sequent__TOP__rv32im_top__core__u_fetch__0P23Vrv32im_top_riscv_fetch
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__1P27Vrv32im_top_riscv_core__pi1',
fun:_Z83Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_mmu__0P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z72Vrv32im_top_riscv_divider___nba_sequent__TOP__rv32im_top__core__u_div__0P25Vrv32im_top_riscv_divider
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__2P27Vrv32im_top_riscv_core__pi1',
fun:_Z83Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_mmu__1P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__3P27Vrv32im_top_riscv_core__pi1
fun:_Z68Vrv32im_top_riscv_csr___nba_sequent__TOP__rv32im_top__core__u_csr__0P21Vrv32im_top_riscv_csr
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__4P27Vrv32im_top_riscv_core__pi1
fun:_Z92Vrv32im_top_riscv_csr_regfile__SB1___nba_sequent__TOP__rv32im_top__core__u_csr__u_csrfile__0P34Vrv32im_top_riscv_csr_regfile__SB1
fun:_Z68Vrv32im_top_riscv_csr___nba_sequent__TOP__rv32im_top__core__u_csr__1P21Vrv32im_top_riscv_csr
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__5P27Vrv32im_top_riscv_core__pi1
fun:_Z83Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_mmu__2P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z99Vrv32im_top_riscv_lsu_fifo__W24_D2_A1___nba_sequent__TOP__rv32im_top__core__u_lsu__u_lsu_request__0P37Vrv32im_top_riscv_lsu_fifo__W24_D2_A1
fun:_Z83Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_lsu__0P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z83Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_lsu__1P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__6P27Vrv32im_top_riscv_core__pi1
fun:_Z83Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_mmu__3P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__7P27Vrv32im_top_riscv_core__pi1
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__8P27Vrv32im_top_riscv_core__pi1
fun:_Z83Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_lsu__2P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z68Vrv32im_top_riscv_csr___nba_sequent__TOP__rv32im_top__core__u_csr__2P21Vrv32im_top_riscv_csr
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__0P28Vrv32im_top_riscv_issue__SE1
fun:_Z70Vrv32im_top_riscv_exec___nba_sequent__TOP__rv32im_top__core__u_exec__0P22Vrv32im_top_riscv_exec
fun:_Z67Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__9P27Vrv32im_top_riscv_core__pi1
fun:_Z89Vrv32im_top_riscv_pipe_ctrl___nba_sequent__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__0P27Vrv32im_top_riscv_pipe_ctrl
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__1P28Vrv32im_top_riscv_issue__SE1
fun:_Z101Vrv32im_top_riscv_trace_sim___nba_sequent__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__u_trace_wb__0P27Vrv32im_top_riscv_trace_sim
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__10P27Vrv32im_top_riscv_core__pi1
fun:_Z89Vrv32im_top_riscv_regfile__S1___nba_sequent__TOP__rv32im_top__core__u_issue__u_regfile__0P29Vrv32im_top_riscv_regfile__S1
fun:_Z95Vrv32im_top_riscv_trace_sim___nba_sequent__TOP__rv32im_top__core__u_issue__u_pipe_dec0_verif__0P27Vrv32im_top_riscv_trace_sim
fun:_Z68Vrv32im_top_riscv_csr___nba_sequent__TOP__rv32im_top__core__u_csr__3P21Vrv32im_top_riscv_csr
fun:_Z124Vrv32im_top_riscv_xilinx_2r1w___nba_sequent__TOP__rv32im_top__core__u_issue__u_regfile__REGFILE_XILINX_SINGLE__DOT__u_reg__0P29Vrv32im_top_riscv_xilinx_2r1w
fun:_Z92Vrv32im_top_riscv_csr_regfile__SB1___nba_sequent__TOP__rv32im_top__core__u_csr__u_csrfile__1P34Vrv32im_top_riscv_csr_regfile__SB1
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__11P27Vrv32im_top_riscv_core__pi1
fun:_Z83Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_mmu__4P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z68Vrv32im_top_riscv_csr___nba_sequent__TOP__rv32im_top__core__u_csr__4P21Vrv32im_top_riscv_csr
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__12P27Vrv32im_top_riscv_core__pi1
fun:_Z78Vrv32im_top_riscv_decode__E1___nba_sequent__TOP__rv32im_top__core__u_decode__0P28Vrv32im_top_riscv_decode__E1
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__13P27Vrv32im_top_riscv_core__pi1
fun:_Z96Vrv32im_top_riscv_decoder___nba_sequent__TOP__rv32im_top__core__u_decode__genblk1__DOT__u_dec__0P25Vrv32im_top_riscv_decoder
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__2P28Vrv32im_top_riscv_issue__SE1
fun:_Z78Vrv32im_top_riscv_decode__E1___nba_sequent__TOP__rv32im_top__core__u_decode__1P28Vrv32im_top_riscv_decode__E1
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__14P27Vrv32im_top_riscv_core__pi1
fun:_Z89Vrv32im_top_riscv_pipe_ctrl___nba_sequent__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__1P27Vrv32im_top_riscv_pipe_ctrl
fun:_Z89Vrv32im_top_riscv_regfile__S1___nba_sequent__TOP__rv32im_top__core__u_issue__u_regfile__1P29Vrv32im_top_riscv_regfile__S1
fun:_Z72Vrv32im_top_riscv_divider___nba_sequent__TOP__rv32im_top__core__u_div__1P25Vrv32im_top_riscv_divider
fun:_Z70Vrv32im_top_riscv_exec___nba_sequent__TOP__rv32im_top__core__u_exec__1P22Vrv32im_top_riscv_exec
fun:_Z75Vrv32im_top_riscv_multiplier___nba_sequent__TOP__rv32im_top__core__u_mul__1P28Vrv32im_top_riscv_multiplier
fun:_Z83Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_lsu__3P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z68Vrv32im_top_riscv_csr___nba_sequent__TOP__rv32im_top__core__u_csr__5P21Vrv32im_top_riscv_csr
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__3P28Vrv32im_top_riscv_issue__SE1
fun:_Z100Vrv32im_top_riscv_trace_sim___nba_sequent__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__u_trace_d__0P27Vrv32im_top_riscv_trace_sim
fun:_Z124Vrv32im_top_riscv_xilinx_2r1w___nba_sequent__TOP__rv32im_top__core__u_issue__u_regfile__REGFILE_XILINX_SINGLE__DOT__u_reg__1P29Vrv32im_top_riscv_xilinx_2r1w
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__15P27Vrv32im_top_riscv_core__pi1
fun:_Z69Vrv32im_top_riscv_fetch___nba_comb__TOP__rv32im_top__core__u_fetch__0P23Vrv32im_top_riscv_fetch
fun:_Z80Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_mmu__0P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__0P27Vrv32im_top_riscv_core__pi1
fun:_Z69Vrv32im_top_riscv_fetch___nba_comb__TOP__rv32im_top__core__u_fetch__1P23Vrv32im_top_riscv_fetch
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__1P27Vrv32im_top_riscv_core__pi1',
fun:_Z80Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_mmu__1P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__2P27Vrv32im_top_riscv_core__pi1',
fun:_Z80Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_lsu__0P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z80Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_mmu__2P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__3P27Vrv32im_top_riscv_core__pi1
fun:_Z83Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_mmu__5P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__16P27Vrv32im_top_riscv_core__pi1
fun:_Z83Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_sequent__TOP__rv32im_top__core__u_lsu__4P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__17P27Vrv32im_top_riscv_core__pi1
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__18P27Vrv32im_top_riscv_core__pi1
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__4P28Vrv32im_top_riscv_issue__SE1
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__19P27Vrv32im_top_riscv_core__pi1
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__5P28Vrv32im_top_riscv_issue__SE1
fun:_Z89Vrv32im_top_riscv_regfile__S1___nba_sequent__TOP__rv32im_top__core__u_issue__u_regfile__2P29Vrv32im_top_riscv_regfile__S1
fun:_Z68Vrv32im_top_riscv_core__pi1___nba_sequent__TOP__rv32im_top__core__20P27Vrv32im_top_riscv_core__pi1
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__6P28Vrv32im_top_riscv_issue__SE1
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__7P28Vrv32im_top_riscv_issue__SE1
fun:_Z77Vrv32im_top_riscv_issue__SE1___nba_sequent__TOP__rv32im_top__core__u_issue__8P28Vrv32im_top_riscv_issue__SE1
fun:_Z89Vrv32im_top_riscv_csr_regfile__SB1___nba_comb__TOP__rv32im_top__core__u_csr__u_csrfile__0P34Vrv32im_top_riscv_csr_regfile__SB1
fun:_Z65Vrv32im_top_riscv_csr___nba_comb__TOP__rv32im_top__core__u_csr__0P21Vrv32im_top_riscv_csr
fun:_Z80Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_mmu__3P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__4P27Vrv32im_top_riscv_core__pi1
fun:_Z80Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_lsu__1P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z69Vrv32im_top_riscv_fetch___nba_comb__TOP__rv32im_top__core__u_fetch__2P23Vrv32im_top_riscv_fetch
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__5P27Vrv32im_top_riscv_core__pi1
fun:_Z89Vrv32im_top_riscv_csr_regfile__SB1___nba_comb__TOP__rv32im_top__core__u_csr__u_csrfile__1P34Vrv32im_top_riscv_csr_regfile__SB1
fun:_Z65Vrv32im_top_riscv_csr___nba_comb__TOP__rv32im_top__core__u_csr__1P21Vrv32im_top_riscv_csr
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__0P28Vrv32im_top_riscv_issue__SE1
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__6P27Vrv32im_top_riscv_core__pi1
fun:_Z80Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_lsu__2P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__1P28Vrv32im_top_riscv_issue__SE1',
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__7P27Vrv32im_top_riscv_core__pi1
fun:_Z89Vrv32im_top_riscv_csr_regfile__SB1___nba_comb__TOP__rv32im_top__core__u_csr__u_csrfile__2P34Vrv32im_top_riscv_csr_regfile__SB1
fun:_Z69Vrv32im_top_riscv_fetch___nba_comb__TOP__rv32im_top__core__u_fetch__3P23Vrv32im_top_riscv_fetch
fun:_Z75Vrv32im_top_riscv_decode__E1___nba_comb__TOP__rv32im_top__core__u_decode__0P28Vrv32im_top_riscv_decode__E1
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__8P27Vrv32im_top_riscv_core__pi1
fun:_Z80Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_lsu__3P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z64Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__9P27Vrv32im_top_riscv_core__pi1
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__2P28Vrv32im_top_riscv_issue__SE1
fun:_Z80Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_mmu__4P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z80Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_lsu__4P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__10P27Vrv32im_top_riscv_core__pi1
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__3P28Vrv32im_top_riscv_issue__SE1
fun:_Z123Vrv32im_top_riscv_xilinx_2r1w___nba_comb__TOP__rv32im_top__core__u_issue__u_regfile__REGFILE_XILINX_SINGLE__DOT__u_reg__128P29Vrv32im_top_riscv_xilinx_2r1w
fun:_Z123Vrv32im_top_riscv_xilinx_2r1w___nba_comb__TOP__rv32im_top__core__u_issue__u_regfile__REGFILE_XILINX_SINGLE__DOT__u_reg__129P29Vrv32im_top_riscv_xilinx_2r1w
fun:_Z80Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_lsu__5P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__11P27Vrv32im_top_riscv_core__pi1
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__4P28Vrv32im_top_riscv_issue__SE1
fun:_Z86Vrv32im_top_riscv_pipe_ctrl___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__0P27Vrv32im_top_riscv_pipe_ctrl
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__5P28Vrv32im_top_riscv_issue__SE1
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__12P27Vrv32im_top_riscv_core__pi1
fun:_Z86Vrv32im_top_riscv_pipe_ctrl___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__1P27Vrv32im_top_riscv_pipe_ctrl
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__6P28Vrv32im_top_riscv_issue__SE1
fun:_Z98Vrv32im_top_riscv_trace_sim___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__u_trace_wb__0P27Vrv32im_top_riscv_trace_sim
fun:_Z92Vrv32im_top_riscv_trace_sim___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_dec0_verif__0P27Vrv32im_top_riscv_trace_sim
fun:_Z86Vrv32im_top_riscv_regfile__S1___nba_comb__TOP__rv32im_top__core__u_issue__u_regfile__0P29Vrv32im_top_riscv_regfile__S1
fun:_Z123Vrv32im_top_riscv_xilinx_2r1w___nba_comb__TOP__rv32im_top__core__u_issue__u_regfile__REGFILE_XILINX_SINGLE__DOT__u_reg__130P29Vrv32im_top_riscv_xilinx_2r1w
fun:_Z80Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_mmu__5P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__13P27Vrv32im_top_riscv_core__pi1
fun:_Z80Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_lsu__6P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__14P27Vrv32im_top_riscv_core__pi1
fun:_Z123Vrv32im_top_riscv_xilinx_2r1w___nba_comb__TOP__rv32im_top__core__u_issue__u_regfile__REGFILE_XILINX_SINGLE__DOT__u_reg__131P29Vrv32im_top_riscv_xilinx_2r1w
fun:_Z86Vrv32im_top_riscv_regfile__S1___nba_comb__TOP__rv32im_top__core__u_issue__u_regfile__1P29Vrv32im_top_riscv_regfile__S1
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__7P28Vrv32im_top_riscv_issue__SE1
fun:_Z86Vrv32im_top_riscv_pipe_ctrl___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__2P27Vrv32im_top_riscv_pipe_ctrl
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__8P28Vrv32im_top_riscv_issue__SE1
fun:_Z86Vrv32im_top_riscv_pipe_ctrl___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__3P27Vrv32im_top_riscv_pipe_ctrl
fun:_Z74Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__9P28Vrv32im_top_riscv_issue__SE1
fun:_Z80Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_mmu__6P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z75Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__10P28Vrv32im_top_riscv_issue__SE1
fun:_Z75Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__11P28Vrv32im_top_riscv_issue__SE1
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__15P27Vrv32im_top_riscv_core__pi1
fun:_Z67Vrv32im_top_riscv_exec___nba_comb__TOP__rv32im_top__core__u_exec__0P22Vrv32im_top_riscv_exec
fun:_Z72Vrv32im_top_riscv_multiplier___nba_comb__TOP__rv32im_top__core__u_mul__0P28Vrv32im_top_riscv_multiplier
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__16P27Vrv32im_top_riscv_core__pi1
fun:_Z73Vrv32im_top_riscv_alu___nba_comb__TOP__rv32im_top__core__u_exec__u_alu__0P21Vrv32im_top_riscv_alu
fun:_Z75Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__12P28Vrv32im_top_riscv_issue__SE1
fun:_Z67Vrv32im_top_riscv_exec___nba_comb__TOP__rv32im_top__core__u_exec__1P22Vrv32im_top_riscv_exec
fun:_Z75Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__13P28Vrv32im_top_riscv_issue__SE1
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__17P27Vrv32im_top_riscv_core__pi1
fun:_Z86Vrv32im_top_riscv_pipe_ctrl___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__4P27Vrv32im_top_riscv_pipe_ctrl
fun:_Z75Vrv32im_top_riscv_decode__E1___nba_comb__TOP__rv32im_top__core__u_decode__1P28Vrv32im_top_riscv_decode__E1
fun:_Z69Vrv32im_top_riscv_divider___nba_comb__TOP__rv32im_top__core__u_div__0P25Vrv32im_top_riscv_divider
fun:_Z65Vrv32im_top_riscv_csr___nba_comb__TOP__rv32im_top__core__u_csr__2P21Vrv32im_top_riscv_csr
fun:_Z97Vrv32im_top_riscv_trace_sim___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__u_trace_d__0P27Vrv32im_top_riscv_trace_sim
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__18P27Vrv32im_top_riscv_core__pi1
fun:_Z89Vrv32im_top_riscv_csr_regfile__SB1___nba_comb__TOP__rv32im_top__core__u_csr__u_csrfile__3P34Vrv32im_top_riscv_csr_regfile__SB1
fun:_Z75Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__14P28Vrv32im_top_riscv_issue__SE1
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__19P27Vrv32im_top_riscv_core__pi1
fun:_Z80Vrv32im_top_riscv_lsu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_lsu__7P36Vrv32im_top_riscv_lsu__MBffffffff_M0
fun:_Z67Vrv32im_top_riscv_exec___nba_comb__TOP__rv32im_top__core__u_exec__2P22Vrv32im_top_riscv_exec
fun:_Z65Vrv32im_top_riscv_csr___nba_comb__TOP__rv32im_top__core__u_csr__3P21Vrv32im_top_riscv_csr
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__20P27Vrv32im_top_riscv_core__pi1
fun:_Z75Vrv32im_top_riscv_issue__SE1___nba_comb__TOP__rv32im_top__core__u_issue__15P28Vrv32im_top_riscv_issue__SE1
fun:_Z86Vrv32im_top_riscv_pipe_ctrl___nba_comb__TOP__rv32im_top__core__u_issue__u_pipe_ctrl__5P27Vrv32im_top_riscv_pipe_ctrl
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__21P27Vrv32im_top_riscv_core__pi1
fun:_Z69Vrv32im_top_riscv_fetch___nba_comb__TOP__rv32im_top__core__u_fetch__4P23Vrv32im_top_riscv_fetch
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__22P27Vrv32im_top_riscv_core__pi1
fun:_Z69Vrv32im_top_riscv_fetch___nba_comb__TOP__rv32im_top__core__u_fetch__5P23Vrv32im_top_riscv_fetch
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__23P27Vrv32im_top_riscv_core__pi1
fun:_Z80Vrv32im_top_riscv_mmu__MBffffffff_M0___nba_comb__TOP__rv32im_top__core__u_mmu__7P36Vrv32im_top_riscv_mmu__MBffffffff_M0
fun:_Z65Vrv32im_top_riscv_core__pi1___nba_comb__TOP__rv32im_top__core__24P27Vrv32im_top_riscv_core__pi1
fun:_Z69Vrv32im_top_riscv_fetch___nba_comb__TOP__rv32im_top__core__u_fetch__6P23Vrv32im_top_riscv_fetch