# Verilog-Processor
ENGR 468 Project to be uploaded to Altera board upon completion
