-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/28/2024 17:32:17"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	memory IS
    PORT (
	address : IN std_logic_vector(7 DOWNTO 0);
	data_in : IN std_logic_vector(7 DOWNTO 0);
	write : IN std_logic;
	port_in_00 : IN std_logic_vector(7 DOWNTO 0);
	port_in_01 : IN std_logic_vector(7 DOWNTO 0);
	port_in_02 : IN std_logic_vector(7 DOWNTO 0);
	port_in_03 : IN std_logic_vector(7 DOWNTO 0);
	port_in_04 : IN std_logic_vector(7 DOWNTO 0);
	port_in_05 : IN std_logic_vector(7 DOWNTO 0);
	port_in_06 : IN std_logic_vector(7 DOWNTO 0);
	port_in_07 : IN std_logic_vector(7 DOWNTO 0);
	port_in_08 : IN std_logic_vector(7 DOWNTO 0);
	port_in_09 : IN std_logic_vector(7 DOWNTO 0);
	port_in_10 : IN std_logic_vector(7 DOWNTO 0);
	port_in_11 : IN std_logic_vector(7 DOWNTO 0);
	port_in_12 : IN std_logic_vector(7 DOWNTO 0);
	port_in_13 : IN std_logic_vector(7 DOWNTO 0);
	port_in_14 : IN std_logic_vector(7 DOWNTO 0);
	port_in_15 : IN std_logic_vector(7 DOWNTO 0);
	clock : IN std_logic;
	reset : IN std_logic;
	data_out : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_00 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_01 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_02 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_03 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_04 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_05 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_06 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_07 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_08 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_09 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_10 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_11 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_12 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_13 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_14 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_15 : BUFFER std_logic_vector(7 DOWNTO 0)
	);
END memory;

-- Design Ports Information
-- data_out[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[3]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[6]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[0]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[1]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[4]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[5]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[6]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[7]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[4]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[6]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[0]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[1]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[3]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[5]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[6]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[3]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[4]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[5]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[6]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[0]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[3]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[4]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[1]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[4]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[5]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[6]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[7]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[2]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[3]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[5]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[6]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[7]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[0]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[1]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[3]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[4]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[5]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[7]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[2]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[3]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[4]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[6]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[7]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[2]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[4]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[6]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[7]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[1]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[2]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[3]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[5]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[4]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[6]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[7]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[0]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[5]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[6]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[7]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[2]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[5]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[6]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[7]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[5]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[0]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[1]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[2]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[4]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[5]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[7]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[7]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[1]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[4]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[0]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[0]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[0]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[0]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[0]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[1]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[1]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[1]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[1]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[2]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[3]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[3]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[3]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[3]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[3]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[4]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[4]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[4]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[4]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[4]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[4]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[4]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[4]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[4]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[4]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[4]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[4]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[5]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[5]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[5]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[5]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[5]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[5]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[6]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[6]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[6]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[6]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[6]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[6]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[6]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[6]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[6]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[6]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[6]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[6]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[6]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[7]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[7]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[7]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[7]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[7]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[7]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[7]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[7]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[7]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[7]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[7]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[7]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[7]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[0]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[1]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[5]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[6]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[7]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF memory IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_address : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_data_in : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_write : std_logic;
SIGNAL ww_port_in_00 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_01 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_02 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_03 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_04 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_05 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_06 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_07 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_08 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_09 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_15 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_data_out : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_00 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_01 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_02 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_03 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_04 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_05 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_06 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_07 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_08 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_09 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_15 : std_logic_vector(7 DOWNTO 0);
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_out[0]~output_o\ : std_logic;
SIGNAL \data_out[1]~output_o\ : std_logic;
SIGNAL \data_out[2]~output_o\ : std_logic;
SIGNAL \data_out[3]~output_o\ : std_logic;
SIGNAL \data_out[4]~output_o\ : std_logic;
SIGNAL \data_out[5]~output_o\ : std_logic;
SIGNAL \data_out[6]~output_o\ : std_logic;
SIGNAL \data_out[7]~output_o\ : std_logic;
SIGNAL \port_out_00[0]~output_o\ : std_logic;
SIGNAL \port_out_00[1]~output_o\ : std_logic;
SIGNAL \port_out_00[2]~output_o\ : std_logic;
SIGNAL \port_out_00[3]~output_o\ : std_logic;
SIGNAL \port_out_00[4]~output_o\ : std_logic;
SIGNAL \port_out_00[5]~output_o\ : std_logic;
SIGNAL \port_out_00[6]~output_o\ : std_logic;
SIGNAL \port_out_00[7]~output_o\ : std_logic;
SIGNAL \port_out_01[0]~output_o\ : std_logic;
SIGNAL \port_out_01[1]~output_o\ : std_logic;
SIGNAL \port_out_01[2]~output_o\ : std_logic;
SIGNAL \port_out_01[3]~output_o\ : std_logic;
SIGNAL \port_out_01[4]~output_o\ : std_logic;
SIGNAL \port_out_01[5]~output_o\ : std_logic;
SIGNAL \port_out_01[6]~output_o\ : std_logic;
SIGNAL \port_out_01[7]~output_o\ : std_logic;
SIGNAL \port_out_02[0]~output_o\ : std_logic;
SIGNAL \port_out_02[1]~output_o\ : std_logic;
SIGNAL \port_out_02[2]~output_o\ : std_logic;
SIGNAL \port_out_02[3]~output_o\ : std_logic;
SIGNAL \port_out_02[4]~output_o\ : std_logic;
SIGNAL \port_out_02[5]~output_o\ : std_logic;
SIGNAL \port_out_02[6]~output_o\ : std_logic;
SIGNAL \port_out_02[7]~output_o\ : std_logic;
SIGNAL \port_out_03[0]~output_o\ : std_logic;
SIGNAL \port_out_03[1]~output_o\ : std_logic;
SIGNAL \port_out_03[2]~output_o\ : std_logic;
SIGNAL \port_out_03[3]~output_o\ : std_logic;
SIGNAL \port_out_03[4]~output_o\ : std_logic;
SIGNAL \port_out_03[5]~output_o\ : std_logic;
SIGNAL \port_out_03[6]~output_o\ : std_logic;
SIGNAL \port_out_03[7]~output_o\ : std_logic;
SIGNAL \port_out_04[0]~output_o\ : std_logic;
SIGNAL \port_out_04[1]~output_o\ : std_logic;
SIGNAL \port_out_04[2]~output_o\ : std_logic;
SIGNAL \port_out_04[3]~output_o\ : std_logic;
SIGNAL \port_out_04[4]~output_o\ : std_logic;
SIGNAL \port_out_04[5]~output_o\ : std_logic;
SIGNAL \port_out_04[6]~output_o\ : std_logic;
SIGNAL \port_out_04[7]~output_o\ : std_logic;
SIGNAL \port_out_05[0]~output_o\ : std_logic;
SIGNAL \port_out_05[1]~output_o\ : std_logic;
SIGNAL \port_out_05[2]~output_o\ : std_logic;
SIGNAL \port_out_05[3]~output_o\ : std_logic;
SIGNAL \port_out_05[4]~output_o\ : std_logic;
SIGNAL \port_out_05[5]~output_o\ : std_logic;
SIGNAL \port_out_05[6]~output_o\ : std_logic;
SIGNAL \port_out_05[7]~output_o\ : std_logic;
SIGNAL \port_out_06[0]~output_o\ : std_logic;
SIGNAL \port_out_06[1]~output_o\ : std_logic;
SIGNAL \port_out_06[2]~output_o\ : std_logic;
SIGNAL \port_out_06[3]~output_o\ : std_logic;
SIGNAL \port_out_06[4]~output_o\ : std_logic;
SIGNAL \port_out_06[5]~output_o\ : std_logic;
SIGNAL \port_out_06[6]~output_o\ : std_logic;
SIGNAL \port_out_06[7]~output_o\ : std_logic;
SIGNAL \port_out_07[0]~output_o\ : std_logic;
SIGNAL \port_out_07[1]~output_o\ : std_logic;
SIGNAL \port_out_07[2]~output_o\ : std_logic;
SIGNAL \port_out_07[3]~output_o\ : std_logic;
SIGNAL \port_out_07[4]~output_o\ : std_logic;
SIGNAL \port_out_07[5]~output_o\ : std_logic;
SIGNAL \port_out_07[6]~output_o\ : std_logic;
SIGNAL \port_out_07[7]~output_o\ : std_logic;
SIGNAL \port_out_08[0]~output_o\ : std_logic;
SIGNAL \port_out_08[1]~output_o\ : std_logic;
SIGNAL \port_out_08[2]~output_o\ : std_logic;
SIGNAL \port_out_08[3]~output_o\ : std_logic;
SIGNAL \port_out_08[4]~output_o\ : std_logic;
SIGNAL \port_out_08[5]~output_o\ : std_logic;
SIGNAL \port_out_08[6]~output_o\ : std_logic;
SIGNAL \port_out_08[7]~output_o\ : std_logic;
SIGNAL \port_out_09[0]~output_o\ : std_logic;
SIGNAL \port_out_09[1]~output_o\ : std_logic;
SIGNAL \port_out_09[2]~output_o\ : std_logic;
SIGNAL \port_out_09[3]~output_o\ : std_logic;
SIGNAL \port_out_09[4]~output_o\ : std_logic;
SIGNAL \port_out_09[5]~output_o\ : std_logic;
SIGNAL \port_out_09[6]~output_o\ : std_logic;
SIGNAL \port_out_09[7]~output_o\ : std_logic;
SIGNAL \port_out_10[0]~output_o\ : std_logic;
SIGNAL \port_out_10[1]~output_o\ : std_logic;
SIGNAL \port_out_10[2]~output_o\ : std_logic;
SIGNAL \port_out_10[3]~output_o\ : std_logic;
SIGNAL \port_out_10[4]~output_o\ : std_logic;
SIGNAL \port_out_10[5]~output_o\ : std_logic;
SIGNAL \port_out_10[6]~output_o\ : std_logic;
SIGNAL \port_out_10[7]~output_o\ : std_logic;
SIGNAL \port_out_11[0]~output_o\ : std_logic;
SIGNAL \port_out_11[1]~output_o\ : std_logic;
SIGNAL \port_out_11[2]~output_o\ : std_logic;
SIGNAL \port_out_11[3]~output_o\ : std_logic;
SIGNAL \port_out_11[4]~output_o\ : std_logic;
SIGNAL \port_out_11[5]~output_o\ : std_logic;
SIGNAL \port_out_11[6]~output_o\ : std_logic;
SIGNAL \port_out_11[7]~output_o\ : std_logic;
SIGNAL \port_out_12[0]~output_o\ : std_logic;
SIGNAL \port_out_12[1]~output_o\ : std_logic;
SIGNAL \port_out_12[2]~output_o\ : std_logic;
SIGNAL \port_out_12[3]~output_o\ : std_logic;
SIGNAL \port_out_12[4]~output_o\ : std_logic;
SIGNAL \port_out_12[5]~output_o\ : std_logic;
SIGNAL \port_out_12[6]~output_o\ : std_logic;
SIGNAL \port_out_12[7]~output_o\ : std_logic;
SIGNAL \port_out_13[0]~output_o\ : std_logic;
SIGNAL \port_out_13[1]~output_o\ : std_logic;
SIGNAL \port_out_13[2]~output_o\ : std_logic;
SIGNAL \port_out_13[3]~output_o\ : std_logic;
SIGNAL \port_out_13[4]~output_o\ : std_logic;
SIGNAL \port_out_13[5]~output_o\ : std_logic;
SIGNAL \port_out_13[6]~output_o\ : std_logic;
SIGNAL \port_out_13[7]~output_o\ : std_logic;
SIGNAL \port_out_14[0]~output_o\ : std_logic;
SIGNAL \port_out_14[1]~output_o\ : std_logic;
SIGNAL \port_out_14[2]~output_o\ : std_logic;
SIGNAL \port_out_14[3]~output_o\ : std_logic;
SIGNAL \port_out_14[4]~output_o\ : std_logic;
SIGNAL \port_out_14[5]~output_o\ : std_logic;
SIGNAL \port_out_14[6]~output_o\ : std_logic;
SIGNAL \port_out_14[7]~output_o\ : std_logic;
SIGNAL \port_out_15[0]~output_o\ : std_logic;
SIGNAL \port_out_15[1]~output_o\ : std_logic;
SIGNAL \port_out_15[2]~output_o\ : std_logic;
SIGNAL \port_out_15[3]~output_o\ : std_logic;
SIGNAL \port_out_15[4]~output_o\ : std_logic;
SIGNAL \port_out_15[5]~output_o\ : std_logic;
SIGNAL \port_out_15[6]~output_o\ : std_logic;
SIGNAL \port_out_15[7]~output_o\ : std_logic;
SIGNAL \address[4]~input_o\ : std_logic;
SIGNAL \address[6]~input_o\ : std_logic;
SIGNAL \address[7]~input_o\ : std_logic;
SIGNAL \address[5]~input_o\ : std_logic;
SIGNAL \data_out~13_combout\ : std_logic;
SIGNAL \ram_address[4]~2_combout\ : std_logic;
SIGNAL \ram_address[5]~0_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \data_in[0]~input_o\ : std_logic;
SIGNAL \address[3]~input_o\ : std_logic;
SIGNAL \ram_address[3]~4_combout\ : std_logic;
SIGNAL \address[2]~input_o\ : std_logic;
SIGNAL \ram_address[2]~5_combout\ : std_logic;
SIGNAL \write~input_o\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1413_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \address[1]~input_o\ : std_logic;
SIGNAL \ram_address[1]~1_combout\ : std_logic;
SIGNAL \address[0]~input_o\ : std_logic;
SIGNAL \ram_address[0]~3_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1387_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1419_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~264_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1379_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1420_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~256_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~918_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1389_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1421_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~520_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1383_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1418_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~512_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~919_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1388_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1415_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~248_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1381_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1416_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~240_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~911_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1386_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1417_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~504_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1376_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1414_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~496_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~912_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1399_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1471_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~120_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1472_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~112_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~915_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1473_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~376_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1470_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~368_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~916_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1466_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~384_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1469_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~392_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1468_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~128_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1467_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~136_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~913_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~914_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~917_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~920_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1385_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1444_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~88_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1443_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~104_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~882_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1445_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~360_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1442_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~344_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~883_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1446_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~336_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1449_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~352_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1448_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~80_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1447_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~96_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~884_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~885_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~886_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1377_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1390_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~472_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1393_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~488_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1391_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~232_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1392_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~216_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~887_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~888_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1378_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~464_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1384_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~480_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1382_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~208_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~224feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1380_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~224_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~880_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~881_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~889_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1394_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1396_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~184_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1397_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~176_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~890_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1395_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~432_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1398_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~440_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~891_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~200feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1401_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~200_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1402_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~192_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~897_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1403_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~456_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1400_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~448_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~898_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1454_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~304_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1455_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~56_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1456_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~48_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~894_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1457_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~312_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~895_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1450_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~320_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1453_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~328_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~72feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1451_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~72_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1452_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~64_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~892_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~893_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~896_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~899_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1404_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1410_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~168_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1411_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~152_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~907_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1412_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~424_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1409_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~408_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~908_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~160feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1406_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~160_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1407_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~144_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~900_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1405_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~400_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1408_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~416_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~901_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1458_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~280_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1461_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~296_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1459_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~40_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1460_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~24_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~902_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~903_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1490_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1464_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~16_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1463_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~32_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~904_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1465_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~288_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1462_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~272_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~905_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~906_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~909_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~910_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~921_combout\ : std_logic;
SIGNAL \rom_address[0]~0_combout\ : std_logic;
SIGNAL \rom_address[1]~1_combout\ : std_logic;
SIGNAL \rom_address[2]~2_combout\ : std_logic;
SIGNAL \rom_address[3]~3_combout\ : std_logic;
SIGNAL \rom_address[4]~4_combout\ : std_logic;
SIGNAL \rom_address[5]~5_combout\ : std_logic;
SIGNAL \rom_address[6]~6_combout\ : std_logic;
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \data_out~0_combout\ : std_logic;
SIGNAL \port_in_13[0]~input_o\ : std_logic;
SIGNAL \port_in_09[0]~input_o\ : std_logic;
SIGNAL \port_in_01[0]~input_o\ : std_logic;
SIGNAL \data_out~3_combout\ : std_logic;
SIGNAL \port_in_05[0]~input_o\ : std_logic;
SIGNAL \data_out~4_combout\ : std_logic;
SIGNAL \port_in_15[0]~input_o\ : std_logic;
SIGNAL \port_in_11[0]~input_o\ : std_logic;
SIGNAL \port_in_03[0]~input_o\ : std_logic;
SIGNAL \port_in_07[0]~input_o\ : std_logic;
SIGNAL \data_out~10_combout\ : std_logic;
SIGNAL \data_out~11_combout\ : std_logic;
SIGNAL \port_in_10[0]~input_o\ : std_logic;
SIGNAL \port_in_02[0]~input_o\ : std_logic;
SIGNAL \port_in_06[0]~input_o\ : std_logic;
SIGNAL \data_out~5_combout\ : std_logic;
SIGNAL \port_in_14[0]~input_o\ : std_logic;
SIGNAL \data_out~6_combout\ : std_logic;
SIGNAL \port_in_08[0]~input_o\ : std_logic;
SIGNAL \port_in_00[0]~input_o\ : std_logic;
SIGNAL \data_out~7_combout\ : std_logic;
SIGNAL \port_in_04[0]~input_o\ : std_logic;
SIGNAL \port_in_12[0]~input_o\ : std_logic;
SIGNAL \data_out~8_combout\ : std_logic;
SIGNAL \data_out~9_combout\ : std_logic;
SIGNAL \data_out~12_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1426_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1476_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~592_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1422_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1475_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~600_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~932_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1428_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1477_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~616_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~608feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1424_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1474_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~608_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~933_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1484_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~528_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1483_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~536_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~936_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1485_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~552_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1482_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~544_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~937_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1480_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~560_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1479_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~576_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~934_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1481_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~584_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~568feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1478_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~568_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~935_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~938_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~632feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1486_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~632_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1489_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~648_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1488_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~624_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1487_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~640_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~939_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~940_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~941_combout\ : std_logic;
SIGNAL \data_out~1_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1436_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~656_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1435_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~664_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~926_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1437_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~680_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~672feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1434_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~672_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~927_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1432_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~720_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~728feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1431_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~728_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~924_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1433_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~744_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1430_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~736_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~925_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~928_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1439_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~768_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1440_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~752_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~929_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1438_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~760_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1441_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~776_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~930_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1427_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~688_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1425_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~704_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~922_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1423_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~696_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1429_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~712_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~923_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~931_combout\ : std_logic;
SIGNAL \data_out~2_combout\ : std_logic;
SIGNAL \data_out~14_combout\ : std_logic;
SIGNAL \data_in[1]~input_o\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1491_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~25_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~41_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~964_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~297_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~281_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~965_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1492_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~17_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~33_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~966_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~289_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~273_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~967_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~968_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~161_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~145_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~962_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~401_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~417_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~963_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~409_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~425_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~169_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~153_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~969_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~970_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~971_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~209_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~225_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~952_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~481_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~465_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~953_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~345feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~345_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~89_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~105_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~954_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~361_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~955_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~337_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~353_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~81_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~97_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~956_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~957_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~958_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~233_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~217_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~959_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~489_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~473_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~960_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~961_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~972_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~497_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~505_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~249_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~241_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~973_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~974_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~513_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~521_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~265_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~257_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~980_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~981_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~369feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~369_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~377_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~121_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~113_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~977_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~978_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~385_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~393_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~129_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~137_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~975_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~976_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~979_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~982_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~185_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~177_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~942_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~433_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~441_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~943_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~73feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~73_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~65_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~944_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~321_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~329_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~945_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~57_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~49_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~946_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~305_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~313_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~947_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~948_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~201feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~201_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~193_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~949_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~457_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~449_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~950_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~951_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~983_combout\ : std_logic;
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \data_out~15_combout\ : std_logic;
SIGNAL \port_in_14[1]~input_o\ : std_logic;
SIGNAL \port_in_12[1]~input_o\ : std_logic;
SIGNAL \data_out~24_combout\ : std_logic;
SIGNAL \port_in_15[1]~input_o\ : std_logic;
SIGNAL \port_in_13[1]~input_o\ : std_logic;
SIGNAL \data_out~25_combout\ : std_logic;
SIGNAL \port_in_10[1]~input_o\ : std_logic;
SIGNAL \port_in_08[1]~input_o\ : std_logic;
SIGNAL \data_out~19_combout\ : std_logic;
SIGNAL \port_in_09[1]~input_o\ : std_logic;
SIGNAL \port_in_11[1]~input_o\ : std_logic;
SIGNAL \data_out~20_combout\ : std_logic;
SIGNAL \port_in_03[1]~input_o\ : std_logic;
SIGNAL \port_in_00[1]~input_o\ : std_logic;
SIGNAL \port_in_01[1]~input_o\ : std_logic;
SIGNAL \data_out~21_combout\ : std_logic;
SIGNAL \port_in_02[1]~input_o\ : std_logic;
SIGNAL \data_out~22_combout\ : std_logic;
SIGNAL \data_out~23_combout\ : std_logic;
SIGNAL \port_in_06[1]~input_o\ : std_logic;
SIGNAL \port_in_07[1]~input_o\ : std_logic;
SIGNAL \port_in_04[1]~input_o\ : std_logic;
SIGNAL \port_in_05[1]~input_o\ : std_logic;
SIGNAL \data_out~17_combout\ : std_logic;
SIGNAL \data_out~18_combout\ : std_logic;
SIGNAL \data_out~26_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~769_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~753_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~991_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~777_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~761_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~992_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~657_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~665_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~988_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~681_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~673feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~673_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~989_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~737_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~745_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~721_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~729_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~986_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~987_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~990_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~697_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~705_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~689_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~984_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~713_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~985_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~993_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~545_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~553_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~537feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~537_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~529_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~998_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~999_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~569_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~585_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~561_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~577_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~996_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~997_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1000_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~601feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~601_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~593_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~994_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~617_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~609_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~995_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~625_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~641_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1001_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~649_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~633_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1002_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1003_combout\ : std_logic;
SIGNAL \data_out~16_combout\ : std_logic;
SIGNAL \data_out~27_combout\ : std_logic;
SIGNAL \data_in[2]~input_o\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~234_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~490_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~362_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~106_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1011_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1012_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~218_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~474_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~346_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~90_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1006_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1007_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~210_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~466_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~82_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~338_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1008_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1009_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1010_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~226feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~226_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~98_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~354feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~354_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1004_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~482_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1005_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1013_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~498_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~242_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~258_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1035_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~514_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1036_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~114_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~130_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1039_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~386_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~370_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1040_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~378_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~394_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~122_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~138_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1037_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1038_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1041_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~266_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~250_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1042_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~522_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~506_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1043_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1044_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~18_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~34_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1028_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~290_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~274_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1029_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~282_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~298_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~42_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~26_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1026_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1027_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1030_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~162_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~146_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1024_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~402_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~418_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1025_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~410feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~410_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~426_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~170_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~154_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1031_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1032_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1033_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~202feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~202_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~194_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1021_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~458_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~450_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1022_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~186_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~178_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1014_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~434_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~442_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1015_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~322_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~330_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~74_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~66_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1016_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1017_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~306_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~314_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~58_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~50_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1018_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1019_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1020_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1023_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1034_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1045_combout\ : std_logic;
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \data_out~28_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~594_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~602_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1056_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~610_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~618_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1057_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~578_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~562_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1058_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~570_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~586_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1059_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~546feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~546_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~554_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~538_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~530_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1060_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1061_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1062_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~634_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~650_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~626_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~642feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~642_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1063_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1064_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1065_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~690_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~706_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1046_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~714_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~698_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1047_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~738_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~746_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~730_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~722_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1048_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1049_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~658_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~666feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~666_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1050_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~682_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~674_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1051_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1052_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~770_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~754_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1053_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~762_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~778_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1054_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1055_combout\ : std_logic;
SIGNAL \data_out~29_combout\ : std_logic;
SIGNAL \port_in_12[2]~input_o\ : std_logic;
SIGNAL \port_in_08[2]~input_o\ : std_logic;
SIGNAL \port_in_04[2]~input_o\ : std_logic;
SIGNAL \port_in_00[2]~input_o\ : std_logic;
SIGNAL \data_out~34_combout\ : std_logic;
SIGNAL \data_out~35_combout\ : std_logic;
SIGNAL \port_in_01[2]~input_o\ : std_logic;
SIGNAL \port_in_05[2]~input_o\ : std_logic;
SIGNAL \data_out~32_combout\ : std_logic;
SIGNAL \port_in_13[2]~input_o\ : std_logic;
SIGNAL \port_in_09[2]~input_o\ : std_logic;
SIGNAL \data_out~33_combout\ : std_logic;
SIGNAL \data_out~36_combout\ : std_logic;
SIGNAL \port_in_07[2]~input_o\ : std_logic;
SIGNAL \port_in_15[2]~input_o\ : std_logic;
SIGNAL \port_in_03[2]~input_o\ : std_logic;
SIGNAL \port_in_11[2]~input_o\ : std_logic;
SIGNAL \data_out~37_combout\ : std_logic;
SIGNAL \data_out~38_combout\ : std_logic;
SIGNAL \port_in_06[2]~input_o\ : std_logic;
SIGNAL \port_in_02[2]~input_o\ : std_logic;
SIGNAL \port_in_10[2]~input_o\ : std_logic;
SIGNAL \data_out~30_combout\ : std_logic;
SIGNAL \port_in_14[2]~input_o\ : std_logic;
SIGNAL \data_out~31_combout\ : std_logic;
SIGNAL \data_out~39_combout\ : std_logic;
SIGNAL \data_out~40_combout\ : std_logic;
SIGNAL \data_in[3]~input_o\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~739_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~747_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~731_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~723_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1110_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1111_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~675_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~659_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~667feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~667_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1112_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~683_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1113_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1114_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~763_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~771feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~771_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~755_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1115_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~779_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1116_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~699_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~707_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~691_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1108_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~715_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1109_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1117_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~627_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~643_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1125_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~651_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~635_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1126_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~611_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~619_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~603_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~595_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1118_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1119_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~547_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~555_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~539_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~531_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1122_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1123_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~579_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~563_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1120_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~571_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~587_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1121_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1124_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1127_combout\ : std_logic;
SIGNAL \data_out~42_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~195_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~451_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~67_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~323_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1068_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1069_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~179_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~307_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~51_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1070_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~435_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1071_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1072_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~331feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~331_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~75_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1073_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~203_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~459_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1074_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~315_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~59_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1066_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~443_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~187_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1067_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1075_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~27feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~27_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~19_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1090_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~283_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~275_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1091_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~291_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~299_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~43feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~43_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~35_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1088_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1089_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1092_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~171feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~171_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~163_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1093_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~427_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~419feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~419_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1094_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~155feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~155_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~147_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1086_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~411_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~403feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~403_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1087_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1095_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~211_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~227_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1076_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~483_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~467_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1077_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~91_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~107_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1078_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~347_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~363_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1079_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~99_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~83_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1080_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~339_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~355_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1081_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1082_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~475_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~491_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~235_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~219_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1083_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1084_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1085_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1096_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~251feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~251_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~243_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1097_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~507_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~499_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1098_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~267feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~267_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~259_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1104_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~523_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~515_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1105_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~387_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~395_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~131_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~139_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1099_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1100_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~371_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~123feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~123_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~115_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1101_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~379_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1102_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1103_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1106_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1107_combout\ : std_logic;
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \data_out~41_combout\ : std_logic;
SIGNAL \port_in_09[3]~input_o\ : std_logic;
SIGNAL \port_in_08[3]~input_o\ : std_logic;
SIGNAL \data_out~43_combout\ : std_logic;
SIGNAL \port_in_11[3]~input_o\ : std_logic;
SIGNAL \port_in_10[3]~input_o\ : std_logic;
SIGNAL \data_out~44_combout\ : std_logic;
SIGNAL \port_in_07[3]~input_o\ : std_logic;
SIGNAL \port_in_05[3]~input_o\ : std_logic;
SIGNAL \port_in_06[3]~input_o\ : std_logic;
SIGNAL \port_in_04[3]~input_o\ : std_logic;
SIGNAL \data_out~45_combout\ : std_logic;
SIGNAL \data_out~46_combout\ : std_logic;
SIGNAL \port_in_00[3]~input_o\ : std_logic;
SIGNAL \port_in_02[3]~input_o\ : std_logic;
SIGNAL \data_out~47_combout\ : std_logic;
SIGNAL \port_in_03[3]~input_o\ : std_logic;
SIGNAL \port_in_01[3]~input_o\ : std_logic;
SIGNAL \data_out~48_combout\ : std_logic;
SIGNAL \data_out~49_combout\ : std_logic;
SIGNAL \port_in_14[3]~input_o\ : std_logic;
SIGNAL \port_in_13[3]~input_o\ : std_logic;
SIGNAL \port_in_12[3]~input_o\ : std_logic;
SIGNAL \data_out~50_combout\ : std_logic;
SIGNAL \port_in_15[3]~input_o\ : std_logic;
SIGNAL \data_out~51_combout\ : std_logic;
SIGNAL \data_out~52_combout\ : std_logic;
SIGNAL \data_out~53_combout\ : std_logic;
SIGNAL \port_in_04[4]~input_o\ : std_logic;
SIGNAL \port_in_00[4]~input_o\ : std_logic;
SIGNAL \port_in_08[4]~input_o\ : std_logic;
SIGNAL \data_out~60_combout\ : std_logic;
SIGNAL \port_in_12[4]~input_o\ : std_logic;
SIGNAL \data_out~61_combout\ : std_logic;
SIGNAL \port_in_10[4]~input_o\ : std_logic;
SIGNAL \port_in_06[4]~input_o\ : std_logic;
SIGNAL \port_in_02[4]~input_o\ : std_logic;
SIGNAL \data_out~58_combout\ : std_logic;
SIGNAL \port_in_14[4]~input_o\ : std_logic;
SIGNAL \data_out~59_combout\ : std_logic;
SIGNAL \data_out~62_combout\ : std_logic;
SIGNAL \port_in_09[4]~input_o\ : std_logic;
SIGNAL \port_in_01[4]~input_o\ : std_logic;
SIGNAL \data_out~56_combout\ : std_logic;
SIGNAL \port_in_05[4]~input_o\ : std_logic;
SIGNAL \port_in_13[4]~input_o\ : std_logic;
SIGNAL \data_out~57_combout\ : std_logic;
SIGNAL \port_in_11[4]~input_o\ : std_logic;
SIGNAL \port_in_03[4]~input_o\ : std_logic;
SIGNAL \port_in_07[4]~input_o\ : std_logic;
SIGNAL \data_out~63_combout\ : std_logic;
SIGNAL \port_in_15[4]~input_o\ : std_logic;
SIGNAL \data_out~64_combout\ : std_logic;
SIGNAL \data_out~65_combout\ : std_logic;
SIGNAL \data_in[4]~input_o\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~628_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~644feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~644_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1187_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~652_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~636_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1188_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~612_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~620_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~596_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~604_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1180_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1181_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~548_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~556_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~532_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~540_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1184_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1185_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~564_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~580_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1182_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~572feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~572_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~588_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1183_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1186_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1189_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~764_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~780_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~772_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~756_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1177_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1178_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~692_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~708_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1170_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~716_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~700_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1171_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~740_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~748_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~724_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~732_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1172_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1173_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~660_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~668_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1174_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~676_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~684_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1175_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1176_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1179_combout\ : std_logic;
SIGNAL \data_out~55_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~372_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~116_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1163_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~244_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~500_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1164_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~260_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~516_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~132_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~388_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1161_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1162_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1165_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~252feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~252_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~508_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~124_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~380_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1159_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1160_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~268feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~268_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~524_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~140_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~396_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1166_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1167_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1168_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~204_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~188_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1145_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~460_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~444_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1146_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~68_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~52_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1142_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~308feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~308_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~324_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1143_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~76_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~60_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1140_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~332_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~316feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~316_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1141_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1144_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~436feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~436_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~452_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~196_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~180_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1138_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1139_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1147_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~284feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~284_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~28_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1150_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~412_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~156_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1151_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1493_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~20_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~276_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1152_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~404_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~148feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~148_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1153_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1154_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~164feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~164_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~292_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~36_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1148_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~420_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1149_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~172_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~300_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~44_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1155_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~428_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1156_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1157_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1158_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~92_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~84_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1132_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~348_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~340_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1133_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~100_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~108feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~108_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1130_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~364_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~356_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1131_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1134_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~484feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~484_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~492_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~236_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~228_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1135_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1136_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~220_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~212_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1128_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~468feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~468_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~476_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1129_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1137_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1169_combout\ : std_logic;
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \data_out~54_combout\ : std_logic;
SIGNAL \data_out~66_combout\ : std_logic;
SIGNAL \data_in[5]~input_o\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~765_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~773_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~757_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1239_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~781_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1240_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~701_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~717_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~693_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~709feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~709_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1232_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1233_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~741_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~749_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~725_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~733feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~733_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1234_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1235_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~677feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~677_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~685_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~661_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~669feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~669_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1236_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1237_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1238_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1241_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~565_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~581feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~581_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1244_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~589_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~573feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~573_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1245_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~549_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~557_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~533_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~541feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~541_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1246_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1247_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1248_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~597_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~605feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~605_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1242_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~621_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~613feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~613_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1243_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~637_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~653_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~629_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~645_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1249_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1250_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1251_combout\ : std_logic;
SIGNAL \data_out~68_combout\ : std_logic;
SIGNAL \port_in_00[5]~input_o\ : std_logic;
SIGNAL \port_in_01[5]~input_o\ : std_logic;
SIGNAL \data_out~73_combout\ : std_logic;
SIGNAL \port_in_03[5]~input_o\ : std_logic;
SIGNAL \port_in_02[5]~input_o\ : std_logic;
SIGNAL \data_out~74_combout\ : std_logic;
SIGNAL \port_in_08[5]~input_o\ : std_logic;
SIGNAL \port_in_10[5]~input_o\ : std_logic;
SIGNAL \data_out~71_combout\ : std_logic;
SIGNAL \port_in_09[5]~input_o\ : std_logic;
SIGNAL \port_in_11[5]~input_o\ : std_logic;
SIGNAL \data_out~72_combout\ : std_logic;
SIGNAL \data_out~75_combout\ : std_logic;
SIGNAL \port_in_07[5]~input_o\ : std_logic;
SIGNAL \port_in_05[5]~input_o\ : std_logic;
SIGNAL \port_in_04[5]~input_o\ : std_logic;
SIGNAL \data_out~69_combout\ : std_logic;
SIGNAL \port_in_06[5]~input_o\ : std_logic;
SIGNAL \data_out~70_combout\ : std_logic;
SIGNAL \port_in_15[5]~input_o\ : std_logic;
SIGNAL \port_in_14[5]~input_o\ : std_logic;
SIGNAL \port_in_12[5]~input_o\ : std_logic;
SIGNAL \data_out~76_combout\ : std_logic;
SIGNAL \port_in_13[5]~input_o\ : std_logic;
SIGNAL \data_out~77_combout\ : std_logic;
SIGNAL \data_out~78_combout\ : std_logic;
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~101_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~357_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1200_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~485_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~229feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~229_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1201_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~237_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~493_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~365_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~109_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1207_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1208_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~85_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~341_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1204_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~469_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~213_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1205_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~221_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~349_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~93_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1202_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~477_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1203_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1206_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1209_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~405_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~165_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~149_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1210_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~421_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1211_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~173_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~157_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1217_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~429_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~413_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1218_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1494_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~29_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~45_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1212_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~301_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~285_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1213_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1495_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~21_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~37_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1214_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~293_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~277_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1215_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1216_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1219_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1220_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~205_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~461_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~453_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~197_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1197_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1198_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~437_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~189_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~181_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1190_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~445_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1191_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~309_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~61_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~53_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1194_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~317_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1195_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~77feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~77_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~69_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1192_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~333_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~325_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1193_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1196_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1199_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~501_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~245_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1221_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~261_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~517_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1222_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~125_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~381_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1223_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~397_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~141feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~141_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1224_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~117_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~373_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1225_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~389_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~133feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~133_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1226_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1227_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~509_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~525_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~269_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~253_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1228_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1229_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1230_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1231_combout\ : std_logic;
SIGNAL \data_out~67_combout\ : std_logic;
SIGNAL \data_out~79_combout\ : std_logic;
SIGNAL \data_in[6]~input_o\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~630_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~646_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1311_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~638feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~638_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~654_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1312_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~598_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~606_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1304_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~622_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~614_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1305_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~550feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~550_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~558_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~534_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~542_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1308_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1309_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~574_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~590_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~566_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~582feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~582_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1306_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1307_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1310_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1313_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~702_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~718_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~710_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~694_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1294_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1295_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~742feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~742_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~750_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~726_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~734_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1296_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1297_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~662_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~670_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1298_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~686_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~678_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1299_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1300_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~774feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~774_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~758_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1301_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~782_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~766_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1302_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1303_combout\ : std_logic;
SIGNAL \data_out~81_combout\ : std_logic;
SIGNAL \port_in_13[6]~input_o\ : std_logic;
SIGNAL \port_in_01[6]~input_o\ : std_logic;
SIGNAL \port_in_05[6]~input_o\ : std_logic;
SIGNAL \data_out~84_combout\ : std_logic;
SIGNAL \port_in_09[6]~input_o\ : std_logic;
SIGNAL \data_out~85_combout\ : std_logic;
SIGNAL \port_in_08[6]~input_o\ : std_logic;
SIGNAL \port_in_00[6]~input_o\ : std_logic;
SIGNAL \port_in_04[6]~input_o\ : std_logic;
SIGNAL \data_out~86_combout\ : std_logic;
SIGNAL \port_in_12[6]~input_o\ : std_logic;
SIGNAL \data_out~87_combout\ : std_logic;
SIGNAL \data_out~88_combout\ : std_logic;
SIGNAL \port_in_15[6]~input_o\ : std_logic;
SIGNAL \port_in_11[6]~input_o\ : std_logic;
SIGNAL \port_in_03[6]~input_o\ : std_logic;
SIGNAL \data_out~89_combout\ : std_logic;
SIGNAL \port_in_07[6]~input_o\ : std_logic;
SIGNAL \data_out~90_combout\ : std_logic;
SIGNAL \port_in_10[6]~input_o\ : std_logic;
SIGNAL \port_in_02[6]~input_o\ : std_logic;
SIGNAL \data_out~82_combout\ : std_logic;
SIGNAL \port_in_14[6]~input_o\ : std_logic;
SIGNAL \port_in_06[6]~input_o\ : std_logic;
SIGNAL \data_out~83_combout\ : std_logic;
SIGNAL \data_out~91_combout\ : std_logic;
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~350_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~94_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1254_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~110feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~110_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~366_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1255_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~86_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~342_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1256_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~358_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~102_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1257_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1258_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~230_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~470_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~214_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1252_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~486_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1253_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~238feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~238_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~222_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~478feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~478_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1259_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~494_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1260_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1261_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~518_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~262_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1290_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~270_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~526_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1291_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~502feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~502_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~246_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1283_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~510_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~254_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1284_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~126feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~126_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~382_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~374_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~118_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1287_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1288_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~390_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~134_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1285_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~398_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~142feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~142_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1286_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1289_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1292_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~334_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~78_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1269_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~206_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~462_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1270_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~198_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~326_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~70_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1262_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~454_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1263_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~190_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~446_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~318_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~62_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1264_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1265_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~310_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~54_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1266_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~182_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~438_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1267_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1268_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1271_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~174feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~174_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~422_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~166_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1279_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~430_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1280_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~30feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~30_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~278feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~278_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~22_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1276_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~286_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1277_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~46_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~302_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~294feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~294_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~38_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1274_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1275_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1278_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~158feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~158_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~406feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~406_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~150_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1272_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~414_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1273_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1281_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1282_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1293_combout\ : std_logic;
SIGNAL \data_out~80_combout\ : std_logic;
SIGNAL \data_out~92_combout\ : std_logic;
SIGNAL \data_in[7]~input_o\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~727_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~735_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1358_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~751_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~743_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1359_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~663_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~671feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~671_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1360_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~687_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~679_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1361_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1362_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~695_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~711_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1356_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~719_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~703_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1357_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~775_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~759_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1363_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~783_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~767_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1364_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1365_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~639_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~655_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~631_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~647feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~647_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1373_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1374_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~599_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~607_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1366_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~623_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~615_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1367_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~535_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~543_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1370_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~559_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~551_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1371_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~567_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~583feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~583_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1368_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~591_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~575feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~575_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1369_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1372_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1375_combout\ : std_logic;
SIGNAL \data_out~94_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~247_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~503_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~375_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~119_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1349_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1350_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~263_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~519_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~135_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~391feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~391_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1347_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1348_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1351_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~143_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~399feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~399_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1352_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~527_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~271_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1353_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~383_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~127_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1345_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~511_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~255feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~255_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1346_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1354_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~311_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~55_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1318_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~71_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~327_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1319_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~79_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~335_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~319feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~319_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~63_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1316_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1317_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1320_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~447_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~191_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1321_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~463_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~207feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~207_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1322_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~199_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~455_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~439_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~183_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1314_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1315_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1323_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~223_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~215_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~471_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1324_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~479_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1325_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~487feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~487_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~231_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1331_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~239feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~239_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~495_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1332_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~359_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~103_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1326_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~367_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~111_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1327_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~95_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~351_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~343_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~87_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1328_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1329_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1330_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1333_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~167feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~167_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~295feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~295_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~39_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1334_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~423_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1335_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~279_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~23_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1338_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~407_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~151_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1339_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~159_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~287feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~287_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~31_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1336_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~415_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1337_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1340_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~175feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~175_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~303feeder_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~303_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~47_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1341_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~431_q\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1342_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1343_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1344_combout\ : std_logic;
SIGNAL \rw_96x8_sync_u|RAM~1355_combout\ : std_logic;
SIGNAL \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \data_out~93_combout\ : std_logic;
SIGNAL \port_in_13[7]~input_o\ : std_logic;
SIGNAL \port_in_12[7]~input_o\ : std_logic;
SIGNAL \data_out~102_combout\ : std_logic;
SIGNAL \port_in_14[7]~input_o\ : std_logic;
SIGNAL \port_in_15[7]~input_o\ : std_logic;
SIGNAL \data_out~103_combout\ : std_logic;
SIGNAL \port_in_05[7]~input_o\ : std_logic;
SIGNAL \port_in_07[7]~input_o\ : std_logic;
SIGNAL \port_in_06[7]~input_o\ : std_logic;
SIGNAL \port_in_04[7]~input_o\ : std_logic;
SIGNAL \data_out~97_combout\ : std_logic;
SIGNAL \data_out~98_combout\ : std_logic;
SIGNAL \port_in_01[7]~input_o\ : std_logic;
SIGNAL \port_in_02[7]~input_o\ : std_logic;
SIGNAL \port_in_00[7]~input_o\ : std_logic;
SIGNAL \data_out~99_combout\ : std_logic;
SIGNAL \port_in_03[7]~input_o\ : std_logic;
SIGNAL \data_out~100_combout\ : std_logic;
SIGNAL \data_out~101_combout\ : std_logic;
SIGNAL \port_in_09[7]~input_o\ : std_logic;
SIGNAL \port_in_08[7]~input_o\ : std_logic;
SIGNAL \data_out~95_combout\ : std_logic;
SIGNAL \port_in_11[7]~input_o\ : std_logic;
SIGNAL \port_in_10[7]~input_o\ : std_logic;
SIGNAL \data_out~96_combout\ : std_logic;
SIGNAL \data_out~104_combout\ : std_logic;
SIGNAL \data_out~105_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][0]~feeder_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \output_port_addr[0]~0_combout\ : std_logic;
SIGNAL \output_port_addr[2]~2_combout\ : std_logic;
SIGNAL \output_port_addr[1]~1_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~0_combout\ : std_logic;
SIGNAL \output_port_addr[3]~3_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~1_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][4]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[0][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~2_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~3_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][2]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[1][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~4_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~5_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][4]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[2][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~6_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~7_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[3][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~8_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~9_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][5]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[4][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~10_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~11_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[5][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~12_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~13_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][4]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[6][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~14_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~15_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][2]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][4]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][5]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[7][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~16_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][4]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[8][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~17_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[9][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~18_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][4]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[10][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~19_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][5]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[11][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~20_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[12][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~21_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][7]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[13][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~22_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][2]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][6]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[14][7]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][0]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|Decoder0~23_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][0]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][1]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][1]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][2]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][3]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][3]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][4]~feeder_combout\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][4]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][5]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][6]~q\ : std_logic;
SIGNAL \Output_Ports_u|RAM[15][7]~q\ : std_logic;

BEGIN

ww_address <= address;
ww_data_in <= data_in;
ww_write <= write;
ww_port_in_00 <= port_in_00;
ww_port_in_01 <= port_in_01;
ww_port_in_02 <= port_in_02;
ww_port_in_03 <= port_in_03;
ww_port_in_04 <= port_in_04;
ww_port_in_05 <= port_in_05;
ww_port_in_06 <= port_in_06;
ww_port_in_07 <= port_in_07;
ww_port_in_08 <= port_in_08;
ww_port_in_09 <= port_in_09;
ww_port_in_10 <= port_in_10;
ww_port_in_11 <= port_in_11;
ww_port_in_12 <= port_in_12;
ww_port_in_13 <= port_in_13;
ww_port_in_14 <= port_in_14;
ww_port_in_15 <= port_in_15;
ww_clock <= clock;
ww_reset <= reset;
data_out <= ww_data_out;
port_out_00 <= ww_port_out_00;
port_out_01 <= ww_port_out_01;
port_out_02 <= ww_port_out_02;
port_out_03 <= ww_port_out_03;
port_out_04 <= ww_port_out_04;
port_out_05 <= ww_port_out_05;
port_out_06 <= ww_port_out_06;
port_out_07 <= ww_port_out_07;
port_out_08 <= ww_port_out_08;
port_out_09 <= ww_port_out_09;
port_out_10 <= ww_port_out_10;
port_out_11 <= ww_port_out_11;
port_out_12 <= ww_port_out_12;
port_out_13 <= ww_port_out_13;
port_out_14 <= ww_port_out_14;
port_out_15 <= ww_port_out_15;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\rom_address[6]~6_combout\ & \rom_address[5]~5_combout\ & \rom_address[4]~4_combout\ & \rom_address[3]~3_combout\ & \rom_address[2]~2_combout\ & \rom_address[1]~1_combout\ & 
\rom_address[0]~0_combout\);

\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a1\ <= \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a2\ <= \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a3\ <= \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a4\ <= \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a5\ <= \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a6\ <= \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a7\ <= \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

\reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset~input_o\);

-- Location: IOOBUF_X16_Y29_N16
\data_out[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out~14_combout\,
	devoe => ww_devoe,
	o => \data_out[0]~output_o\);

-- Location: IOOBUF_X16_Y29_N9
\data_out[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out~27_combout\,
	devoe => ww_devoe,
	o => \data_out[1]~output_o\);

-- Location: IOOBUF_X21_Y29_N2
\data_out[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out~40_combout\,
	devoe => ww_devoe,
	o => \data_out[2]~output_o\);

-- Location: IOOBUF_X41_Y23_N2
\data_out[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out~53_combout\,
	devoe => ww_devoe,
	o => \data_out[3]~output_o\);

-- Location: IOOBUF_X41_Y23_N16
\data_out[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out~66_combout\,
	devoe => ww_devoe,
	o => \data_out[4]~output_o\);

-- Location: IOOBUF_X23_Y29_N9
\data_out[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out~79_combout\,
	devoe => ww_devoe,
	o => \data_out[5]~output_o\);

-- Location: IOOBUF_X41_Y17_N9
\data_out[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out~92_combout\,
	devoe => ww_devoe,
	o => \data_out[6]~output_o\);

-- Location: IOOBUF_X16_Y29_N2
\data_out[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \data_out~105_combout\,
	devoe => ww_devoe,
	o => \data_out[7]~output_o\);

-- Location: IOOBUF_X0_Y21_N2
\port_out_00[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[0][0]~q\,
	devoe => ww_devoe,
	o => \port_out_00[0]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\port_out_00[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[0][1]~q\,
	devoe => ww_devoe,
	o => \port_out_00[1]~output_o\);

-- Location: IOOBUF_X0_Y22_N9
\port_out_00[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[0][2]~q\,
	devoe => ww_devoe,
	o => \port_out_00[2]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\port_out_00[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[0][3]~q\,
	devoe => ww_devoe,
	o => \port_out_00[3]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\port_out_00[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[0][4]~q\,
	devoe => ww_devoe,
	o => \port_out_00[4]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\port_out_00[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[0][5]~q\,
	devoe => ww_devoe,
	o => \port_out_00[5]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\port_out_00[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[0][6]~q\,
	devoe => ww_devoe,
	o => \port_out_00[6]~output_o\);

-- Location: IOOBUF_X0_Y22_N2
\port_out_00[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[0][7]~q\,
	devoe => ww_devoe,
	o => \port_out_00[7]~output_o\);

-- Location: IOOBUF_X32_Y29_N2
\port_out_01[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[1][0]~q\,
	devoe => ww_devoe,
	o => \port_out_01[0]~output_o\);

-- Location: IOOBUF_X28_Y29_N23
\port_out_01[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[1][1]~q\,
	devoe => ww_devoe,
	o => \port_out_01[1]~output_o\);

-- Location: IOOBUF_X32_Y29_N23
\port_out_01[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[1][2]~q\,
	devoe => ww_devoe,
	o => \port_out_01[2]~output_o\);

-- Location: IOOBUF_X32_Y29_N30
\port_out_01[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[1][3]~q\,
	devoe => ww_devoe,
	o => \port_out_01[3]~output_o\);

-- Location: IOOBUF_X35_Y29_N2
\port_out_01[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[1][4]~q\,
	devoe => ww_devoe,
	o => \port_out_01[4]~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\port_out_01[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[1][5]~q\,
	devoe => ww_devoe,
	o => \port_out_01[5]~output_o\);

-- Location: IOOBUF_X30_Y29_N30
\port_out_01[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[1][6]~q\,
	devoe => ww_devoe,
	o => \port_out_01[6]~output_o\);

-- Location: IOOBUF_X28_Y29_N9
\port_out_01[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[1][7]~q\,
	devoe => ww_devoe,
	o => \port_out_01[7]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\port_out_02[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[2][0]~q\,
	devoe => ww_devoe,
	o => \port_out_02[0]~output_o\);

-- Location: IOOBUF_X0_Y11_N2
\port_out_02[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[2][1]~q\,
	devoe => ww_devoe,
	o => \port_out_02[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\port_out_02[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[2][2]~q\,
	devoe => ww_devoe,
	o => \port_out_02[2]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\port_out_02[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[2][3]~q\,
	devoe => ww_devoe,
	o => \port_out_02[3]~output_o\);

-- Location: IOOBUF_X23_Y0_N30
\port_out_02[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[2][4]~q\,
	devoe => ww_devoe,
	o => \port_out_02[4]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\port_out_02[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[2][5]~q\,
	devoe => ww_devoe,
	o => \port_out_02[5]~output_o\);

-- Location: IOOBUF_X0_Y9_N23
\port_out_02[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[2][6]~q\,
	devoe => ww_devoe,
	o => \port_out_02[6]~output_o\);

-- Location: IOOBUF_X19_Y0_N2
\port_out_02[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[2][7]~q\,
	devoe => ww_devoe,
	o => \port_out_02[7]~output_o\);

-- Location: IOOBUF_X0_Y5_N9
\port_out_03[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[3][0]~q\,
	devoe => ww_devoe,
	o => \port_out_03[0]~output_o\);

-- Location: IOOBUF_X0_Y7_N16
\port_out_03[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[3][1]~q\,
	devoe => ww_devoe,
	o => \port_out_03[1]~output_o\);

-- Location: IOOBUF_X0_Y7_N2
\port_out_03[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[3][2]~q\,
	devoe => ww_devoe,
	o => \port_out_03[2]~output_o\);

-- Location: IOOBUF_X0_Y6_N9
\port_out_03[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[3][3]~q\,
	devoe => ww_devoe,
	o => \port_out_03[3]~output_o\);

-- Location: IOOBUF_X0_Y5_N2
\port_out_03[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[3][4]~q\,
	devoe => ww_devoe,
	o => \port_out_03[4]~output_o\);

-- Location: IOOBUF_X0_Y8_N2
\port_out_03[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[3][5]~q\,
	devoe => ww_devoe,
	o => \port_out_03[5]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\port_out_03[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[3][6]~q\,
	devoe => ww_devoe,
	o => \port_out_03[6]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\port_out_03[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[3][7]~q\,
	devoe => ww_devoe,
	o => \port_out_03[7]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\port_out_04[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[4][0]~q\,
	devoe => ww_devoe,
	o => \port_out_04[0]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\port_out_04[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[4][1]~q\,
	devoe => ww_devoe,
	o => \port_out_04[1]~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\port_out_04[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[4][2]~q\,
	devoe => ww_devoe,
	o => \port_out_04[2]~output_o\);

-- Location: IOOBUF_X30_Y0_N16
\port_out_04[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[4][3]~q\,
	devoe => ww_devoe,
	o => \port_out_04[3]~output_o\);

-- Location: IOOBUF_X28_Y0_N30
\port_out_04[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[4][4]~q\,
	devoe => ww_devoe,
	o => \port_out_04[4]~output_o\);

-- Location: IOOBUF_X28_Y0_N9
\port_out_04[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[4][5]~q\,
	devoe => ww_devoe,
	o => \port_out_04[5]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\port_out_04[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[4][6]~q\,
	devoe => ww_devoe,
	o => \port_out_04[6]~output_o\);

-- Location: IOOBUF_X28_Y0_N2
\port_out_04[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[4][7]~q\,
	devoe => ww_devoe,
	o => \port_out_04[7]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\port_out_05[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[5][0]~q\,
	devoe => ww_devoe,
	o => \port_out_05[0]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\port_out_05[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[5][1]~q\,
	devoe => ww_devoe,
	o => \port_out_05[1]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\port_out_05[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[5][2]~q\,
	devoe => ww_devoe,
	o => \port_out_05[2]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\port_out_05[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[5][3]~q\,
	devoe => ww_devoe,
	o => \port_out_05[3]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\port_out_05[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[5][4]~q\,
	devoe => ww_devoe,
	o => \port_out_05[4]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\port_out_05[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[5][5]~q\,
	devoe => ww_devoe,
	o => \port_out_05[5]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\port_out_05[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[5][6]~q\,
	devoe => ww_devoe,
	o => \port_out_05[6]~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\port_out_05[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[5][7]~q\,
	devoe => ww_devoe,
	o => \port_out_05[7]~output_o\);

-- Location: IOOBUF_X0_Y4_N16
\port_out_06[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[6][0]~q\,
	devoe => ww_devoe,
	o => \port_out_06[0]~output_o\);

-- Location: IOOBUF_X0_Y2_N2
\port_out_06[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[6][1]~q\,
	devoe => ww_devoe,
	o => \port_out_06[1]~output_o\);

-- Location: IOOBUF_X0_Y2_N16
\port_out_06[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[6][2]~q\,
	devoe => ww_devoe,
	o => \port_out_06[2]~output_o\);

-- Location: IOOBUF_X0_Y2_N9
\port_out_06[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[6][3]~q\,
	devoe => ww_devoe,
	o => \port_out_06[3]~output_o\);

-- Location: IOOBUF_X1_Y0_N30
\port_out_06[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[6][4]~q\,
	devoe => ww_devoe,
	o => \port_out_06[4]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\port_out_06[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[6][5]~q\,
	devoe => ww_devoe,
	o => \port_out_06[5]~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\port_out_06[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[6][6]~q\,
	devoe => ww_devoe,
	o => \port_out_06[6]~output_o\);

-- Location: IOOBUF_X0_Y3_N9
\port_out_06[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[6][7]~q\,
	devoe => ww_devoe,
	o => \port_out_06[7]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\port_out_07[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[7][0]~q\,
	devoe => ww_devoe,
	o => \port_out_07[0]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\port_out_07[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[7][1]~q\,
	devoe => ww_devoe,
	o => \port_out_07[1]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\port_out_07[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[7][2]~q\,
	devoe => ww_devoe,
	o => \port_out_07[2]~output_o\);

-- Location: IOOBUF_X5_Y0_N30
\port_out_07[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[7][3]~q\,
	devoe => ww_devoe,
	o => \port_out_07[3]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\port_out_07[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[7][4]~q\,
	devoe => ww_devoe,
	o => \port_out_07[4]~output_o\);

-- Location: IOOBUF_X3_Y0_N30
\port_out_07[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[7][5]~q\,
	devoe => ww_devoe,
	o => \port_out_07[5]~output_o\);

-- Location: IOOBUF_X3_Y0_N9
\port_out_07[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[7][6]~q\,
	devoe => ww_devoe,
	o => \port_out_07[6]~output_o\);

-- Location: IOOBUF_X5_Y0_N2
\port_out_07[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[7][7]~q\,
	devoe => ww_devoe,
	o => \port_out_07[7]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\port_out_08[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[8][0]~q\,
	devoe => ww_devoe,
	o => \port_out_08[0]~output_o\);

-- Location: IOOBUF_X0_Y5_N23
\port_out_08[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[8][1]~q\,
	devoe => ww_devoe,
	o => \port_out_08[1]~output_o\);

-- Location: IOOBUF_X0_Y2_N23
\port_out_08[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[8][2]~q\,
	devoe => ww_devoe,
	o => \port_out_08[2]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\port_out_08[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[8][3]~q\,
	devoe => ww_devoe,
	o => \port_out_08[3]~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\port_out_08[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[8][4]~q\,
	devoe => ww_devoe,
	o => \port_out_08[4]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\port_out_08[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[8][5]~q\,
	devoe => ww_devoe,
	o => \port_out_08[5]~output_o\);

-- Location: IOOBUF_X0_Y3_N2
\port_out_08[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[8][6]~q\,
	devoe => ww_devoe,
	o => \port_out_08[6]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\port_out_08[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[8][7]~q\,
	devoe => ww_devoe,
	o => \port_out_08[7]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\port_out_09[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[9][0]~q\,
	devoe => ww_devoe,
	o => \port_out_09[0]~output_o\);

-- Location: IOOBUF_X11_Y0_N30
\port_out_09[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[9][1]~q\,
	devoe => ww_devoe,
	o => \port_out_09[1]~output_o\);

-- Location: IOOBUF_X7_Y0_N30
\port_out_09[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[9][2]~q\,
	devoe => ww_devoe,
	o => \port_out_09[2]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\port_out_09[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[9][3]~q\,
	devoe => ww_devoe,
	o => \port_out_09[3]~output_o\);

-- Location: IOOBUF_X9_Y0_N30
\port_out_09[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[9][4]~q\,
	devoe => ww_devoe,
	o => \port_out_09[4]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\port_out_09[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[9][5]~q\,
	devoe => ww_devoe,
	o => \port_out_09[5]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\port_out_09[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[9][6]~q\,
	devoe => ww_devoe,
	o => \port_out_09[6]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\port_out_09[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[9][7]~q\,
	devoe => ww_devoe,
	o => \port_out_09[7]~output_o\);

-- Location: IOOBUF_X19_Y0_N9
\port_out_10[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[10][0]~q\,
	devoe => ww_devoe,
	o => \port_out_10[0]~output_o\);

-- Location: IOOBUF_X19_Y0_N16
\port_out_10[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[10][1]~q\,
	devoe => ww_devoe,
	o => \port_out_10[1]~output_o\);

-- Location: IOOBUF_X19_Y0_N23
\port_out_10[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[10][2]~q\,
	devoe => ww_devoe,
	o => \port_out_10[2]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\port_out_10[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[10][3]~q\,
	devoe => ww_devoe,
	o => \port_out_10[3]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\port_out_10[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[10][4]~q\,
	devoe => ww_devoe,
	o => \port_out_10[4]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\port_out_10[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[10][5]~q\,
	devoe => ww_devoe,
	o => \port_out_10[5]~output_o\);

-- Location: IOOBUF_X21_Y0_N30
\port_out_10[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[10][6]~q\,
	devoe => ww_devoe,
	o => \port_out_10[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N30
\port_out_10[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[10][7]~q\,
	devoe => ww_devoe,
	o => \port_out_10[7]~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\port_out_11[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[11][0]~q\,
	devoe => ww_devoe,
	o => \port_out_11[0]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\port_out_11[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[11][1]~q\,
	devoe => ww_devoe,
	o => \port_out_11[1]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\port_out_11[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[11][2]~q\,
	devoe => ww_devoe,
	o => \port_out_11[2]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\port_out_11[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[11][3]~q\,
	devoe => ww_devoe,
	o => \port_out_11[3]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\port_out_11[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[11][4]~q\,
	devoe => ww_devoe,
	o => \port_out_11[4]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\port_out_11[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[11][5]~q\,
	devoe => ww_devoe,
	o => \port_out_11[5]~output_o\);

-- Location: IOOBUF_X30_Y0_N2
\port_out_11[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[11][6]~q\,
	devoe => ww_devoe,
	o => \port_out_11[6]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\port_out_11[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[11][7]~q\,
	devoe => ww_devoe,
	o => \port_out_11[7]~output_o\);

-- Location: IOOBUF_X0_Y8_N9
\port_out_12[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[12][0]~q\,
	devoe => ww_devoe,
	o => \port_out_12[0]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\port_out_12[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[12][1]~q\,
	devoe => ww_devoe,
	o => \port_out_12[1]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\port_out_12[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[12][2]~q\,
	devoe => ww_devoe,
	o => \port_out_12[2]~output_o\);

-- Location: IOOBUF_X0_Y7_N23
\port_out_12[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[12][3]~q\,
	devoe => ww_devoe,
	o => \port_out_12[3]~output_o\);

-- Location: IOOBUF_X0_Y6_N16
\port_out_12[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[12][4]~q\,
	devoe => ww_devoe,
	o => \port_out_12[4]~output_o\);

-- Location: IOOBUF_X0_Y8_N16
\port_out_12[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[12][5]~q\,
	devoe => ww_devoe,
	o => \port_out_12[5]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\port_out_12[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[12][6]~q\,
	devoe => ww_devoe,
	o => \port_out_12[6]~output_o\);

-- Location: IOOBUF_X0_Y6_N23
\port_out_12[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[12][7]~q\,
	devoe => ww_devoe,
	o => \port_out_12[7]~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\port_out_13[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[13][0]~q\,
	devoe => ww_devoe,
	o => \port_out_13[0]~output_o\);

-- Location: IOOBUF_X0_Y9_N2
\port_out_13[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[13][1]~q\,
	devoe => ww_devoe,
	o => \port_out_13[1]~output_o\);

-- Location: IOOBUF_X0_Y12_N2
\port_out_13[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[13][2]~q\,
	devoe => ww_devoe,
	o => \port_out_13[2]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\port_out_13[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[13][3]~q\,
	devoe => ww_devoe,
	o => \port_out_13[3]~output_o\);

-- Location: IOOBUF_X0_Y10_N9
\port_out_13[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[13][4]~q\,
	devoe => ww_devoe,
	o => \port_out_13[4]~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\port_out_13[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[13][5]~q\,
	devoe => ww_devoe,
	o => \port_out_13[5]~output_o\);

-- Location: IOOBUF_X0_Y11_N9
\port_out_13[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[13][6]~q\,
	devoe => ww_devoe,
	o => \port_out_13[6]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\port_out_13[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[13][7]~q\,
	devoe => ww_devoe,
	o => \port_out_13[7]~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\port_out_14[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[14][0]~q\,
	devoe => ww_devoe,
	o => \port_out_14[0]~output_o\);

-- Location: IOOBUF_X28_Y29_N16
\port_out_14[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[14][1]~q\,
	devoe => ww_devoe,
	o => \port_out_14[1]~output_o\);

-- Location: IOOBUF_X28_Y29_N2
\port_out_14[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[14][2]~q\,
	devoe => ww_devoe,
	o => \port_out_14[2]~output_o\);

-- Location: IOOBUF_X35_Y29_N23
\port_out_14[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[14][3]~q\,
	devoe => ww_devoe,
	o => \port_out_14[3]~output_o\);

-- Location: IOOBUF_X30_Y29_N16
\port_out_14[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[14][4]~q\,
	devoe => ww_devoe,
	o => \port_out_14[4]~output_o\);

-- Location: IOOBUF_X26_Y29_N2
\port_out_14[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[14][5]~q\,
	devoe => ww_devoe,
	o => \port_out_14[5]~output_o\);

-- Location: IOOBUF_X26_Y29_N16
\port_out_14[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[14][6]~q\,
	devoe => ww_devoe,
	o => \port_out_14[6]~output_o\);

-- Location: IOOBUF_X28_Y29_N30
\port_out_14[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[14][7]~q\,
	devoe => ww_devoe,
	o => \port_out_14[7]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\port_out_15[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[15][0]~q\,
	devoe => ww_devoe,
	o => \port_out_15[0]~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\port_out_15[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[15][1]~q\,
	devoe => ww_devoe,
	o => \port_out_15[1]~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\port_out_15[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[15][2]~q\,
	devoe => ww_devoe,
	o => \port_out_15[2]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\port_out_15[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[15][3]~q\,
	devoe => ww_devoe,
	o => \port_out_15[3]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\port_out_15[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[15][4]~q\,
	devoe => ww_devoe,
	o => \port_out_15[4]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\port_out_15[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[15][5]~q\,
	devoe => ww_devoe,
	o => \port_out_15[5]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\port_out_15[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[15][6]~q\,
	devoe => ww_devoe,
	o => \port_out_15[6]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\port_out_15[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Output_Ports_u|RAM[15][7]~q\,
	devoe => ww_devoe,
	o => \port_out_15[7]~output_o\);

-- Location: IOIBUF_X19_Y29_N29
\address[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(4),
	o => \address[4]~input_o\);

-- Location: IOIBUF_X35_Y29_N29
\address[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(6),
	o => \address[6]~input_o\);

-- Location: IOIBUF_X41_Y24_N22
\address[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(7),
	o => \address[7]~input_o\);

-- Location: IOIBUF_X30_Y29_N22
\address[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(5),
	o => \address[5]~input_o\);

-- Location: LCCOMB_X21_Y17_N10
\data_out~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~13_combout\ = (\address[4]~input_o\ & (\address[6]~input_o\ & (\address[7]~input_o\ & \address[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \address[7]~input_o\,
	datad => \address[5]~input_o\,
	combout => \data_out~13_combout\);

-- Location: LCCOMB_X20_Y24_N0
\ram_address[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ram_address[4]~2_combout\ = (\address[7]~input_o\ & \address[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[7]~input_o\,
	datac => \address[4]~input_o\,
	combout => \ram_address[4]~2_combout\);

-- Location: LCCOMB_X21_Y17_N0
\ram_address[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ram_address[5]~0_combout\ = (\address[7]~input_o\ & \address[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \address[7]~input_o\,
	datad => \address[5]~input_o\,
	combout => \ram_address[5]~0_combout\);

-- Location: IOIBUF_X0_Y14_N1
\clock~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G4
\clock~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y27_N8
\data_in[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(0),
	o => \data_in[0]~input_o\);

-- Location: IOIBUF_X41_Y11_N1
\address[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(3),
	o => \address[3]~input_o\);

-- Location: LCCOMB_X21_Y20_N16
\ram_address[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ram_address[3]~4_combout\ = (\address[3]~input_o\ & \address[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[7]~input_o\,
	combout => \ram_address[3]~4_combout\);

-- Location: IOIBUF_X41_Y10_N22
\address[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(2),
	o => \address[2]~input_o\);

-- Location: LCCOMB_X22_Y26_N24
\ram_address[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ram_address[2]~5_combout\ = (\address[2]~input_o\ & \address[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datac => \address[7]~input_o\,
	combout => \ram_address[2]~5_combout\);

-- Location: IOIBUF_X19_Y0_N29
\write~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write,
	o => \write~input_o\);

-- Location: LCCOMB_X20_Y22_N20
\rw_96x8_sync_u|RAM~1413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1413_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[3]~4_combout\ & (\ram_address[2]~5_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \write~input_o\,
	combout => \rw_96x8_sync_u|RAM~1413_combout\);

-- Location: LCCOMB_X21_Y17_N26
\Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (\address[7]~input_o\ & \address[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \address[7]~input_o\,
	datad => \address[6]~input_o\,
	combout => \Equal0~0_combout\);

-- Location: IOIBUF_X35_Y29_N8
\address[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(1),
	o => \address[1]~input_o\);

-- Location: LCCOMB_X21_Y18_N0
\ram_address[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ram_address[1]~1_combout\ = (\address[1]~input_o\ & \address[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \address[7]~input_o\,
	combout => \ram_address[1]~1_combout\);

-- Location: IOIBUF_X41_Y12_N15
\address[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(0),
	o => \address[0]~input_o\);

-- Location: LCCOMB_X22_Y21_N16
\ram_address[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ram_address[0]~3_combout\ = (\address[0]~input_o\ & \address[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \address[0]~input_o\,
	datad => \address[7]~input_o\,
	combout => \ram_address[0]~3_combout\);

-- Location: LCCOMB_X19_Y24_N8
\rw_96x8_sync_u|RAM~1387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1387_combout\ = (!\Equal0~0_combout\ & (!\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\ & \ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1387_combout\);

-- Location: LCCOMB_X17_Y21_N30
\rw_96x8_sync_u|RAM~1419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1419_combout\ = (\rw_96x8_sync_u|RAM~1413_combout\ & \rw_96x8_sync_u|RAM~1387_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1413_combout\,
	datac => \rw_96x8_sync_u|RAM~1387_combout\,
	combout => \rw_96x8_sync_u|RAM~1419_combout\);

-- Location: FF_X20_Y18_N19
\rw_96x8_sync_u|RAM~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~264_q\);

-- Location: LCCOMB_X19_Y24_N18
\rw_96x8_sync_u|RAM~1379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1379_combout\ = (!\Equal0~0_combout\ & (!\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\ & !\ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1379_combout\);

-- Location: LCCOMB_X20_Y20_N4
\rw_96x8_sync_u|RAM~1420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1420_combout\ = (\rw_96x8_sync_u|RAM~1413_combout\ & \rw_96x8_sync_u|RAM~1379_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1413_combout\,
	datac => \rw_96x8_sync_u|RAM~1379_combout\,
	combout => \rw_96x8_sync_u|RAM~1420_combout\);

-- Location: FF_X21_Y21_N19
\rw_96x8_sync_u|RAM~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~256_q\);

-- Location: LCCOMB_X21_Y21_N18
\rw_96x8_sync_u|RAM~918\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~918_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~264_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~256_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~264_q\,
	datac => \rw_96x8_sync_u|RAM~256_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~918_combout\);

-- Location: LCCOMB_X19_Y24_N4
\rw_96x8_sync_u|RAM~1389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1389_combout\ = (!\Equal0~0_combout\ & (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\ & \ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1389_combout\);

-- Location: LCCOMB_X20_Y20_N14
\rw_96x8_sync_u|RAM~1421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1421_combout\ = (\rw_96x8_sync_u|RAM~1413_combout\ & \rw_96x8_sync_u|RAM~1389_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1413_combout\,
	datac => \rw_96x8_sync_u|RAM~1389_combout\,
	combout => \rw_96x8_sync_u|RAM~1421_combout\);

-- Location: FF_X20_Y21_N3
\rw_96x8_sync_u|RAM~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~520_q\);

-- Location: LCCOMB_X19_Y24_N14
\rw_96x8_sync_u|RAM~1383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1383_combout\ = (!\Equal0~0_combout\ & (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\ & !\ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1383_combout\);

-- Location: LCCOMB_X19_Y22_N30
\rw_96x8_sync_u|RAM~1418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1418_combout\ = (\rw_96x8_sync_u|RAM~1383_combout\ & \rw_96x8_sync_u|RAM~1413_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1383_combout\,
	datac => \rw_96x8_sync_u|RAM~1413_combout\,
	combout => \rw_96x8_sync_u|RAM~1418_combout\);

-- Location: FF_X21_Y21_N17
\rw_96x8_sync_u|RAM~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~512_q\);

-- Location: LCCOMB_X20_Y21_N2
\rw_96x8_sync_u|RAM~919\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~919_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~918_combout\ & (\rw_96x8_sync_u|RAM~520_q\)) # (!\rw_96x8_sync_u|RAM~918_combout\ & ((\rw_96x8_sync_u|RAM~512_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~918_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~918_combout\,
	datac => \rw_96x8_sync_u|RAM~520_q\,
	datad => \rw_96x8_sync_u|RAM~512_q\,
	combout => \rw_96x8_sync_u|RAM~919_combout\);

-- Location: LCCOMB_X19_Y24_N10
\rw_96x8_sync_u|RAM~1388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1388_combout\ = (!\Equal0~0_combout\ & (!\ram_address[5]~0_combout\ & (!\ram_address[1]~1_combout\ & \ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1388_combout\);

-- Location: LCCOMB_X20_Y18_N28
\rw_96x8_sync_u|RAM~1415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1415_combout\ = (\rw_96x8_sync_u|RAM~1388_combout\ & \rw_96x8_sync_u|RAM~1413_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1388_combout\,
	datad => \rw_96x8_sync_u|RAM~1413_combout\,
	combout => \rw_96x8_sync_u|RAM~1415_combout\);

-- Location: FF_X20_Y18_N17
\rw_96x8_sync_u|RAM~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~248_q\);

-- Location: LCCOMB_X19_Y24_N12
\rw_96x8_sync_u|RAM~1381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1381_combout\ = (!\Equal0~0_combout\ & (!\ram_address[5]~0_combout\ & (!\ram_address[1]~1_combout\ & !\ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1381_combout\);

-- Location: LCCOMB_X19_Y22_N26
\rw_96x8_sync_u|RAM~1416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1416_combout\ = (\rw_96x8_sync_u|RAM~1381_combout\ & \rw_96x8_sync_u|RAM~1413_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1381_combout\,
	datac => \rw_96x8_sync_u|RAM~1413_combout\,
	combout => \rw_96x8_sync_u|RAM~1416_combout\);

-- Location: FF_X19_Y21_N19
\rw_96x8_sync_u|RAM~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~240_q\);

-- Location: LCCOMB_X19_Y21_N18
\rw_96x8_sync_u|RAM~911\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~911_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~248_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~240_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~248_q\,
	datac => \rw_96x8_sync_u|RAM~240_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~911_combout\);

-- Location: LCCOMB_X21_Y26_N2
\rw_96x8_sync_u|RAM~1386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1386_combout\ = (!\ram_address[1]~1_combout\ & (\ram_address[5]~0_combout\ & (!\Equal0~0_combout\ & \ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \Equal0~0_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1386_combout\);

-- Location: LCCOMB_X19_Y22_N12
\rw_96x8_sync_u|RAM~1417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1417_combout\ = (\rw_96x8_sync_u|RAM~1413_combout\ & \rw_96x8_sync_u|RAM~1386_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1413_combout\,
	datad => \rw_96x8_sync_u|RAM~1386_combout\,
	combout => \rw_96x8_sync_u|RAM~1417_combout\);

-- Location: FF_X20_Y21_N9
\rw_96x8_sync_u|RAM~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~504_q\);

-- Location: LCCOMB_X19_Y24_N24
\rw_96x8_sync_u|RAM~1376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1376_combout\ = (!\Equal0~0_combout\ & (\ram_address[5]~0_combout\ & (!\ram_address[1]~1_combout\ & !\ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1376_combout\);

-- Location: LCCOMB_X19_Y22_N24
\rw_96x8_sync_u|RAM~1414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1414_combout\ = (\rw_96x8_sync_u|RAM~1413_combout\ & \rw_96x8_sync_u|RAM~1376_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1413_combout\,
	datad => \rw_96x8_sync_u|RAM~1376_combout\,
	combout => \rw_96x8_sync_u|RAM~1414_combout\);

-- Location: FF_X19_Y21_N9
\rw_96x8_sync_u|RAM~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~496_q\);

-- Location: LCCOMB_X20_Y21_N8
\rw_96x8_sync_u|RAM~912\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~912_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~911_combout\ & (\rw_96x8_sync_u|RAM~504_q\)) # (!\rw_96x8_sync_u|RAM~911_combout\ & ((\rw_96x8_sync_u|RAM~496_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~911_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~911_combout\,
	datac => \rw_96x8_sync_u|RAM~504_q\,
	datad => \rw_96x8_sync_u|RAM~496_q\,
	combout => \rw_96x8_sync_u|RAM~912_combout\);

-- Location: LCCOMB_X21_Y17_N22
\rw_96x8_sync_u|RAM~1399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1399_combout\ = (\write~input_o\ & (\address[2]~input_o\ & (\address[7]~input_o\ & !\address[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[7]~input_o\,
	datad => \address[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1399_combout\);

-- Location: LCCOMB_X21_Y18_N8
\rw_96x8_sync_u|RAM~1471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1471_combout\ = (\rw_96x8_sync_u|RAM~1399_combout\ & (\address[3]~input_o\ & (\address[7]~input_o\ & \rw_96x8_sync_u|RAM~1388_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1399_combout\,
	datab => \address[3]~input_o\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1388_combout\,
	combout => \rw_96x8_sync_u|RAM~1471_combout\);

-- Location: FF_X21_Y18_N11
\rw_96x8_sync_u|RAM~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~120_q\);

-- Location: LCCOMB_X22_Y22_N30
\rw_96x8_sync_u|RAM~1472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1472_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1381_combout\ & (\address[7]~input_o\ & \rw_96x8_sync_u|RAM~1399_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1381_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1472_combout\);

-- Location: FF_X22_Y19_N27
\rw_96x8_sync_u|RAM~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~112_q\);

-- Location: LCCOMB_X22_Y19_N26
\rw_96x8_sync_u|RAM~915\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~915_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~120_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~112_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~120_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~112_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~915_combout\);

-- Location: LCCOMB_X23_Y19_N22
\rw_96x8_sync_u|RAM~1473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1473_combout\ = (\rw_96x8_sync_u|RAM~1386_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1386_combout\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1473_combout\);

-- Location: FF_X21_Y19_N17
\rw_96x8_sync_u|RAM~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~376_q\);

-- Location: LCCOMB_X23_Y19_N4
\rw_96x8_sync_u|RAM~1470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1470_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1399_combout\ & (\address[7]~input_o\ & \rw_96x8_sync_u|RAM~1376_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1376_combout\,
	combout => \rw_96x8_sync_u|RAM~1470_combout\);

-- Location: FF_X22_Y19_N25
\rw_96x8_sync_u|RAM~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~368_q\);

-- Location: LCCOMB_X21_Y19_N16
\rw_96x8_sync_u|RAM~916\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~916_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~915_combout\ & (\rw_96x8_sync_u|RAM~376_q\)) # (!\rw_96x8_sync_u|RAM~915_combout\ & ((\rw_96x8_sync_u|RAM~368_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~915_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~915_combout\,
	datac => \rw_96x8_sync_u|RAM~376_q\,
	datad => \rw_96x8_sync_u|RAM~368_q\,
	combout => \rw_96x8_sync_u|RAM~916_combout\);

-- Location: LCCOMB_X19_Y24_N6
\rw_96x8_sync_u|RAM~1466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1466_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1399_combout\ & (\rw_96x8_sync_u|RAM~1383_combout\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \rw_96x8_sync_u|RAM~1383_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1466_combout\);

-- Location: FF_X22_Y23_N1
\rw_96x8_sync_u|RAM~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~384_q\);

-- Location: LCCOMB_X20_Y19_N4
\rw_96x8_sync_u|RAM~1469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1469_combout\ = (\rw_96x8_sync_u|RAM~1389_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1389_combout\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1469_combout\);

-- Location: FF_X22_Y23_N3
\rw_96x8_sync_u|RAM~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~392_q\);

-- Location: LCCOMB_X22_Y22_N4
\rw_96x8_sync_u|RAM~1468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1468_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1379_combout\ & (\address[7]~input_o\ & \rw_96x8_sync_u|RAM~1399_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1379_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1468_combout\);

-- Location: FF_X23_Y23_N3
\rw_96x8_sync_u|RAM~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~128_q\);

-- Location: LCCOMB_X17_Y21_N6
\rw_96x8_sync_u|RAM~1467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1467_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1399_combout\ & (\rw_96x8_sync_u|RAM~1387_combout\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \rw_96x8_sync_u|RAM~1387_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1467_combout\);

-- Location: FF_X23_Y23_N1
\rw_96x8_sync_u|RAM~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~136_q\);

-- Location: LCCOMB_X23_Y23_N2
\rw_96x8_sync_u|RAM~913\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~913_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[5]~0_combout\) # ((\rw_96x8_sync_u|RAM~136_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~128_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~128_q\,
	datad => \rw_96x8_sync_u|RAM~136_q\,
	combout => \rw_96x8_sync_u|RAM~913_combout\);

-- Location: LCCOMB_X22_Y23_N2
\rw_96x8_sync_u|RAM~914\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~914_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~913_combout\ & ((\rw_96x8_sync_u|RAM~392_q\))) # (!\rw_96x8_sync_u|RAM~913_combout\ & (\rw_96x8_sync_u|RAM~384_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~384_q\,
	datac => \rw_96x8_sync_u|RAM~392_q\,
	datad => \rw_96x8_sync_u|RAM~913_combout\,
	combout => \rw_96x8_sync_u|RAM~914_combout\);

-- Location: LCCOMB_X21_Y23_N18
\rw_96x8_sync_u|RAM~917\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~917_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~914_combout\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~916_combout\,
	datad => \rw_96x8_sync_u|RAM~914_combout\,
	combout => \rw_96x8_sync_u|RAM~917_combout\);

-- Location: LCCOMB_X21_Y23_N12
\rw_96x8_sync_u|RAM~920\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~920_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~917_combout\ & (\rw_96x8_sync_u|RAM~919_combout\)) # (!\rw_96x8_sync_u|RAM~917_combout\ & ((\rw_96x8_sync_u|RAM~912_combout\))))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~919_combout\,
	datac => \rw_96x8_sync_u|RAM~912_combout\,
	datad => \rw_96x8_sync_u|RAM~917_combout\,
	combout => \rw_96x8_sync_u|RAM~920_combout\);

-- Location: LCCOMB_X21_Y17_N28
\rw_96x8_sync_u|RAM~1385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1385_combout\ = (\write~input_o\ & (((!\address[2]~input_o\ & !\address[4]~input_o\)) # (!\address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[7]~input_o\,
	datad => \address[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1385_combout\);

-- Location: LCCOMB_X16_Y25_N28
\rw_96x8_sync_u|RAM~1444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1444_combout\ = (\rw_96x8_sync_u|RAM~1388_combout\ & (\rw_96x8_sync_u|RAM~1385_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1388_combout\,
	datab => \rw_96x8_sync_u|RAM~1385_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1444_combout\);

-- Location: FF_X20_Y27_N11
\rw_96x8_sync_u|RAM~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~88_q\);

-- Location: LCCOMB_X17_Y21_N0
\rw_96x8_sync_u|RAM~1443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1443_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1387_combout\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1385_combout\,
	datac => \rw_96x8_sync_u|RAM~1387_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1443_combout\);

-- Location: FF_X21_Y27_N17
\rw_96x8_sync_u|RAM~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~104_q\);

-- Location: LCCOMB_X20_Y27_N10
\rw_96x8_sync_u|RAM~882\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~882_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~104_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~88_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~88_q\,
	datad => \rw_96x8_sync_u|RAM~104_q\,
	combout => \rw_96x8_sync_u|RAM~882_combout\);

-- Location: LCCOMB_X19_Y24_N22
\rw_96x8_sync_u|RAM~1445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1445_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1389_combout\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1385_combout\,
	datac => \rw_96x8_sync_u|RAM~1389_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1445_combout\);

-- Location: FF_X21_Y27_N19
\rw_96x8_sync_u|RAM~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~360_q\);

-- Location: LCCOMB_X23_Y19_N0
\rw_96x8_sync_u|RAM~1442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1442_combout\ = (\rw_96x8_sync_u|RAM~1386_combout\ & (\address[7]~input_o\ & (\rw_96x8_sync_u|RAM~1385_combout\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1386_combout\,
	datab => \address[7]~input_o\,
	datac => \rw_96x8_sync_u|RAM~1385_combout\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1442_combout\);

-- Location: FF_X20_Y27_N9
\rw_96x8_sync_u|RAM~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~344_q\);

-- Location: LCCOMB_X21_Y27_N18
\rw_96x8_sync_u|RAM~883\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~883_combout\ = (\rw_96x8_sync_u|RAM~882_combout\ & (((\rw_96x8_sync_u|RAM~360_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~882_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~344_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~882_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~360_q\,
	datad => \rw_96x8_sync_u|RAM~344_q\,
	combout => \rw_96x8_sync_u|RAM~883_combout\);

-- Location: LCCOMB_X23_Y19_N10
\rw_96x8_sync_u|RAM~1446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1446_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1376_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1376_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1446_combout\);

-- Location: FF_X23_Y24_N25
\rw_96x8_sync_u|RAM~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~336_q\);

-- Location: LCCOMB_X19_Y24_N0
\rw_96x8_sync_u|RAM~1449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1449_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1383_combout\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1385_combout\,
	datac => \rw_96x8_sync_u|RAM~1383_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1449_combout\);

-- Location: FF_X22_Y24_N19
\rw_96x8_sync_u|RAM~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~352_q\);

-- Location: LCCOMB_X22_Y22_N10
\rw_96x8_sync_u|RAM~1448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1448_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1381_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1381_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1448_combout\);

-- Location: FF_X23_Y24_N3
\rw_96x8_sync_u|RAM~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~80_q\);

-- Location: LCCOMB_X22_Y22_N0
\rw_96x8_sync_u|RAM~1447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1447_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1379_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1379_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1447_combout\);

-- Location: FF_X22_Y24_N9
\rw_96x8_sync_u|RAM~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~96_q\);

-- Location: LCCOMB_X23_Y24_N2
\rw_96x8_sync_u|RAM~884\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~884_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[5]~0_combout\) # ((\rw_96x8_sync_u|RAM~96_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~80_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~80_q\,
	datad => \rw_96x8_sync_u|RAM~96_q\,
	combout => \rw_96x8_sync_u|RAM~884_combout\);

-- Location: LCCOMB_X22_Y24_N18
\rw_96x8_sync_u|RAM~885\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~885_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~884_combout\ & ((\rw_96x8_sync_u|RAM~352_q\))) # (!\rw_96x8_sync_u|RAM~884_combout\ & (\rw_96x8_sync_u|RAM~336_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~336_q\,
	datac => \rw_96x8_sync_u|RAM~352_q\,
	datad => \rw_96x8_sync_u|RAM~884_combout\,
	combout => \rw_96x8_sync_u|RAM~885_combout\);

-- Location: LCCOMB_X21_Y23_N20
\rw_96x8_sync_u|RAM~886\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~886_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[0]~3_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~883_combout\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~885_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~883_combout\,
	datad => \rw_96x8_sync_u|RAM~885_combout\,
	combout => \rw_96x8_sync_u|RAM~886_combout\);

-- Location: LCCOMB_X20_Y22_N30
\rw_96x8_sync_u|RAM~1377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1377_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[3]~4_combout\ & (!\ram_address[2]~5_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \write~input_o\,
	combout => \rw_96x8_sync_u|RAM~1377_combout\);

-- Location: LCCOMB_X21_Y26_N12
\rw_96x8_sync_u|RAM~1390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1390_combout\ = (\rw_96x8_sync_u|RAM~1377_combout\ & \rw_96x8_sync_u|RAM~1386_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1377_combout\,
	datad => \rw_96x8_sync_u|RAM~1386_combout\,
	combout => \rw_96x8_sync_u|RAM~1390_combout\);

-- Location: FF_X17_Y26_N1
\rw_96x8_sync_u|RAM~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~472_q\);

-- Location: LCCOMB_X21_Y26_N14
\rw_96x8_sync_u|RAM~1393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1393_combout\ = (\rw_96x8_sync_u|RAM~1389_combout\ & \rw_96x8_sync_u|RAM~1377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1389_combout\,
	datac => \rw_96x8_sync_u|RAM~1377_combout\,
	combout => \rw_96x8_sync_u|RAM~1393_combout\);

-- Location: FF_X17_Y26_N27
\rw_96x8_sync_u|RAM~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~488_q\);

-- Location: LCCOMB_X20_Y26_N14
\rw_96x8_sync_u|RAM~1391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1391_combout\ = (\rw_96x8_sync_u|RAM~1387_combout\ & \rw_96x8_sync_u|RAM~1377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1387_combout\,
	datad => \rw_96x8_sync_u|RAM~1377_combout\,
	combout => \rw_96x8_sync_u|RAM~1391_combout\);

-- Location: FF_X20_Y26_N25
\rw_96x8_sync_u|RAM~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~232_q\);

-- Location: LCCOMB_X19_Y26_N4
\rw_96x8_sync_u|RAM~1392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1392_combout\ = (\rw_96x8_sync_u|RAM~1377_combout\ & \rw_96x8_sync_u|RAM~1388_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1377_combout\,
	datac => \rw_96x8_sync_u|RAM~1388_combout\,
	combout => \rw_96x8_sync_u|RAM~1392_combout\);

-- Location: FF_X20_Y26_N11
\rw_96x8_sync_u|RAM~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~216_q\);

-- Location: LCCOMB_X20_Y26_N10
\rw_96x8_sync_u|RAM~887\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~887_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~232_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~216_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~232_q\,
	datac => \rw_96x8_sync_u|RAM~216_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~887_combout\);

-- Location: LCCOMB_X17_Y26_N26
\rw_96x8_sync_u|RAM~888\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~888_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~887_combout\ & ((\rw_96x8_sync_u|RAM~488_q\))) # (!\rw_96x8_sync_u|RAM~887_combout\ & (\rw_96x8_sync_u|RAM~472_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~472_q\,
	datac => \rw_96x8_sync_u|RAM~488_q\,
	datad => \rw_96x8_sync_u|RAM~887_combout\,
	combout => \rw_96x8_sync_u|RAM~888_combout\);

-- Location: LCCOMB_X19_Y22_N8
\rw_96x8_sync_u|RAM~1378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1378_combout\ = (\rw_96x8_sync_u|RAM~1377_combout\ & \rw_96x8_sync_u|RAM~1376_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1377_combout\,
	datad => \rw_96x8_sync_u|RAM~1376_combout\,
	combout => \rw_96x8_sync_u|RAM~1378_combout\);

-- Location: FF_X21_Y23_N25
\rw_96x8_sync_u|RAM~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~464_q\);

-- Location: LCCOMB_X19_Y22_N18
\rw_96x8_sync_u|RAM~1384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1384_combout\ = (\rw_96x8_sync_u|RAM~1383_combout\ & \rw_96x8_sync_u|RAM~1377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1383_combout\,
	datac => \rw_96x8_sync_u|RAM~1377_combout\,
	combout => \rw_96x8_sync_u|RAM~1384_combout\);

-- Location: FF_X21_Y23_N3
\rw_96x8_sync_u|RAM~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~480_q\);

-- Location: LCCOMB_X22_Y25_N30
\rw_96x8_sync_u|RAM~1382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1382_combout\ = (\rw_96x8_sync_u|RAM~1377_combout\ & \rw_96x8_sync_u|RAM~1381_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1377_combout\,
	datad => \rw_96x8_sync_u|RAM~1381_combout\,
	combout => \rw_96x8_sync_u|RAM~1382_combout\);

-- Location: FF_X22_Y25_N9
\rw_96x8_sync_u|RAM~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~208_q\);

-- Location: LCCOMB_X21_Y25_N8
\rw_96x8_sync_u|RAM~224feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~224feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~224feeder_combout\);

-- Location: LCCOMB_X21_Y25_N6
\rw_96x8_sync_u|RAM~1380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1380_combout\ = (\rw_96x8_sync_u|RAM~1379_combout\ & \rw_96x8_sync_u|RAM~1377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1379_combout\,
	datac => \rw_96x8_sync_u|RAM~1377_combout\,
	combout => \rw_96x8_sync_u|RAM~1380_combout\);

-- Location: FF_X21_Y25_N9
\rw_96x8_sync_u|RAM~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~224feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~224_q\);

-- Location: LCCOMB_X22_Y25_N8
\rw_96x8_sync_u|RAM~880\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~880_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~224_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~208_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~208_q\,
	datad => \rw_96x8_sync_u|RAM~224_q\,
	combout => \rw_96x8_sync_u|RAM~880_combout\);

-- Location: LCCOMB_X21_Y23_N2
\rw_96x8_sync_u|RAM~881\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~881_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~880_combout\ & ((\rw_96x8_sync_u|RAM~480_q\))) # (!\rw_96x8_sync_u|RAM~880_combout\ & (\rw_96x8_sync_u|RAM~464_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~464_q\,
	datac => \rw_96x8_sync_u|RAM~480_q\,
	datad => \rw_96x8_sync_u|RAM~880_combout\,
	combout => \rw_96x8_sync_u|RAM~881_combout\);

-- Location: LCCOMB_X21_Y23_N30
\rw_96x8_sync_u|RAM~889\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~889_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~886_combout\ & (\rw_96x8_sync_u|RAM~888_combout\)) # (!\rw_96x8_sync_u|RAM~886_combout\ & ((\rw_96x8_sync_u|RAM~881_combout\))))) # (!\ram_address[4]~2_combout\ & 
-- (\rw_96x8_sync_u|RAM~886_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~886_combout\,
	datac => \rw_96x8_sync_u|RAM~888_combout\,
	datad => \rw_96x8_sync_u|RAM~881_combout\,
	combout => \rw_96x8_sync_u|RAM~889_combout\);

-- Location: LCCOMB_X20_Y22_N16
\rw_96x8_sync_u|RAM~1394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1394_combout\ = (\ram_address[4]~2_combout\ & (!\ram_address[3]~4_combout\ & (\ram_address[2]~5_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \write~input_o\,
	combout => \rw_96x8_sync_u|RAM~1394_combout\);

-- Location: LCCOMB_X20_Y20_N8
\rw_96x8_sync_u|RAM~1396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1396_combout\ = (\rw_96x8_sync_u|RAM~1388_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1388_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1396_combout\);

-- Location: FF_X17_Y18_N17
\rw_96x8_sync_u|RAM~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~184_q\);

-- Location: LCCOMB_X19_Y22_N6
\rw_96x8_sync_u|RAM~1397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1397_combout\ = (\rw_96x8_sync_u|RAM~1381_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1381_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1397_combout\);

-- Location: FF_X19_Y18_N27
\rw_96x8_sync_u|RAM~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~176_q\);

-- Location: LCCOMB_X19_Y18_N26
\rw_96x8_sync_u|RAM~890\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~890_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~184_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~184_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~176_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~890_combout\);

-- Location: LCCOMB_X19_Y22_N28
\rw_96x8_sync_u|RAM~1395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1395_combout\ = (\rw_96x8_sync_u|RAM~1376_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1376_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1395_combout\);

-- Location: FF_X19_Y18_N17
\rw_96x8_sync_u|RAM~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~432_q\);

-- Location: LCCOMB_X19_Y22_N0
\rw_96x8_sync_u|RAM~1398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1398_combout\ = (\rw_96x8_sync_u|RAM~1394_combout\ & \rw_96x8_sync_u|RAM~1386_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1394_combout\,
	datad => \rw_96x8_sync_u|RAM~1386_combout\,
	combout => \rw_96x8_sync_u|RAM~1398_combout\);

-- Location: FF_X17_Y18_N3
\rw_96x8_sync_u|RAM~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~440_q\);

-- Location: LCCOMB_X17_Y18_N2
\rw_96x8_sync_u|RAM~891\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~891_combout\ = (\rw_96x8_sync_u|RAM~890_combout\ & (((\rw_96x8_sync_u|RAM~440_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~890_combout\ & (\rw_96x8_sync_u|RAM~432_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~890_combout\,
	datab => \rw_96x8_sync_u|RAM~432_q\,
	datac => \rw_96x8_sync_u|RAM~440_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~891_combout\);

-- Location: LCCOMB_X17_Y21_N24
\rw_96x8_sync_u|RAM~200feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~200feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~200feeder_combout\);

-- Location: LCCOMB_X17_Y21_N20
\rw_96x8_sync_u|RAM~1401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1401_combout\ = (\rw_96x8_sync_u|RAM~1387_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1387_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1401_combout\);

-- Location: FF_X17_Y21_N25
\rw_96x8_sync_u|RAM~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~200feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~200_q\);

-- Location: LCCOMB_X16_Y19_N26
\rw_96x8_sync_u|RAM~1402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1402_combout\ = (\rw_96x8_sync_u|RAM~1379_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1379_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1402_combout\);

-- Location: FF_X16_Y19_N9
\rw_96x8_sync_u|RAM~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~192_q\);

-- Location: LCCOMB_X16_Y19_N8
\rw_96x8_sync_u|RAM~897\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~897_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~200_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~192_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~200_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~192_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~897_combout\);

-- Location: LCCOMB_X17_Y19_N14
\rw_96x8_sync_u|RAM~1403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1403_combout\ = (\rw_96x8_sync_u|RAM~1389_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1389_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1403_combout\);

-- Location: FF_X17_Y19_N11
\rw_96x8_sync_u|RAM~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~456_q\);

-- Location: LCCOMB_X19_Y22_N2
\rw_96x8_sync_u|RAM~1400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1400_combout\ = (\rw_96x8_sync_u|RAM~1383_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1383_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1400_combout\);

-- Location: FF_X17_Y19_N17
\rw_96x8_sync_u|RAM~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~448_q\);

-- Location: LCCOMB_X17_Y19_N10
\rw_96x8_sync_u|RAM~898\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~898_combout\ = (\rw_96x8_sync_u|RAM~897_combout\ & (((\rw_96x8_sync_u|RAM~456_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~897_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~448_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~897_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~456_q\,
	datad => \rw_96x8_sync_u|RAM~448_q\,
	combout => \rw_96x8_sync_u|RAM~898_combout\);

-- Location: LCCOMB_X23_Y19_N20
\rw_96x8_sync_u|RAM~1454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1454_combout\ = (\rw_96x8_sync_u|RAM~1399_combout\ & (\rw_96x8_sync_u|RAM~1376_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1376_combout\,
	combout => \rw_96x8_sync_u|RAM~1454_combout\);

-- Location: FF_X19_Y16_N1
\rw_96x8_sync_u|RAM~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~304_q\);

-- Location: LCCOMB_X20_Y19_N18
\rw_96x8_sync_u|RAM~1455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1455_combout\ = (\rw_96x8_sync_u|RAM~1388_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1388_combout\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1455_combout\);

-- Location: FF_X20_Y16_N25
\rw_96x8_sync_u|RAM~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~56_q\);

-- Location: LCCOMB_X22_Y22_N22
\rw_96x8_sync_u|RAM~1456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1456_combout\ = (\rw_96x8_sync_u|RAM~1381_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1381_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1456_combout\);

-- Location: FF_X19_Y16_N19
\rw_96x8_sync_u|RAM~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~48_q\);

-- Location: LCCOMB_X19_Y16_N18
\rw_96x8_sync_u|RAM~894\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~894_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~56_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~56_q\,
	datac => \rw_96x8_sync_u|RAM~48_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~894_combout\);

-- Location: LCCOMB_X23_Y19_N14
\rw_96x8_sync_u|RAM~1457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1457_combout\ = (\rw_96x8_sync_u|RAM~1386_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1386_combout\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1457_combout\);

-- Location: FF_X20_Y16_N11
\rw_96x8_sync_u|RAM~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~312_q\);

-- Location: LCCOMB_X20_Y16_N10
\rw_96x8_sync_u|RAM~895\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~895_combout\ = (\rw_96x8_sync_u|RAM~894_combout\ & (((\rw_96x8_sync_u|RAM~312_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~894_combout\ & (\rw_96x8_sync_u|RAM~304_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~304_q\,
	datab => \rw_96x8_sync_u|RAM~894_combout\,
	datac => \rw_96x8_sync_u|RAM~312_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~895_combout\);

-- Location: LCCOMB_X19_Y24_N26
\rw_96x8_sync_u|RAM~1450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1450_combout\ = (\rw_96x8_sync_u|RAM~1399_combout\ & (\rw_96x8_sync_u|RAM~1383_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \rw_96x8_sync_u|RAM~1383_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1450_combout\);

-- Location: FF_X19_Y19_N9
\rw_96x8_sync_u|RAM~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~320_q\);

-- Location: LCCOMB_X20_Y19_N8
\rw_96x8_sync_u|RAM~1453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1453_combout\ = (\rw_96x8_sync_u|RAM~1389_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1389_combout\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1453_combout\);

-- Location: FF_X20_Y19_N25
\rw_96x8_sync_u|RAM~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~328_q\);

-- Location: LCCOMB_X19_Y20_N0
\rw_96x8_sync_u|RAM~72feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~72feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~72feeder_combout\);

-- Location: LCCOMB_X17_Y21_N2
\rw_96x8_sync_u|RAM~1451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1451_combout\ = (\rw_96x8_sync_u|RAM~1399_combout\ & (\rw_96x8_sync_u|RAM~1387_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \rw_96x8_sync_u|RAM~1387_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1451_combout\);

-- Location: FF_X19_Y20_N1
\rw_96x8_sync_u|RAM~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~72feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~72_q\);

-- Location: LCCOMB_X22_Y22_N20
\rw_96x8_sync_u|RAM~1452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1452_combout\ = (\rw_96x8_sync_u|RAM~1379_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1379_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1452_combout\);

-- Location: FF_X19_Y19_N3
\rw_96x8_sync_u|RAM~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~64_q\);

-- Location: LCCOMB_X19_Y19_N2
\rw_96x8_sync_u|RAM~892\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~892_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~72_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~72_q\,
	datac => \rw_96x8_sync_u|RAM~64_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~892_combout\);

-- Location: LCCOMB_X20_Y19_N24
\rw_96x8_sync_u|RAM~893\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~893_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~892_combout\ & ((\rw_96x8_sync_u|RAM~328_q\))) # (!\rw_96x8_sync_u|RAM~892_combout\ & (\rw_96x8_sync_u|RAM~320_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~320_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~328_q\,
	datad => \rw_96x8_sync_u|RAM~892_combout\,
	combout => \rw_96x8_sync_u|RAM~893_combout\);

-- Location: LCCOMB_X21_Y23_N16
\rw_96x8_sync_u|RAM~896\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~896_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~893_combout\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~895_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~893_combout\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~896_combout\);

-- Location: LCCOMB_X21_Y23_N10
\rw_96x8_sync_u|RAM~899\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~899_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~896_combout\ & ((\rw_96x8_sync_u|RAM~898_combout\))) # (!\rw_96x8_sync_u|RAM~896_combout\ & (\rw_96x8_sync_u|RAM~891_combout\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~891_combout\,
	datac => \rw_96x8_sync_u|RAM~898_combout\,
	datad => \rw_96x8_sync_u|RAM~896_combout\,
	combout => \rw_96x8_sync_u|RAM~899_combout\);

-- Location: LCCOMB_X20_Y22_N10
\rw_96x8_sync_u|RAM~1404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1404_combout\ = (\ram_address[4]~2_combout\ & (!\ram_address[3]~4_combout\ & (!\ram_address[2]~5_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \write~input_o\,
	combout => \rw_96x8_sync_u|RAM~1404_combout\);

-- Location: LCCOMB_X19_Y25_N30
\rw_96x8_sync_u|RAM~1410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1410_combout\ = (\rw_96x8_sync_u|RAM~1387_combout\ & \rw_96x8_sync_u|RAM~1404_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1387_combout\,
	datac => \rw_96x8_sync_u|RAM~1404_combout\,
	combout => \rw_96x8_sync_u|RAM~1410_combout\);

-- Location: FF_X19_Y25_N25
\rw_96x8_sync_u|RAM~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~168_q\);

-- Location: LCCOMB_X19_Y26_N30
\rw_96x8_sync_u|RAM~1411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1411_combout\ = (\rw_96x8_sync_u|RAM~1404_combout\ & \rw_96x8_sync_u|RAM~1388_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1404_combout\,
	datac => \rw_96x8_sync_u|RAM~1388_combout\,
	combout => \rw_96x8_sync_u|RAM~1411_combout\);

-- Location: FF_X19_Y25_N3
\rw_96x8_sync_u|RAM~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~152_q\);

-- Location: LCCOMB_X19_Y25_N2
\rw_96x8_sync_u|RAM~907\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~907_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~168_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~152_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~168_q\,
	datac => \rw_96x8_sync_u|RAM~152_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~907_combout\);

-- Location: LCCOMB_X20_Y20_N26
\rw_96x8_sync_u|RAM~1412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1412_combout\ = (\rw_96x8_sync_u|RAM~1404_combout\ & \rw_96x8_sync_u|RAM~1389_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1404_combout\,
	datac => \rw_96x8_sync_u|RAM~1389_combout\,
	combout => \rw_96x8_sync_u|RAM~1412_combout\);

-- Location: FF_X20_Y25_N11
\rw_96x8_sync_u|RAM~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~424_q\);

-- Location: LCCOMB_X20_Y25_N14
\rw_96x8_sync_u|RAM~1409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1409_combout\ = (\rw_96x8_sync_u|RAM~1404_combout\ & \rw_96x8_sync_u|RAM~1386_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1404_combout\,
	datad => \rw_96x8_sync_u|RAM~1386_combout\,
	combout => \rw_96x8_sync_u|RAM~1409_combout\);

-- Location: FF_X20_Y25_N25
\rw_96x8_sync_u|RAM~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~408_q\);

-- Location: LCCOMB_X20_Y25_N10
\rw_96x8_sync_u|RAM~908\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~908_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~907_combout\ & (\rw_96x8_sync_u|RAM~424_q\)) # (!\rw_96x8_sync_u|RAM~907_combout\ & ((\rw_96x8_sync_u|RAM~408_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~907_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~907_combout\,
	datac => \rw_96x8_sync_u|RAM~424_q\,
	datad => \rw_96x8_sync_u|RAM~408_q\,
	combout => \rw_96x8_sync_u|RAM~908_combout\);

-- Location: LCCOMB_X19_Y23_N24
\rw_96x8_sync_u|RAM~160feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~160feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~160feeder_combout\);

-- Location: LCCOMB_X19_Y23_N30
\rw_96x8_sync_u|RAM~1406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1406_combout\ = (\rw_96x8_sync_u|RAM~1379_combout\ & \rw_96x8_sync_u|RAM~1404_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1379_combout\,
	datad => \rw_96x8_sync_u|RAM~1404_combout\,
	combout => \rw_96x8_sync_u|RAM~1406_combout\);

-- Location: FF_X19_Y23_N25
\rw_96x8_sync_u|RAM~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~160feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~160_q\);

-- Location: LCCOMB_X19_Y22_N20
\rw_96x8_sync_u|RAM~1407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1407_combout\ = (\rw_96x8_sync_u|RAM~1381_combout\ & \rw_96x8_sync_u|RAM~1404_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1381_combout\,
	datac => \rw_96x8_sync_u|RAM~1404_combout\,
	combout => \rw_96x8_sync_u|RAM~1407_combout\);

-- Location: FF_X19_Y23_N27
\rw_96x8_sync_u|RAM~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~144_q\);

-- Location: LCCOMB_X19_Y23_N26
\rw_96x8_sync_u|RAM~900\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~900_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~160_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~144_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~160_q\,
	datac => \rw_96x8_sync_u|RAM~144_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~900_combout\);

-- Location: LCCOMB_X20_Y23_N30
\rw_96x8_sync_u|RAM~1405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1405_combout\ = (\rw_96x8_sync_u|RAM~1404_combout\ & \rw_96x8_sync_u|RAM~1376_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1404_combout\,
	datac => \rw_96x8_sync_u|RAM~1376_combout\,
	combout => \rw_96x8_sync_u|RAM~1405_combout\);

-- Location: FF_X20_Y23_N9
\rw_96x8_sync_u|RAM~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~400_q\);

-- Location: LCCOMB_X19_Y22_N14
\rw_96x8_sync_u|RAM~1408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1408_combout\ = (\rw_96x8_sync_u|RAM~1383_combout\ & \rw_96x8_sync_u|RAM~1404_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1383_combout\,
	datac => \rw_96x8_sync_u|RAM~1404_combout\,
	combout => \rw_96x8_sync_u|RAM~1408_combout\);

-- Location: FF_X20_Y23_N3
\rw_96x8_sync_u|RAM~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~416_q\);

-- Location: LCCOMB_X20_Y23_N2
\rw_96x8_sync_u|RAM~901\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~901_combout\ = (\rw_96x8_sync_u|RAM~900_combout\ & (((\rw_96x8_sync_u|RAM~416_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~900_combout\ & (\rw_96x8_sync_u|RAM~400_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~900_combout\,
	datab => \rw_96x8_sync_u|RAM~400_q\,
	datac => \rw_96x8_sync_u|RAM~416_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~901_combout\);

-- Location: LCCOMB_X23_Y19_N24
\rw_96x8_sync_u|RAM~1458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1458_combout\ = (\rw_96x8_sync_u|RAM~1386_combout\ & (\rw_96x8_sync_u|RAM~1385_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1386_combout\,
	datab => \address[7]~input_o\,
	datac => \rw_96x8_sync_u|RAM~1385_combout\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1458_combout\);

-- Location: FF_X17_Y25_N1
\rw_96x8_sync_u|RAM~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~280_q\);

-- Location: LCCOMB_X19_Y24_N28
\rw_96x8_sync_u|RAM~1461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1461_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1389_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1385_combout\,
	datac => \rw_96x8_sync_u|RAM~1389_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1461_combout\);

-- Location: FF_X17_Y25_N27
\rw_96x8_sync_u|RAM~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~296_q\);

-- Location: LCCOMB_X17_Y21_N12
\rw_96x8_sync_u|RAM~1459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1459_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1387_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1385_combout\,
	datac => \rw_96x8_sync_u|RAM~1387_combout\,
	datad => \address[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1459_combout\);

-- Location: FF_X16_Y25_N25
\rw_96x8_sync_u|RAM~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~40_q\);

-- Location: LCCOMB_X16_Y25_N30
\rw_96x8_sync_u|RAM~1460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1460_combout\ = (\rw_96x8_sync_u|RAM~1388_combout\ & (\rw_96x8_sync_u|RAM~1385_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1388_combout\,
	datab => \rw_96x8_sync_u|RAM~1385_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1460_combout\);

-- Location: FF_X16_Y25_N3
\rw_96x8_sync_u|RAM~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~24_q\);

-- Location: LCCOMB_X16_Y25_N2
\rw_96x8_sync_u|RAM~902\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~902_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~40_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~24_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~40_q\,
	datac => \rw_96x8_sync_u|RAM~24_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~902_combout\);

-- Location: LCCOMB_X17_Y25_N26
\rw_96x8_sync_u|RAM~903\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~903_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~902_combout\ & ((\rw_96x8_sync_u|RAM~296_q\))) # (!\rw_96x8_sync_u|RAM~902_combout\ & (\rw_96x8_sync_u|RAM~280_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~280_q\,
	datac => \rw_96x8_sync_u|RAM~296_q\,
	datad => \rw_96x8_sync_u|RAM~902_combout\,
	combout => \rw_96x8_sync_u|RAM~903_combout\);

-- Location: LCCOMB_X16_Y23_N26
\rw_96x8_sync_u|RAM~1490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1490_combout\ = !\data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1490_combout\);

-- Location: LCCOMB_X22_Y22_N2
\rw_96x8_sync_u|RAM~1464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1464_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1381_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1381_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1464_combout\);

-- Location: FF_X16_Y23_N27
\rw_96x8_sync_u|RAM~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~1490_combout\,
	ena => \rw_96x8_sync_u|RAM~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~16_q\);

-- Location: LCCOMB_X22_Y22_N8
\rw_96x8_sync_u|RAM~1463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1463_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1379_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1379_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1463_combout\);

-- Location: FF_X16_Y23_N25
\rw_96x8_sync_u|RAM~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~32_q\);

-- Location: LCCOMB_X16_Y23_N24
\rw_96x8_sync_u|RAM~904\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~904_combout\ = (\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~32_q\) # (\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (!\rw_96x8_sync_u|RAM~16_q\ & ((!\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~16_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~32_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~904_combout\);

-- Location: LCCOMB_X17_Y23_N14
\rw_96x8_sync_u|RAM~1465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1465_combout\ = (\rw_96x8_sync_u|RAM~1383_combout\ & (\rw_96x8_sync_u|RAM~1385_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1383_combout\,
	datab => \rw_96x8_sync_u|RAM~1385_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1465_combout\);

-- Location: FF_X17_Y23_N19
\rw_96x8_sync_u|RAM~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~288_q\);

-- Location: LCCOMB_X23_Y19_N2
\rw_96x8_sync_u|RAM~1462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1462_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1376_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1376_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1462_combout\);

-- Location: FF_X17_Y23_N17
\rw_96x8_sync_u|RAM~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~272_q\);

-- Location: LCCOMB_X17_Y23_N18
\rw_96x8_sync_u|RAM~905\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~905_combout\ = (\rw_96x8_sync_u|RAM~904_combout\ & (((\rw_96x8_sync_u|RAM~288_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~904_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~272_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~904_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~288_q\,
	datad => \rw_96x8_sync_u|RAM~272_q\,
	combout => \rw_96x8_sync_u|RAM~905_combout\);

-- Location: LCCOMB_X21_Y23_N28
\rw_96x8_sync_u|RAM~906\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~906_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~903_combout\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~905_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~903_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \rw_96x8_sync_u|RAM~905_combout\,
	combout => \rw_96x8_sync_u|RAM~906_combout\);

-- Location: LCCOMB_X21_Y23_N22
\rw_96x8_sync_u|RAM~909\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~909_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~906_combout\ & (\rw_96x8_sync_u|RAM~908_combout\)) # (!\rw_96x8_sync_u|RAM~906_combout\ & ((\rw_96x8_sync_u|RAM~901_combout\))))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~908_combout\,
	datac => \rw_96x8_sync_u|RAM~901_combout\,
	datad => \rw_96x8_sync_u|RAM~906_combout\,
	combout => \rw_96x8_sync_u|RAM~909_combout\);

-- Location: LCCOMB_X21_Y23_N0
\rw_96x8_sync_u|RAM~910\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~910_combout\ = (\ram_address[3]~4_combout\ & (((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & (\rw_96x8_sync_u|RAM~899_combout\)) # (!\ram_address[2]~5_combout\ & 
-- ((\rw_96x8_sync_u|RAM~909_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~899_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \rw_96x8_sync_u|RAM~909_combout\,
	datad => \ram_address[2]~5_combout\,
	combout => \rw_96x8_sync_u|RAM~910_combout\);

-- Location: LCCOMB_X21_Y23_N14
\rw_96x8_sync_u|RAM~921\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~921_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~910_combout\ & (\rw_96x8_sync_u|RAM~920_combout\)) # (!\rw_96x8_sync_u|RAM~910_combout\ & ((\rw_96x8_sync_u|RAM~889_combout\))))) # (!\ram_address[3]~4_combout\ & 
-- (((\rw_96x8_sync_u|RAM~910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~920_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \rw_96x8_sync_u|RAM~889_combout\,
	datad => \rw_96x8_sync_u|RAM~910_combout\,
	combout => \rw_96x8_sync_u|RAM~921_combout\);

-- Location: LCCOMB_X22_Y21_N4
\rom_address[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rom_address[0]~0_combout\ = (\address[0]~input_o\ & !\address[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \address[0]~input_o\,
	datad => \address[7]~input_o\,
	combout => \rom_address[0]~0_combout\);

-- Location: LCCOMB_X21_Y18_N22
\rom_address[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rom_address[1]~1_combout\ = (\address[1]~input_o\ & !\address[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[1]~input_o\,
	datac => \address[7]~input_o\,
	combout => \rom_address[1]~1_combout\);

-- Location: LCCOMB_X24_Y20_N4
\rom_address[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rom_address[2]~2_combout\ = (!\address[7]~input_o\ & \address[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[7]~input_o\,
	datac => \address[2]~input_o\,
	combout => \rom_address[2]~2_combout\);

-- Location: LCCOMB_X21_Y20_N10
\rom_address[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rom_address[3]~3_combout\ = (\address[3]~input_o\ & !\address[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[3]~input_o\,
	datac => \address[7]~input_o\,
	combout => \rom_address[3]~3_combout\);

-- Location: LCCOMB_X21_Y17_N20
\rom_address[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rom_address[4]~4_combout\ = (!\address[7]~input_o\ & \address[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \address[7]~input_o\,
	datad => \address[4]~input_o\,
	combout => \rom_address[4]~4_combout\);

-- Location: LCCOMB_X21_Y17_N14
\rom_address[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rom_address[5]~5_combout\ = (!\address[7]~input_o\ & \address[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \address[7]~input_o\,
	datad => \address[5]~input_o\,
	combout => \rom_address[5]~5_combout\);

-- Location: LCCOMB_X21_Y17_N8
\rom_address[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rom_address[6]~6_combout\ = (!\address[7]~input_o\ & \address[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \address[7]~input_o\,
	datad => \address[6]~input_o\,
	combout => \rom_address[6]~6_combout\);

-- Location: M9K_X25_Y20_N0
\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280000000270012400480011C00460011400440010C00420020C0097002080096002040089001100088002000087002A80086",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/memory.ram0_rom_128x8_sync_5712ff2d.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom_128x8_sync:rom_128x8_sync_u|altsyncram:ROM_rtl_0|altsyncram_ob71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	portaaddr => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y23_N8
\data_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~0_combout\ = (\address[7]~input_o\ & (!\address[6]~input_o\ & (\rw_96x8_sync_u|RAM~921_combout\))) # (!\address[7]~input_o\ & (((\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \rw_96x8_sync_u|RAM~921_combout\,
	datac => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \address[7]~input_o\,
	combout => \data_out~0_combout\);

-- Location: IOIBUF_X11_Y29_N8
\port_in_13[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(0),
	o => \port_in_13[0]~input_o\);

-- Location: IOIBUF_X9_Y29_N29
\port_in_09[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(0),
	o => \port_in_09[0]~input_o\);

-- Location: IOIBUF_X14_Y29_N8
\port_in_01[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(0),
	o => \port_in_01[0]~input_o\);

-- Location: LCCOMB_X11_Y26_N8
\data_out~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~3_combout\ = (\address[2]~input_o\ & (((\address[3]~input_o\)))) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\port_in_09[0]~input_o\)) # (!\address[3]~input_o\ & ((\port_in_01[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \port_in_09[0]~input_o\,
	datac => \port_in_01[0]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~3_combout\);

-- Location: IOIBUF_X7_Y29_N22
\port_in_05[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(0),
	o => \port_in_05[0]~input_o\);

-- Location: LCCOMB_X11_Y26_N10
\data_out~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~4_combout\ = (\address[2]~input_o\ & ((\data_out~3_combout\ & (\port_in_13[0]~input_o\)) # (!\data_out~3_combout\ & ((\port_in_05[0]~input_o\))))) # (!\address[2]~input_o\ & (((\data_out~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \port_in_13[0]~input_o\,
	datac => \data_out~3_combout\,
	datad => \port_in_05[0]~input_o\,
	combout => \data_out~4_combout\);

-- Location: IOIBUF_X7_Y29_N1
\port_in_15[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(0),
	o => \port_in_15[0]~input_o\);

-- Location: IOIBUF_X11_Y29_N15
\port_in_11[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(0),
	o => \port_in_11[0]~input_o\);

-- Location: IOIBUF_X7_Y29_N29
\port_in_03[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(0),
	o => \port_in_03[0]~input_o\);

-- Location: IOIBUF_X7_Y29_N8
\port_in_07[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(0),
	o => \port_in_07[0]~input_o\);

-- Location: LCCOMB_X11_Y26_N26
\data_out~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~10_combout\ = (\address[2]~input_o\ & (((\port_in_07[0]~input_o\) # (\address[3]~input_o\)))) # (!\address[2]~input_o\ & (\port_in_03[0]~input_o\ & ((!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \port_in_03[0]~input_o\,
	datac => \port_in_07[0]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~10_combout\);

-- Location: LCCOMB_X11_Y26_N28
\data_out~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~11_combout\ = (\data_out~10_combout\ & ((\port_in_15[0]~input_o\) # ((!\address[3]~input_o\)))) # (!\data_out~10_combout\ & (((\port_in_11[0]~input_o\ & \address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[0]~input_o\,
	datab => \port_in_11[0]~input_o\,
	datac => \data_out~10_combout\,
	datad => \address[3]~input_o\,
	combout => \data_out~11_combout\);

-- Location: IOIBUF_X9_Y29_N15
\port_in_10[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(0),
	o => \port_in_10[0]~input_o\);

-- Location: IOIBUF_X14_Y29_N15
\port_in_02[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(0),
	o => \port_in_02[0]~input_o\);

-- Location: IOIBUF_X9_Y29_N1
\port_in_06[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(0),
	o => \port_in_06[0]~input_o\);

-- Location: LCCOMB_X11_Y26_N20
\data_out~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~5_combout\ = (\address[2]~input_o\ & (((\port_in_06[0]~input_o\) # (\address[3]~input_o\)))) # (!\address[2]~input_o\ & (\port_in_02[0]~input_o\ & ((!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \port_in_02[0]~input_o\,
	datac => \port_in_06[0]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~5_combout\);

-- Location: IOIBUF_X14_Y29_N22
\port_in_14[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(0),
	o => \port_in_14[0]~input_o\);

-- Location: LCCOMB_X11_Y26_N30
\data_out~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~6_combout\ = (\data_out~5_combout\ & (((\port_in_14[0]~input_o\) # (!\address[3]~input_o\)))) # (!\data_out~5_combout\ & (\port_in_10[0]~input_o\ & ((\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[0]~input_o\,
	datab => \data_out~5_combout\,
	datac => \port_in_14[0]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~6_combout\);

-- Location: IOIBUF_X41_Y13_N22
\port_in_08[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(0),
	o => \port_in_08[0]~input_o\);

-- Location: IOIBUF_X41_Y10_N8
\port_in_00[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(0),
	o => \port_in_00[0]~input_o\);

-- Location: LCCOMB_X40_Y17_N8
\data_out~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~7_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\port_in_08[0]~input_o\)) # (!\address[3]~input_o\ & ((\port_in_00[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \port_in_08[0]~input_o\,
	datad => \port_in_00[0]~input_o\,
	combout => \data_out~7_combout\);

-- Location: IOIBUF_X41_Y12_N22
\port_in_04[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(0),
	o => \port_in_04[0]~input_o\);

-- Location: IOIBUF_X41_Y14_N22
\port_in_12[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(0),
	o => \port_in_12[0]~input_o\);

-- Location: LCCOMB_X40_Y17_N26
\data_out~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~8_combout\ = (\address[2]~input_o\ & ((\data_out~7_combout\ & ((\port_in_12[0]~input_o\))) # (!\data_out~7_combout\ & (\port_in_04[0]~input_o\)))) # (!\address[2]~input_o\ & (\data_out~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \data_out~7_combout\,
	datac => \port_in_04[0]~input_o\,
	datad => \port_in_12[0]~input_o\,
	combout => \data_out~8_combout\);

-- Location: LCCOMB_X11_Y26_N16
\data_out~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~9_combout\ = (\address[1]~input_o\ & ((\data_out~6_combout\) # ((\address[0]~input_o\)))) # (!\address[1]~input_o\ & (((!\address[0]~input_o\ & \data_out~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~6_combout\,
	datab => \address[1]~input_o\,
	datac => \address[0]~input_o\,
	datad => \data_out~8_combout\,
	combout => \data_out~9_combout\);

-- Location: LCCOMB_X11_Y26_N22
\data_out~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~12_combout\ = (\address[0]~input_o\ & ((\data_out~9_combout\ & ((\data_out~11_combout\))) # (!\data_out~9_combout\ & (\data_out~4_combout\)))) # (!\address[0]~input_o\ & (((\data_out~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~4_combout\,
	datab => \data_out~11_combout\,
	datac => \address[0]~input_o\,
	datad => \data_out~9_combout\,
	combout => \data_out~12_combout\);

-- Location: LCCOMB_X19_Y24_N2
\rw_96x8_sync_u|RAM~1426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1426_combout\ = (\Equal0~0_combout\ & (!\ram_address[5]~0_combout\ & (!\ram_address[1]~1_combout\ & !\ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1426_combout\);

-- Location: LCCOMB_X22_Y22_N26
\rw_96x8_sync_u|RAM~1476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1476_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1426_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1426_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1476_combout\);

-- Location: FF_X22_Y18_N11
\rw_96x8_sync_u|RAM~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~592_q\);

-- Location: LCCOMB_X19_Y24_N30
\rw_96x8_sync_u|RAM~1422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1422_combout\ = (\Equal0~0_combout\ & (!\ram_address[5]~0_combout\ & (!\ram_address[1]~1_combout\ & \ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1422_combout\);

-- Location: LCCOMB_X23_Y19_N8
\rw_96x8_sync_u|RAM~1475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1475_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1422_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1422_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1475_combout\);

-- Location: FF_X22_Y18_N9
\rw_96x8_sync_u|RAM~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~600_q\);

-- Location: LCCOMB_X22_Y18_N10
\rw_96x8_sync_u|RAM~932\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~932_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~600_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~592_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~592_q\,
	datad => \rw_96x8_sync_u|RAM~600_q\,
	combout => \rw_96x8_sync_u|RAM~932_combout\);

-- Location: LCCOMB_X19_Y24_N20
\rw_96x8_sync_u|RAM~1428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1428_combout\ = (\Equal0~0_combout\ & (!\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\ & \ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1428_combout\);

-- Location: LCCOMB_X23_Y19_N26
\rw_96x8_sync_u|RAM~1477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1477_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1428_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1428_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1477_combout\);

-- Location: FF_X23_Y18_N11
\rw_96x8_sync_u|RAM~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~616_q\);

-- Location: LCCOMB_X23_Y18_N0
\rw_96x8_sync_u|RAM~608feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~608feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~608feeder_combout\);

-- Location: LCCOMB_X19_Y24_N16
\rw_96x8_sync_u|RAM~1424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1424_combout\ = (\Equal0~0_combout\ & (!\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\ & !\ram_address[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1424_combout\);

-- Location: LCCOMB_X22_Y22_N16
\rw_96x8_sync_u|RAM~1474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1474_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1424_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1424_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1474_combout\);

-- Location: FF_X23_Y18_N1
\rw_96x8_sync_u|RAM~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~608feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~608_q\);

-- Location: LCCOMB_X23_Y18_N10
\rw_96x8_sync_u|RAM~933\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~933_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~932_combout\ & (\rw_96x8_sync_u|RAM~616_q\)) # (!\rw_96x8_sync_u|RAM~932_combout\ & ((\rw_96x8_sync_u|RAM~608_q\))))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~932_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~932_combout\,
	datac => \rw_96x8_sync_u|RAM~616_q\,
	datad => \rw_96x8_sync_u|RAM~608_q\,
	combout => \rw_96x8_sync_u|RAM~933_combout\);

-- Location: LCCOMB_X22_Y22_N18
\rw_96x8_sync_u|RAM~1484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1484_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1426_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1426_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1484_combout\);

-- Location: FF_X24_Y21_N3
\rw_96x8_sync_u|RAM~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~528_q\);

-- Location: LCCOMB_X23_Y19_N16
\rw_96x8_sync_u|RAM~1483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1483_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1422_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1422_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1483_combout\);

-- Location: FF_X24_Y21_N1
\rw_96x8_sync_u|RAM~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~536_q\);

-- Location: LCCOMB_X24_Y21_N2
\rw_96x8_sync_u|RAM~936\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~936_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~536_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~528_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~528_q\,
	datad => \rw_96x8_sync_u|RAM~536_q\,
	combout => \rw_96x8_sync_u|RAM~936_combout\);

-- Location: LCCOMB_X23_Y19_N18
\rw_96x8_sync_u|RAM~1485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1485_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1428_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1428_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1485_combout\);

-- Location: FF_X23_Y21_N27
\rw_96x8_sync_u|RAM~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~552_q\);

-- Location: LCCOMB_X22_Y22_N24
\rw_96x8_sync_u|RAM~1482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1482_combout\ = (\rw_96x8_sync_u|RAM~1385_combout\ & (\rw_96x8_sync_u|RAM~1424_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1385_combout\,
	datab => \rw_96x8_sync_u|RAM~1424_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1482_combout\);

-- Location: FF_X23_Y21_N1
\rw_96x8_sync_u|RAM~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~544_q\);

-- Location: LCCOMB_X23_Y21_N26
\rw_96x8_sync_u|RAM~937\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~937_combout\ = (\rw_96x8_sync_u|RAM~936_combout\ & (((\rw_96x8_sync_u|RAM~552_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~936_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~544_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~936_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~552_q\,
	datad => \rw_96x8_sync_u|RAM~544_q\,
	combout => \rw_96x8_sync_u|RAM~937_combout\);

-- Location: LCCOMB_X22_Y22_N14
\rw_96x8_sync_u|RAM~1480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1480_combout\ = (\rw_96x8_sync_u|RAM~1426_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1426_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1480_combout\);

-- Location: FF_X26_Y19_N11
\rw_96x8_sync_u|RAM~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~560_q\);

-- Location: LCCOMB_X22_Y22_N12
\rw_96x8_sync_u|RAM~1479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1479_combout\ = (\rw_96x8_sync_u|RAM~1424_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1424_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1479_combout\);

-- Location: FF_X26_Y19_N1
\rw_96x8_sync_u|RAM~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~576_q\);

-- Location: LCCOMB_X26_Y19_N10
\rw_96x8_sync_u|RAM~934\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~934_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~576_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~560_q\,
	datad => \rw_96x8_sync_u|RAM~576_q\,
	combout => \rw_96x8_sync_u|RAM~934_combout\);

-- Location: LCCOMB_X23_Y19_N30
\rw_96x8_sync_u|RAM~1481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1481_combout\ = (\rw_96x8_sync_u|RAM~1428_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[7]~input_o\) # (!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1428_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1481_combout\);

-- Location: FF_X24_Y19_N27
\rw_96x8_sync_u|RAM~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~584_q\);

-- Location: LCCOMB_X24_Y19_N0
\rw_96x8_sync_u|RAM~568feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~568feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~568feeder_combout\);

-- Location: LCCOMB_X23_Y19_N28
\rw_96x8_sync_u|RAM~1478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1478_combout\ = (\rw_96x8_sync_u|RAM~1422_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & ((!\address[3]~input_o\) # (!\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1422_combout\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1478_combout\);

-- Location: FF_X24_Y19_N1
\rw_96x8_sync_u|RAM~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~568feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~568_q\);

-- Location: LCCOMB_X24_Y19_N26
\rw_96x8_sync_u|RAM~935\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~935_combout\ = (\rw_96x8_sync_u|RAM~934_combout\ & (((\rw_96x8_sync_u|RAM~584_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~934_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~568_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~934_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~584_q\,
	datad => \rw_96x8_sync_u|RAM~568_q\,
	combout => \rw_96x8_sync_u|RAM~935_combout\);

-- Location: LCCOMB_X22_Y20_N16
\rw_96x8_sync_u|RAM~938\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~938_combout\ = (\ram_address[2]~5_combout\ & (((\ram_address[3]~4_combout\) # (\rw_96x8_sync_u|RAM~935_combout\)))) # (!\ram_address[2]~5_combout\ & (\rw_96x8_sync_u|RAM~937_combout\ & (!\ram_address[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~937_combout\,
	datab => \ram_address[2]~5_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \rw_96x8_sync_u|RAM~935_combout\,
	combout => \rw_96x8_sync_u|RAM~938_combout\);

-- Location: LCCOMB_X23_Y20_N16
\rw_96x8_sync_u|RAM~632feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~632feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~632feeder_combout\);

-- Location: LCCOMB_X23_Y19_N12
\rw_96x8_sync_u|RAM~1486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1486_combout\ = (\rw_96x8_sync_u|RAM~1422_combout\ & (\rw_96x8_sync_u|RAM~1399_combout\ & (\address[7]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1422_combout\,
	datab => \rw_96x8_sync_u|RAM~1399_combout\,
	datac => \address[7]~input_o\,
	datad => \address[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1486_combout\);

-- Location: FF_X23_Y20_N17
\rw_96x8_sync_u|RAM~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~632feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~632_q\);

-- Location: LCCOMB_X23_Y19_N6
\rw_96x8_sync_u|RAM~1489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1489_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1428_combout\ & (\address[7]~input_o\ & \rw_96x8_sync_u|RAM~1399_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1428_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1489_combout\);

-- Location: FF_X23_Y20_N19
\rw_96x8_sync_u|RAM~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~648_q\);

-- Location: LCCOMB_X22_Y22_N6
\rw_96x8_sync_u|RAM~1488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1488_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1426_combout\ & (\address[7]~input_o\ & \rw_96x8_sync_u|RAM~1399_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1426_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1488_combout\);

-- Location: FF_X26_Y20_N19
\rw_96x8_sync_u|RAM~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~624_q\);

-- Location: LCCOMB_X22_Y22_N28
\rw_96x8_sync_u|RAM~1487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1487_combout\ = (\address[3]~input_o\ & (\rw_96x8_sync_u|RAM~1424_combout\ & (\address[7]~input_o\ & \rw_96x8_sync_u|RAM~1399_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1424_combout\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1399_combout\,
	combout => \rw_96x8_sync_u|RAM~1487_combout\);

-- Location: FF_X26_Y20_N25
\rw_96x8_sync_u|RAM~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~640_q\);

-- Location: LCCOMB_X26_Y20_N18
\rw_96x8_sync_u|RAM~939\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~939_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~640_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~624_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~624_q\,
	datad => \rw_96x8_sync_u|RAM~640_q\,
	combout => \rw_96x8_sync_u|RAM~939_combout\);

-- Location: LCCOMB_X23_Y20_N18
\rw_96x8_sync_u|RAM~940\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~940_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~939_combout\ & ((\rw_96x8_sync_u|RAM~648_q\))) # (!\rw_96x8_sync_u|RAM~939_combout\ & (\rw_96x8_sync_u|RAM~632_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~632_q\,
	datac => \rw_96x8_sync_u|RAM~648_q\,
	datad => \rw_96x8_sync_u|RAM~939_combout\,
	combout => \rw_96x8_sync_u|RAM~940_combout\);

-- Location: LCCOMB_X22_Y20_N10
\rw_96x8_sync_u|RAM~941\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~941_combout\ = (\rw_96x8_sync_u|RAM~938_combout\ & (((\rw_96x8_sync_u|RAM~940_combout\) # (!\ram_address[3]~4_combout\)))) # (!\rw_96x8_sync_u|RAM~938_combout\ & (\rw_96x8_sync_u|RAM~933_combout\ & (\ram_address[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~933_combout\,
	datab => \rw_96x8_sync_u|RAM~938_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \rw_96x8_sync_u|RAM~940_combout\,
	combout => \rw_96x8_sync_u|RAM~941_combout\);

-- Location: LCCOMB_X24_Y20_N0
\data_out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~1_combout\ = (!\address[5]~input_o\ & (\address[7]~input_o\ & \address[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \address[6]~input_o\,
	combout => \data_out~1_combout\);

-- Location: LCCOMB_X20_Y20_N0
\rw_96x8_sync_u|RAM~1436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1436_combout\ = (\rw_96x8_sync_u|RAM~1404_combout\ & \rw_96x8_sync_u|RAM~1426_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1404_combout\,
	datad => \rw_96x8_sync_u|RAM~1426_combout\,
	combout => \rw_96x8_sync_u|RAM~1436_combout\);

-- Location: FF_X26_Y21_N3
\rw_96x8_sync_u|RAM~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~656_q\);

-- Location: LCCOMB_X20_Y20_N22
\rw_96x8_sync_u|RAM~1435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1435_combout\ = (\rw_96x8_sync_u|RAM~1404_combout\ & \rw_96x8_sync_u|RAM~1422_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1404_combout\,
	datac => \rw_96x8_sync_u|RAM~1422_combout\,
	combout => \rw_96x8_sync_u|RAM~1435_combout\);

-- Location: FF_X26_Y21_N1
\rw_96x8_sync_u|RAM~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~664_q\);

-- Location: LCCOMB_X26_Y21_N2
\rw_96x8_sync_u|RAM~926\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~926_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~664_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~656_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~656_q\,
	datad => \rw_96x8_sync_u|RAM~664_q\,
	combout => \rw_96x8_sync_u|RAM~926_combout\);

-- Location: LCCOMB_X19_Y22_N4
\rw_96x8_sync_u|RAM~1437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1437_combout\ = (\rw_96x8_sync_u|RAM~1428_combout\ & \rw_96x8_sync_u|RAM~1404_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1428_combout\,
	datac => \rw_96x8_sync_u|RAM~1404_combout\,
	combout => \rw_96x8_sync_u|RAM~1437_combout\);

-- Location: FF_X26_Y22_N19
\rw_96x8_sync_u|RAM~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~680_q\);

-- Location: LCCOMB_X26_Y22_N24
\rw_96x8_sync_u|RAM~672feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~672feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~672feeder_combout\);

-- Location: LCCOMB_X20_Y20_N12
\rw_96x8_sync_u|RAM~1434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1434_combout\ = (\rw_96x8_sync_u|RAM~1424_combout\ & \rw_96x8_sync_u|RAM~1404_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1424_combout\,
	datac => \rw_96x8_sync_u|RAM~1404_combout\,
	combout => \rw_96x8_sync_u|RAM~1434_combout\);

-- Location: FF_X26_Y22_N25
\rw_96x8_sync_u|RAM~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~672feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~672_q\);

-- Location: LCCOMB_X26_Y22_N18
\rw_96x8_sync_u|RAM~927\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~927_combout\ = (\rw_96x8_sync_u|RAM~926_combout\ & (((\rw_96x8_sync_u|RAM~680_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~926_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~672_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~926_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~680_q\,
	datad => \rw_96x8_sync_u|RAM~672_q\,
	combout => \rw_96x8_sync_u|RAM~927_combout\);

-- Location: LCCOMB_X20_Y20_N2
\rw_96x8_sync_u|RAM~1432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1432_combout\ = (\rw_96x8_sync_u|RAM~1426_combout\ & \rw_96x8_sync_u|RAM~1377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1426_combout\,
	datad => \rw_96x8_sync_u|RAM~1377_combout\,
	combout => \rw_96x8_sync_u|RAM~1432_combout\);

-- Location: FF_X24_Y22_N11
\rw_96x8_sync_u|RAM~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~720_q\);

-- Location: LCCOMB_X24_Y22_N0
\rw_96x8_sync_u|RAM~728feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~728feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \rw_96x8_sync_u|RAM~728feeder_combout\);

-- Location: LCCOMB_X20_Y20_N24
\rw_96x8_sync_u|RAM~1431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1431_combout\ = (\rw_96x8_sync_u|RAM~1422_combout\ & \rw_96x8_sync_u|RAM~1377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1422_combout\,
	datad => \rw_96x8_sync_u|RAM~1377_combout\,
	combout => \rw_96x8_sync_u|RAM~1431_combout\);

-- Location: FF_X24_Y22_N1
\rw_96x8_sync_u|RAM~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~728feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~728_q\);

-- Location: LCCOMB_X24_Y22_N10
\rw_96x8_sync_u|RAM~924\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~924_combout\ = (\ram_address[1]~1_combout\ & (\ram_address[0]~3_combout\)) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~728_q\))) # (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~720_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~720_q\,
	datad => \rw_96x8_sync_u|RAM~728_q\,
	combout => \rw_96x8_sync_u|RAM~924_combout\);

-- Location: LCCOMB_X19_Y22_N10
\rw_96x8_sync_u|RAM~1433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1433_combout\ = (\rw_96x8_sync_u|RAM~1428_combout\ & \rw_96x8_sync_u|RAM~1377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1428_combout\,
	datac => \rw_96x8_sync_u|RAM~1377_combout\,
	combout => \rw_96x8_sync_u|RAM~1433_combout\);

-- Location: FF_X23_Y22_N11
\rw_96x8_sync_u|RAM~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~744_q\);

-- Location: LCCOMB_X20_Y20_N6
\rw_96x8_sync_u|RAM~1430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1430_combout\ = (\rw_96x8_sync_u|RAM~1424_combout\ & \rw_96x8_sync_u|RAM~1377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1424_combout\,
	datad => \rw_96x8_sync_u|RAM~1377_combout\,
	combout => \rw_96x8_sync_u|RAM~1430_combout\);

-- Location: FF_X23_Y22_N25
\rw_96x8_sync_u|RAM~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~736_q\);

-- Location: LCCOMB_X23_Y22_N10
\rw_96x8_sync_u|RAM~925\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~925_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~924_combout\ & (\rw_96x8_sync_u|RAM~744_q\)) # (!\rw_96x8_sync_u|RAM~924_combout\ & ((\rw_96x8_sync_u|RAM~736_q\))))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~924_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~924_combout\,
	datac => \rw_96x8_sync_u|RAM~744_q\,
	datad => \rw_96x8_sync_u|RAM~736_q\,
	combout => \rw_96x8_sync_u|RAM~925_combout\);

-- Location: LCCOMB_X22_Y20_N28
\rw_96x8_sync_u|RAM~928\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~928_combout\ = (\ram_address[2]~5_combout\ & (((\ram_address[3]~4_combout\)))) # (!\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~925_combout\))) # (!\ram_address[3]~4_combout\ & 
-- (\rw_96x8_sync_u|RAM~927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~927_combout\,
	datab => \ram_address[2]~5_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \rw_96x8_sync_u|RAM~925_combout\,
	combout => \rw_96x8_sync_u|RAM~928_combout\);

-- Location: LCCOMB_X20_Y20_N20
\rw_96x8_sync_u|RAM~1439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1439_combout\ = (\rw_96x8_sync_u|RAM~1424_combout\ & \rw_96x8_sync_u|RAM~1413_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1424_combout\,
	datac => \rw_96x8_sync_u|RAM~1413_combout\,
	combout => \rw_96x8_sync_u|RAM~1439_combout\);

-- Location: FF_X16_Y16_N1
\rw_96x8_sync_u|RAM~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~768_q\);

-- Location: LCCOMB_X20_Y20_N30
\rw_96x8_sync_u|RAM~1440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1440_combout\ = (\rw_96x8_sync_u|RAM~1413_combout\ & \rw_96x8_sync_u|RAM~1426_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1413_combout\,
	datad => \rw_96x8_sync_u|RAM~1426_combout\,
	combout => \rw_96x8_sync_u|RAM~1440_combout\);

-- Location: FF_X16_Y16_N19
\rw_96x8_sync_u|RAM~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~752_q\);

-- Location: LCCOMB_X16_Y16_N18
\rw_96x8_sync_u|RAM~929\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~929_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~768_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~752_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~768_q\,
	datac => \rw_96x8_sync_u|RAM~752_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~929_combout\);

-- Location: LCCOMB_X20_Y20_N18
\rw_96x8_sync_u|RAM~1438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1438_combout\ = (\rw_96x8_sync_u|RAM~1413_combout\ & \rw_96x8_sync_u|RAM~1422_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1413_combout\,
	datac => \rw_96x8_sync_u|RAM~1422_combout\,
	combout => \rw_96x8_sync_u|RAM~1438_combout\);

-- Location: FF_X17_Y16_N9
\rw_96x8_sync_u|RAM~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~760_q\);

-- Location: LCCOMB_X19_Y22_N22
\rw_96x8_sync_u|RAM~1441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1441_combout\ = (\rw_96x8_sync_u|RAM~1428_combout\ & \rw_96x8_sync_u|RAM~1413_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1428_combout\,
	datac => \rw_96x8_sync_u|RAM~1413_combout\,
	combout => \rw_96x8_sync_u|RAM~1441_combout\);

-- Location: FF_X17_Y16_N3
\rw_96x8_sync_u|RAM~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~776_q\);

-- Location: LCCOMB_X17_Y16_N2
\rw_96x8_sync_u|RAM~930\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~930_combout\ = (\rw_96x8_sync_u|RAM~929_combout\ & (((\rw_96x8_sync_u|RAM~776_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~929_combout\ & (\rw_96x8_sync_u|RAM~760_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~929_combout\,
	datab => \rw_96x8_sync_u|RAM~760_q\,
	datac => \rw_96x8_sync_u|RAM~776_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~930_combout\);

-- Location: LCCOMB_X20_Y20_N28
\rw_96x8_sync_u|RAM~1427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1427_combout\ = (\rw_96x8_sync_u|RAM~1426_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1426_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1427_combout\);

-- Location: FF_X16_Y20_N11
\rw_96x8_sync_u|RAM~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~688_q\);

-- Location: LCCOMB_X20_Y20_N10
\rw_96x8_sync_u|RAM~1425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1425_combout\ = (\rw_96x8_sync_u|RAM~1424_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1424_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1425_combout\);

-- Location: FF_X16_Y20_N1
\rw_96x8_sync_u|RAM~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~704_q\);

-- Location: LCCOMB_X16_Y20_N10
\rw_96x8_sync_u|RAM~922\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~922_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~704_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~688_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~688_q\,
	datad => \rw_96x8_sync_u|RAM~704_q\,
	combout => \rw_96x8_sync_u|RAM~922_combout\);

-- Location: LCCOMB_X20_Y20_N16
\rw_96x8_sync_u|RAM~1423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1423_combout\ = (\rw_96x8_sync_u|RAM~1422_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rw_96x8_sync_u|RAM~1422_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1423_combout\);

-- Location: FF_X22_Y20_N9
\rw_96x8_sync_u|RAM~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~696_q\);

-- Location: LCCOMB_X19_Y22_N16
\rw_96x8_sync_u|RAM~1429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1429_combout\ = (\rw_96x8_sync_u|RAM~1428_combout\ & \rw_96x8_sync_u|RAM~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rw_96x8_sync_u|RAM~1428_combout\,
	datad => \rw_96x8_sync_u|RAM~1394_combout\,
	combout => \rw_96x8_sync_u|RAM~1429_combout\);

-- Location: FF_X22_Y20_N3
\rw_96x8_sync_u|RAM~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~712_q\);

-- Location: LCCOMB_X22_Y20_N2
\rw_96x8_sync_u|RAM~923\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~923_combout\ = (\rw_96x8_sync_u|RAM~922_combout\ & (((\rw_96x8_sync_u|RAM~712_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~922_combout\ & (\rw_96x8_sync_u|RAM~696_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~922_combout\,
	datab => \rw_96x8_sync_u|RAM~696_q\,
	datac => \rw_96x8_sync_u|RAM~712_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~923_combout\);

-- Location: LCCOMB_X22_Y20_N22
\rw_96x8_sync_u|RAM~931\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~931_combout\ = (\rw_96x8_sync_u|RAM~928_combout\ & (((\rw_96x8_sync_u|RAM~930_combout\)) # (!\ram_address[2]~5_combout\))) # (!\rw_96x8_sync_u|RAM~928_combout\ & (\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~928_combout\,
	datab => \ram_address[2]~5_combout\,
	datac => \rw_96x8_sync_u|RAM~930_combout\,
	datad => \rw_96x8_sync_u|RAM~923_combout\,
	combout => \rw_96x8_sync_u|RAM~931_combout\);

-- Location: LCCOMB_X22_Y20_N4
\data_out~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~2_combout\ = (\data_out~1_combout\ & ((\address[4]~input_o\ & ((\rw_96x8_sync_u|RAM~931_combout\))) # (!\address[4]~input_o\ & (\rw_96x8_sync_u|RAM~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~941_combout\,
	datab => \data_out~1_combout\,
	datac => \rw_96x8_sync_u|RAM~931_combout\,
	datad => \address[4]~input_o\,
	combout => \data_out~2_combout\);

-- Location: LCCOMB_X21_Y23_N26
\data_out~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~14_combout\ = (\data_out~0_combout\) # ((\data_out~2_combout\) # ((\data_out~13_combout\ & \data_out~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~13_combout\,
	datab => \data_out~0_combout\,
	datac => \data_out~12_combout\,
	datad => \data_out~2_combout\,
	combout => \data_out~14_combout\);

-- Location: IOIBUF_X0_Y25_N1
\data_in[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(1),
	o => \data_in[1]~input_o\);

-- Location: LCCOMB_X16_Y25_N22
\rw_96x8_sync_u|RAM~1491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1491_combout\ = !\data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1491_combout\);

-- Location: FF_X16_Y25_N23
\rw_96x8_sync_u|RAM~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~1491_combout\,
	ena => \rw_96x8_sync_u|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~25_q\);

-- Location: FF_X16_Y25_N21
\rw_96x8_sync_u|RAM~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~41_q\);

-- Location: LCCOMB_X16_Y25_N20
\rw_96x8_sync_u|RAM~964\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~964_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~41_q\))) # (!\ram_address[1]~1_combout\ & 
-- (!\rw_96x8_sync_u|RAM~25_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~25_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~41_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~964_combout\);

-- Location: FF_X17_Y25_N31
\rw_96x8_sync_u|RAM~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~297_q\);

-- Location: FF_X17_Y25_N13
\rw_96x8_sync_u|RAM~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~281_q\);

-- Location: LCCOMB_X17_Y25_N30
\rw_96x8_sync_u|RAM~965\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~965_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~964_combout\ & (\rw_96x8_sync_u|RAM~297_q\)) # (!\rw_96x8_sync_u|RAM~964_combout\ & ((\rw_96x8_sync_u|RAM~281_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~964_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~964_combout\,
	datac => \rw_96x8_sync_u|RAM~297_q\,
	datad => \rw_96x8_sync_u|RAM~281_q\,
	combout => \rw_96x8_sync_u|RAM~965_combout\);

-- Location: LCCOMB_X16_Y23_N22
\rw_96x8_sync_u|RAM~1492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1492_combout\ = !\data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1492_combout\);

-- Location: FF_X16_Y23_N23
\rw_96x8_sync_u|RAM~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~1492_combout\,
	ena => \rw_96x8_sync_u|RAM~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~17_q\);

-- Location: FF_X16_Y23_N21
\rw_96x8_sync_u|RAM~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~33_q\);

-- Location: LCCOMB_X16_Y23_N20
\rw_96x8_sync_u|RAM~966\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~966_combout\ = (\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~33_q\) # (\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (!\rw_96x8_sync_u|RAM~17_q\ & ((!\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~17_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~33_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~966_combout\);

-- Location: FF_X17_Y23_N7
\rw_96x8_sync_u|RAM~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~289_q\);

-- Location: FF_X17_Y23_N21
\rw_96x8_sync_u|RAM~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~273_q\);

-- Location: LCCOMB_X17_Y23_N6
\rw_96x8_sync_u|RAM~967\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~967_combout\ = (\rw_96x8_sync_u|RAM~966_combout\ & (((\rw_96x8_sync_u|RAM~289_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~966_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~273_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~966_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~289_q\,
	datad => \rw_96x8_sync_u|RAM~273_q\,
	combout => \rw_96x8_sync_u|RAM~967_combout\);

-- Location: LCCOMB_X20_Y24_N26
\rw_96x8_sync_u|RAM~968\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~968_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~965_combout\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~967_combout\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~965_combout\,
	datab => \rw_96x8_sync_u|RAM~967_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~968_combout\);

-- Location: FF_X19_Y23_N29
\rw_96x8_sync_u|RAM~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~161_q\);

-- Location: FF_X19_Y23_N15
\rw_96x8_sync_u|RAM~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~145_q\);

-- Location: LCCOMB_X19_Y23_N14
\rw_96x8_sync_u|RAM~962\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~962_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~161_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~145_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~161_q\,
	datac => \rw_96x8_sync_u|RAM~145_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~962_combout\);

-- Location: FF_X20_Y23_N21
\rw_96x8_sync_u|RAM~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~401_q\);

-- Location: FF_X20_Y23_N23
\rw_96x8_sync_u|RAM~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~417_q\);

-- Location: LCCOMB_X20_Y23_N22
\rw_96x8_sync_u|RAM~963\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~963_combout\ = (\rw_96x8_sync_u|RAM~962_combout\ & (((\rw_96x8_sync_u|RAM~417_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~962_combout\ & (\rw_96x8_sync_u|RAM~401_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~962_combout\,
	datab => \rw_96x8_sync_u|RAM~401_q\,
	datac => \rw_96x8_sync_u|RAM~417_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~963_combout\);

-- Location: FF_X20_Y25_N29
\rw_96x8_sync_u|RAM~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~409_q\);

-- Location: FF_X20_Y25_N31
\rw_96x8_sync_u|RAM~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~425_q\);

-- Location: FF_X19_Y25_N29
\rw_96x8_sync_u|RAM~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~169_q\);

-- Location: FF_X19_Y25_N15
\rw_96x8_sync_u|RAM~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~153_q\);

-- Location: LCCOMB_X19_Y25_N14
\rw_96x8_sync_u|RAM~969\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~969_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~169_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~153_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~169_q\,
	datac => \rw_96x8_sync_u|RAM~153_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~969_combout\);

-- Location: LCCOMB_X20_Y25_N30
\rw_96x8_sync_u|RAM~970\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~970_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~969_combout\ & ((\rw_96x8_sync_u|RAM~425_q\))) # (!\rw_96x8_sync_u|RAM~969_combout\ & (\rw_96x8_sync_u|RAM~409_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~409_q\,
	datac => \rw_96x8_sync_u|RAM~425_q\,
	datad => \rw_96x8_sync_u|RAM~969_combout\,
	combout => \rw_96x8_sync_u|RAM~970_combout\);

-- Location: LCCOMB_X20_Y24_N12
\rw_96x8_sync_u|RAM~971\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~971_combout\ = (\rw_96x8_sync_u|RAM~968_combout\ & (((\rw_96x8_sync_u|RAM~970_combout\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~968_combout\ & (\rw_96x8_sync_u|RAM~963_combout\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~968_combout\,
	datab => \rw_96x8_sync_u|RAM~963_combout\,
	datac => \rw_96x8_sync_u|RAM~970_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~971_combout\);

-- Location: FF_X22_Y25_N29
\rw_96x8_sync_u|RAM~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~209_q\);

-- Location: FF_X21_Y25_N11
\rw_96x8_sync_u|RAM~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~225_q\);

-- Location: LCCOMB_X22_Y25_N28
\rw_96x8_sync_u|RAM~952\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~952_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~225_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~209_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~209_q\,
	datad => \rw_96x8_sync_u|RAM~225_q\,
	combout => \rw_96x8_sync_u|RAM~952_combout\);

-- Location: FF_X21_Y25_N21
\rw_96x8_sync_u|RAM~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~481_q\);

-- Location: FF_X22_Y25_N3
\rw_96x8_sync_u|RAM~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~465_q\);

-- Location: LCCOMB_X21_Y25_N20
\rw_96x8_sync_u|RAM~953\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~953_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~952_combout\ & (\rw_96x8_sync_u|RAM~481_q\)) # (!\rw_96x8_sync_u|RAM~952_combout\ & ((\rw_96x8_sync_u|RAM~465_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~952_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~952_combout\,
	datac => \rw_96x8_sync_u|RAM~481_q\,
	datad => \rw_96x8_sync_u|RAM~465_q\,
	combout => \rw_96x8_sync_u|RAM~953_combout\);

-- Location: LCCOMB_X20_Y27_N12
\rw_96x8_sync_u|RAM~345feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~345feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~345feeder_combout\);

-- Location: FF_X20_Y27_N13
\rw_96x8_sync_u|RAM~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~345feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~345_q\);

-- Location: FF_X20_Y27_N23
\rw_96x8_sync_u|RAM~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~89_q\);

-- Location: FF_X21_Y27_N29
\rw_96x8_sync_u|RAM~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~105_q\);

-- Location: LCCOMB_X20_Y27_N22
\rw_96x8_sync_u|RAM~954\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~954_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~105_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~89_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~89_q\,
	datad => \rw_96x8_sync_u|RAM~105_q\,
	combout => \rw_96x8_sync_u|RAM~954_combout\);

-- Location: FF_X21_Y27_N7
\rw_96x8_sync_u|RAM~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~361_q\);

-- Location: LCCOMB_X21_Y27_N6
\rw_96x8_sync_u|RAM~955\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~955_combout\ = (\rw_96x8_sync_u|RAM~954_combout\ & (((\rw_96x8_sync_u|RAM~361_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~954_combout\ & (\rw_96x8_sync_u|RAM~345_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~345_q\,
	datab => \rw_96x8_sync_u|RAM~954_combout\,
	datac => \rw_96x8_sync_u|RAM~361_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~955_combout\);

-- Location: FF_X23_Y24_N13
\rw_96x8_sync_u|RAM~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~337_q\);

-- Location: FF_X22_Y24_N15
\rw_96x8_sync_u|RAM~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~353_q\);

-- Location: FF_X23_Y24_N7
\rw_96x8_sync_u|RAM~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~81_q\);

-- Location: FF_X22_Y24_N21
\rw_96x8_sync_u|RAM~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~97_q\);

-- Location: LCCOMB_X23_Y24_N6
\rw_96x8_sync_u|RAM~956\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~956_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[5]~0_combout\) # ((\rw_96x8_sync_u|RAM~97_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~81_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~81_q\,
	datad => \rw_96x8_sync_u|RAM~97_q\,
	combout => \rw_96x8_sync_u|RAM~956_combout\);

-- Location: LCCOMB_X22_Y24_N14
\rw_96x8_sync_u|RAM~957\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~957_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~956_combout\ & ((\rw_96x8_sync_u|RAM~353_q\))) # (!\rw_96x8_sync_u|RAM~956_combout\ & (\rw_96x8_sync_u|RAM~337_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~337_q\,
	datac => \rw_96x8_sync_u|RAM~353_q\,
	datad => \rw_96x8_sync_u|RAM~956_combout\,
	combout => \rw_96x8_sync_u|RAM~957_combout\);

-- Location: LCCOMB_X20_Y24_N14
\rw_96x8_sync_u|RAM~958\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~958_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~955_combout\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~957_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~955_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \rw_96x8_sync_u|RAM~957_combout\,
	combout => \rw_96x8_sync_u|RAM~958_combout\);

-- Location: FF_X20_Y26_N5
\rw_96x8_sync_u|RAM~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~233_q\);

-- Location: FF_X20_Y26_N7
\rw_96x8_sync_u|RAM~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~217_q\);

-- Location: LCCOMB_X20_Y26_N6
\rw_96x8_sync_u|RAM~959\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~959_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~233_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~217_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~233_q\,
	datac => \rw_96x8_sync_u|RAM~217_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~959_combout\);

-- Location: FF_X17_Y26_N23
\rw_96x8_sync_u|RAM~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~489_q\);

-- Location: FF_X17_Y26_N13
\rw_96x8_sync_u|RAM~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~473_q\);

-- Location: LCCOMB_X17_Y26_N22
\rw_96x8_sync_u|RAM~960\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~960_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~959_combout\ & (\rw_96x8_sync_u|RAM~489_q\)) # (!\rw_96x8_sync_u|RAM~959_combout\ & ((\rw_96x8_sync_u|RAM~473_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~959_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~959_combout\,
	datac => \rw_96x8_sync_u|RAM~489_q\,
	datad => \rw_96x8_sync_u|RAM~473_q\,
	combout => \rw_96x8_sync_u|RAM~960_combout\);

-- Location: LCCOMB_X20_Y24_N16
\rw_96x8_sync_u|RAM~961\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~961_combout\ = (\rw_96x8_sync_u|RAM~958_combout\ & (((\rw_96x8_sync_u|RAM~960_combout\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~958_combout\ & (\rw_96x8_sync_u|RAM~953_combout\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~953_combout\,
	datab => \rw_96x8_sync_u|RAM~958_combout\,
	datac => \rw_96x8_sync_u|RAM~960_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~961_combout\);

-- Location: LCCOMB_X20_Y24_N22
\rw_96x8_sync_u|RAM~972\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~972_combout\ = (\ram_address[2]~5_combout\ & (((\ram_address[3]~4_combout\)))) # (!\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~961_combout\))) # (!\ram_address[3]~4_combout\ & 
-- (\rw_96x8_sync_u|RAM~971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~971_combout\,
	datab => \rw_96x8_sync_u|RAM~961_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \ram_address[3]~4_combout\,
	combout => \rw_96x8_sync_u|RAM~972_combout\);

-- Location: FF_X19_Y21_N21
\rw_96x8_sync_u|RAM~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~497_q\);

-- Location: FF_X20_Y21_N5
\rw_96x8_sync_u|RAM~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~505_q\);

-- Location: FF_X20_Y18_N5
\rw_96x8_sync_u|RAM~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~249_q\);

-- Location: FF_X19_Y21_N31
\rw_96x8_sync_u|RAM~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~241_q\);

-- Location: LCCOMB_X19_Y21_N30
\rw_96x8_sync_u|RAM~973\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~973_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~249_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~241_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~249_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~241_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~973_combout\);

-- Location: LCCOMB_X20_Y21_N4
\rw_96x8_sync_u|RAM~974\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~974_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~973_combout\ & ((\rw_96x8_sync_u|RAM~505_q\))) # (!\rw_96x8_sync_u|RAM~973_combout\ & (\rw_96x8_sync_u|RAM~497_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~497_q\,
	datac => \rw_96x8_sync_u|RAM~505_q\,
	datad => \rw_96x8_sync_u|RAM~973_combout\,
	combout => \rw_96x8_sync_u|RAM~974_combout\);

-- Location: FF_X21_Y21_N13
\rw_96x8_sync_u|RAM~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~513_q\);

-- Location: FF_X20_Y21_N23
\rw_96x8_sync_u|RAM~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~521_q\);

-- Location: FF_X20_Y18_N23
\rw_96x8_sync_u|RAM~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~265_q\);

-- Location: FF_X21_Y21_N7
\rw_96x8_sync_u|RAM~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~257_q\);

-- Location: LCCOMB_X21_Y21_N6
\rw_96x8_sync_u|RAM~980\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~980_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~265_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~257_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~265_q\,
	datac => \rw_96x8_sync_u|RAM~257_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~980_combout\);

-- Location: LCCOMB_X20_Y21_N22
\rw_96x8_sync_u|RAM~981\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~981_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~980_combout\ & ((\rw_96x8_sync_u|RAM~521_q\))) # (!\rw_96x8_sync_u|RAM~980_combout\ & (\rw_96x8_sync_u|RAM~513_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~513_q\,
	datac => \rw_96x8_sync_u|RAM~521_q\,
	datad => \rw_96x8_sync_u|RAM~980_combout\,
	combout => \rw_96x8_sync_u|RAM~981_combout\);

-- Location: LCCOMB_X22_Y19_N28
\rw_96x8_sync_u|RAM~369feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~369feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~369feeder_combout\);

-- Location: FF_X22_Y19_N29
\rw_96x8_sync_u|RAM~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~369feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~369_q\);

-- Location: FF_X21_Y19_N3
\rw_96x8_sync_u|RAM~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~377_q\);

-- Location: FF_X21_Y18_N29
\rw_96x8_sync_u|RAM~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~121_q\);

-- Location: FF_X22_Y19_N7
\rw_96x8_sync_u|RAM~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~113_q\);

-- Location: LCCOMB_X22_Y19_N6
\rw_96x8_sync_u|RAM~977\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~977_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~121_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~121_q\,
	datac => \rw_96x8_sync_u|RAM~113_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~977_combout\);

-- Location: LCCOMB_X21_Y19_N2
\rw_96x8_sync_u|RAM~978\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~978_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~977_combout\ & ((\rw_96x8_sync_u|RAM~377_q\))) # (!\rw_96x8_sync_u|RAM~977_combout\ & (\rw_96x8_sync_u|RAM~369_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~369_q\,
	datac => \rw_96x8_sync_u|RAM~377_q\,
	datad => \rw_96x8_sync_u|RAM~977_combout\,
	combout => \rw_96x8_sync_u|RAM~978_combout\);

-- Location: FF_X22_Y23_N13
\rw_96x8_sync_u|RAM~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~385_q\);

-- Location: FF_X22_Y23_N23
\rw_96x8_sync_u|RAM~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~393_q\);

-- Location: FF_X23_Y23_N7
\rw_96x8_sync_u|RAM~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~129_q\);

-- Location: FF_X23_Y23_N29
\rw_96x8_sync_u|RAM~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~137_q\);

-- Location: LCCOMB_X23_Y23_N6
\rw_96x8_sync_u|RAM~975\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~975_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[5]~0_combout\) # ((\rw_96x8_sync_u|RAM~137_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~129_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~129_q\,
	datad => \rw_96x8_sync_u|RAM~137_q\,
	combout => \rw_96x8_sync_u|RAM~975_combout\);

-- Location: LCCOMB_X22_Y23_N22
\rw_96x8_sync_u|RAM~976\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~976_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~975_combout\ & ((\rw_96x8_sync_u|RAM~393_q\))) # (!\rw_96x8_sync_u|RAM~975_combout\ & (\rw_96x8_sync_u|RAM~385_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~385_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~393_q\,
	datad => \rw_96x8_sync_u|RAM~975_combout\,
	combout => \rw_96x8_sync_u|RAM~976_combout\);

-- Location: LCCOMB_X20_Y24_N8
\rw_96x8_sync_u|RAM~979\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~979_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~976_combout\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~978_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \rw_96x8_sync_u|RAM~976_combout\,
	combout => \rw_96x8_sync_u|RAM~979_combout\);

-- Location: LCCOMB_X20_Y24_N18
\rw_96x8_sync_u|RAM~982\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~982_combout\ = (\rw_96x8_sync_u|RAM~979_combout\ & (((\rw_96x8_sync_u|RAM~981_combout\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~979_combout\ & (\rw_96x8_sync_u|RAM~974_combout\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~974_combout\,
	datab => \rw_96x8_sync_u|RAM~981_combout\,
	datac => \rw_96x8_sync_u|RAM~979_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~982_combout\);

-- Location: FF_X17_Y18_N21
\rw_96x8_sync_u|RAM~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~185_q\);

-- Location: FF_X19_Y18_N7
\rw_96x8_sync_u|RAM~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~177_q\);

-- Location: LCCOMB_X19_Y18_N6
\rw_96x8_sync_u|RAM~942\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~942_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~185_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~177_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~185_q\,
	datac => \rw_96x8_sync_u|RAM~177_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~942_combout\);

-- Location: FF_X19_Y18_N21
\rw_96x8_sync_u|RAM~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~433_q\);

-- Location: FF_X17_Y18_N23
\rw_96x8_sync_u|RAM~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~441_q\);

-- Location: LCCOMB_X17_Y18_N22
\rw_96x8_sync_u|RAM~943\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~943_combout\ = (\rw_96x8_sync_u|RAM~942_combout\ & (((\rw_96x8_sync_u|RAM~441_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~942_combout\ & (\rw_96x8_sync_u|RAM~433_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~942_combout\,
	datab => \rw_96x8_sync_u|RAM~433_q\,
	datac => \rw_96x8_sync_u|RAM~441_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~943_combout\);

-- Location: LCCOMB_X19_Y20_N26
\rw_96x8_sync_u|RAM~73feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~73feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~73feeder_combout\);

-- Location: FF_X19_Y20_N27
\rw_96x8_sync_u|RAM~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~73feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~73_q\);

-- Location: FF_X19_Y19_N15
\rw_96x8_sync_u|RAM~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~65_q\);

-- Location: LCCOMB_X19_Y19_N14
\rw_96x8_sync_u|RAM~944\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~944_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~73_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~73_q\,
	datac => \rw_96x8_sync_u|RAM~65_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~944_combout\);

-- Location: FF_X19_Y19_N29
\rw_96x8_sync_u|RAM~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~321_q\);

-- Location: FF_X20_Y19_N11
\rw_96x8_sync_u|RAM~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~329_q\);

-- Location: LCCOMB_X20_Y19_N10
\rw_96x8_sync_u|RAM~945\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~945_combout\ = (\rw_96x8_sync_u|RAM~944_combout\ & (((\rw_96x8_sync_u|RAM~329_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~944_combout\ & (\rw_96x8_sync_u|RAM~321_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~944_combout\,
	datab => \rw_96x8_sync_u|RAM~321_q\,
	datac => \rw_96x8_sync_u|RAM~329_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~945_combout\);

-- Location: FF_X20_Y16_N29
\rw_96x8_sync_u|RAM~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~57_q\);

-- Location: FF_X19_Y16_N15
\rw_96x8_sync_u|RAM~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~49_q\);

-- Location: LCCOMB_X19_Y16_N14
\rw_96x8_sync_u|RAM~946\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~946_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~57_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~49_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~57_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~49_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~946_combout\);

-- Location: FF_X19_Y16_N5
\rw_96x8_sync_u|RAM~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~305_q\);

-- Location: FF_X20_Y16_N15
\rw_96x8_sync_u|RAM~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~313_q\);

-- Location: LCCOMB_X20_Y16_N14
\rw_96x8_sync_u|RAM~947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~947_combout\ = (\rw_96x8_sync_u|RAM~946_combout\ & (((\rw_96x8_sync_u|RAM~313_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~946_combout\ & (\rw_96x8_sync_u|RAM~305_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~946_combout\,
	datab => \rw_96x8_sync_u|RAM~305_q\,
	datac => \rw_96x8_sync_u|RAM~313_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~947_combout\);

-- Location: LCCOMB_X20_Y24_N2
\rw_96x8_sync_u|RAM~948\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~948_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~945_combout\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~947_combout\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~945_combout\,
	datab => \rw_96x8_sync_u|RAM~947_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~948_combout\);

-- Location: LCCOMB_X17_Y21_N26
\rw_96x8_sync_u|RAM~201feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~201feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~201feeder_combout\);

-- Location: FF_X17_Y21_N27
\rw_96x8_sync_u|RAM~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~201feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~201_q\);

-- Location: FF_X16_Y19_N3
\rw_96x8_sync_u|RAM~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~193_q\);

-- Location: LCCOMB_X16_Y19_N2
\rw_96x8_sync_u|RAM~949\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~949_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~201_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~201_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~193_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~949_combout\);

-- Location: FF_X17_Y19_N23
\rw_96x8_sync_u|RAM~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~457_q\);

-- Location: FF_X17_Y19_N13
\rw_96x8_sync_u|RAM~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~449_q\);

-- Location: LCCOMB_X17_Y19_N22
\rw_96x8_sync_u|RAM~950\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~950_combout\ = (\rw_96x8_sync_u|RAM~949_combout\ & (((\rw_96x8_sync_u|RAM~457_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~949_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~449_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~949_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~457_q\,
	datad => \rw_96x8_sync_u|RAM~449_q\,
	combout => \rw_96x8_sync_u|RAM~950_combout\);

-- Location: LCCOMB_X20_Y24_N28
\rw_96x8_sync_u|RAM~951\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~951_combout\ = (\rw_96x8_sync_u|RAM~948_combout\ & (((\rw_96x8_sync_u|RAM~950_combout\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~948_combout\ & (\rw_96x8_sync_u|RAM~943_combout\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~943_combout\,
	datab => \rw_96x8_sync_u|RAM~948_combout\,
	datac => \rw_96x8_sync_u|RAM~950_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~951_combout\);

-- Location: LCCOMB_X20_Y24_N20
\rw_96x8_sync_u|RAM~983\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~983_combout\ = (\rw_96x8_sync_u|RAM~972_combout\ & ((\rw_96x8_sync_u|RAM~982_combout\) # ((!\ram_address[2]~5_combout\)))) # (!\rw_96x8_sync_u|RAM~972_combout\ & (((\ram_address[2]~5_combout\ & \rw_96x8_sync_u|RAM~951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~972_combout\,
	datab => \rw_96x8_sync_u|RAM~982_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~951_combout\,
	combout => \rw_96x8_sync_u|RAM~983_combout\);

-- Location: LCCOMB_X20_Y24_N6
\data_out~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~15_combout\ = (\address[7]~input_o\ & (\rw_96x8_sync_u|RAM~983_combout\ & (!\address[6]~input_o\))) # (!\address[7]~input_o\ & (((\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~983_combout\,
	datab => \address[6]~input_o\,
	datac => \address[7]~input_o\,
	datad => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a1\,
	combout => \data_out~15_combout\);

-- Location: IOIBUF_X37_Y29_N29
\port_in_14[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(1),
	o => \port_in_14[1]~input_o\);

-- Location: IOIBUF_X41_Y26_N1
\port_in_12[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(1),
	o => \port_in_12[1]~input_o\);

-- Location: LCCOMB_X40_Y26_N22
\data_out~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~24_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\)))) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\port_in_14[1]~input_o\)) # (!\address[1]~input_o\ & ((\port_in_12[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \port_in_12[1]~input_o\,
	datad => \address[1]~input_o\,
	combout => \data_out~24_combout\);

-- Location: IOIBUF_X37_Y29_N1
\port_in_15[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(1),
	o => \port_in_15[1]~input_o\);

-- Location: IOIBUF_X41_Y25_N22
\port_in_13[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(1),
	o => \port_in_13[1]~input_o\);

-- Location: LCCOMB_X40_Y26_N24
\data_out~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~25_combout\ = (\data_out~24_combout\ & (((\port_in_15[1]~input_o\)) # (!\address[0]~input_o\))) # (!\data_out~24_combout\ & (\address[0]~input_o\ & ((\port_in_13[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~24_combout\,
	datab => \address[0]~input_o\,
	datac => \port_in_15[1]~input_o\,
	datad => \port_in_13[1]~input_o\,
	combout => \data_out~25_combout\);

-- Location: IOIBUF_X41_Y26_N15
\port_in_10[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(1),
	o => \port_in_10[1]~input_o\);

-- Location: IOIBUF_X41_Y24_N15
\port_in_08[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(1),
	o => \port_in_08[1]~input_o\);

-- Location: LCCOMB_X40_Y26_N12
\data_out~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~19_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\port_in_10[1]~input_o\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\port_in_08[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \port_in_10[1]~input_o\,
	datad => \port_in_08[1]~input_o\,
	combout => \data_out~19_combout\);

-- Location: IOIBUF_X39_Y29_N22
\port_in_09[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(1),
	o => \port_in_09[1]~input_o\);

-- Location: IOIBUF_X41_Y25_N15
\port_in_11[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(1),
	o => \port_in_11[1]~input_o\);

-- Location: LCCOMB_X40_Y26_N6
\data_out~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~20_combout\ = (\data_out~19_combout\ & (((\port_in_11[1]~input_o\) # (!\address[0]~input_o\)))) # (!\data_out~19_combout\ & (\port_in_09[1]~input_o\ & (\address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~19_combout\,
	datab => \port_in_09[1]~input_o\,
	datac => \address[0]~input_o\,
	datad => \port_in_11[1]~input_o\,
	combout => \data_out~20_combout\);

-- Location: IOIBUF_X35_Y29_N15
\port_in_03[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(1),
	o => \port_in_03[1]~input_o\);

-- Location: IOIBUF_X41_Y24_N1
\port_in_00[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(1),
	o => \port_in_00[1]~input_o\);

-- Location: IOIBUF_X41_Y26_N8
\port_in_01[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(1),
	o => \port_in_01[1]~input_o\);

-- Location: LCCOMB_X40_Y26_N8
\data_out~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~21_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\)))) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\port_in_01[1]~input_o\))) # (!\address[0]~input_o\ & (\port_in_00[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \port_in_00[1]~input_o\,
	datac => \address[0]~input_o\,
	datad => \port_in_01[1]~input_o\,
	combout => \data_out~21_combout\);

-- Location: IOIBUF_X41_Y27_N15
\port_in_02[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(1),
	o => \port_in_02[1]~input_o\);

-- Location: LCCOMB_X40_Y26_N18
\data_out~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~22_combout\ = (\address[1]~input_o\ & ((\data_out~21_combout\ & (\port_in_03[1]~input_o\)) # (!\data_out~21_combout\ & ((\port_in_02[1]~input_o\))))) # (!\address[1]~input_o\ & (((\data_out~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \port_in_03[1]~input_o\,
	datac => \data_out~21_combout\,
	datad => \port_in_02[1]~input_o\,
	combout => \data_out~22_combout\);

-- Location: LCCOMB_X40_Y26_N4
\data_out~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~23_combout\ = (\address[3]~input_o\ & ((\data_out~20_combout\) # ((\address[2]~input_o\)))) # (!\address[3]~input_o\ & (((\data_out~22_combout\ & !\address[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~20_combout\,
	datab => \data_out~22_combout\,
	datac => \address[3]~input_o\,
	datad => \address[2]~input_o\,
	combout => \data_out~23_combout\);

-- Location: IOIBUF_X39_Y29_N29
\port_in_06[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(1),
	o => \port_in_06[1]~input_o\);

-- Location: IOIBUF_X39_Y29_N8
\port_in_07[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(1),
	o => \port_in_07[1]~input_o\);

-- Location: IOIBUF_X37_Y29_N8
\port_in_04[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(1),
	o => \port_in_04[1]~input_o\);

-- Location: IOIBUF_X41_Y27_N8
\port_in_05[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(1),
	o => \port_in_05[1]~input_o\);

-- Location: LCCOMB_X40_Y26_N0
\data_out~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~17_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\port_in_05[1]~input_o\))) # (!\address[0]~input_o\ & (\port_in_04[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \port_in_04[1]~input_o\,
	datad => \port_in_05[1]~input_o\,
	combout => \data_out~17_combout\);

-- Location: LCCOMB_X40_Y26_N2
\data_out~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~18_combout\ = (\address[1]~input_o\ & ((\data_out~17_combout\ & ((\port_in_07[1]~input_o\))) # (!\data_out~17_combout\ & (\port_in_06[1]~input_o\)))) # (!\address[1]~input_o\ & (((\data_out~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \port_in_06[1]~input_o\,
	datac => \port_in_07[1]~input_o\,
	datad => \data_out~17_combout\,
	combout => \data_out~18_combout\);

-- Location: LCCOMB_X40_Y26_N26
\data_out~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~26_combout\ = (\address[2]~input_o\ & ((\data_out~23_combout\ & (\data_out~25_combout\)) # (!\data_out~23_combout\ & ((\data_out~18_combout\))))) # (!\address[2]~input_o\ & (((\data_out~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \data_out~25_combout\,
	datac => \data_out~23_combout\,
	datad => \data_out~18_combout\,
	combout => \data_out~26_combout\);

-- Location: FF_X16_Y16_N21
\rw_96x8_sync_u|RAM~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~769_q\);

-- Location: FF_X16_Y16_N31
\rw_96x8_sync_u|RAM~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~753_q\);

-- Location: LCCOMB_X16_Y16_N30
\rw_96x8_sync_u|RAM~991\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~991_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~769_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~753_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~769_q\,
	datac => \rw_96x8_sync_u|RAM~753_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~991_combout\);

-- Location: FF_X17_Y16_N15
\rw_96x8_sync_u|RAM~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~777_q\);

-- Location: FF_X17_Y16_N29
\rw_96x8_sync_u|RAM~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~761_q\);

-- Location: LCCOMB_X17_Y16_N14
\rw_96x8_sync_u|RAM~992\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~992_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~991_combout\ & (\rw_96x8_sync_u|RAM~777_q\)) # (!\rw_96x8_sync_u|RAM~991_combout\ & ((\rw_96x8_sync_u|RAM~761_q\))))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~991_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~991_combout\,
	datac => \rw_96x8_sync_u|RAM~777_q\,
	datad => \rw_96x8_sync_u|RAM~761_q\,
	combout => \rw_96x8_sync_u|RAM~992_combout\);

-- Location: FF_X26_Y21_N31
\rw_96x8_sync_u|RAM~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~657_q\);

-- Location: FF_X26_Y21_N13
\rw_96x8_sync_u|RAM~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~665_q\);

-- Location: LCCOMB_X26_Y21_N30
\rw_96x8_sync_u|RAM~988\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~988_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~665_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~657_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~657_q\,
	datad => \rw_96x8_sync_u|RAM~665_q\,
	combout => \rw_96x8_sync_u|RAM~988_combout\);

-- Location: FF_X26_Y22_N31
\rw_96x8_sync_u|RAM~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~681_q\);

-- Location: LCCOMB_X26_Y22_N28
\rw_96x8_sync_u|RAM~673feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~673feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~673feeder_combout\);

-- Location: FF_X26_Y22_N29
\rw_96x8_sync_u|RAM~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~673feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~673_q\);

-- Location: LCCOMB_X26_Y22_N30
\rw_96x8_sync_u|RAM~989\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~989_combout\ = (\rw_96x8_sync_u|RAM~988_combout\ & (((\rw_96x8_sync_u|RAM~681_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~988_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~673_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~988_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~681_q\,
	datad => \rw_96x8_sync_u|RAM~673_q\,
	combout => \rw_96x8_sync_u|RAM~989_combout\);

-- Location: FF_X23_Y22_N21
\rw_96x8_sync_u|RAM~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~737_q\);

-- Location: FF_X23_Y22_N7
\rw_96x8_sync_u|RAM~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~745_q\);

-- Location: FF_X24_Y22_N7
\rw_96x8_sync_u|RAM~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~721_q\);

-- Location: FF_X24_Y22_N13
\rw_96x8_sync_u|RAM~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~729_q\);

-- Location: LCCOMB_X24_Y22_N6
\rw_96x8_sync_u|RAM~986\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~986_combout\ = (\ram_address[1]~1_combout\ & (\ram_address[0]~3_combout\)) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~729_q\))) # (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~721_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~721_q\,
	datad => \rw_96x8_sync_u|RAM~729_q\,
	combout => \rw_96x8_sync_u|RAM~986_combout\);

-- Location: LCCOMB_X23_Y22_N6
\rw_96x8_sync_u|RAM~987\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~987_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~986_combout\ & ((\rw_96x8_sync_u|RAM~745_q\))) # (!\rw_96x8_sync_u|RAM~986_combout\ & (\rw_96x8_sync_u|RAM~737_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~737_q\,
	datac => \rw_96x8_sync_u|RAM~745_q\,
	datad => \rw_96x8_sync_u|RAM~986_combout\,
	combout => \rw_96x8_sync_u|RAM~987_combout\);

-- Location: LCCOMB_X22_Y20_N26
\rw_96x8_sync_u|RAM~990\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~990_combout\ = (\ram_address[2]~5_combout\ & (((\ram_address[3]~4_combout\)))) # (!\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~987_combout\))) # (!\ram_address[3]~4_combout\ & 
-- (\rw_96x8_sync_u|RAM~989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~989_combout\,
	datab => \ram_address[2]~5_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \rw_96x8_sync_u|RAM~987_combout\,
	combout => \rw_96x8_sync_u|RAM~990_combout\);

-- Location: FF_X22_Y20_N7
\rw_96x8_sync_u|RAM~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~697_q\);

-- Location: FF_X16_Y20_N13
\rw_96x8_sync_u|RAM~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~705_q\);

-- Location: FF_X16_Y20_N7
\rw_96x8_sync_u|RAM~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~689_q\);

-- Location: LCCOMB_X16_Y20_N6
\rw_96x8_sync_u|RAM~984\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~984_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~705_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~689_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~705_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~689_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~984_combout\);

-- Location: FF_X22_Y20_N1
\rw_96x8_sync_u|RAM~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~713_q\);

-- Location: LCCOMB_X22_Y20_N0
\rw_96x8_sync_u|RAM~985\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~985_combout\ = (\rw_96x8_sync_u|RAM~984_combout\ & (((\rw_96x8_sync_u|RAM~713_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~984_combout\ & (\rw_96x8_sync_u|RAM~697_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~697_q\,
	datab => \rw_96x8_sync_u|RAM~984_combout\,
	datac => \rw_96x8_sync_u|RAM~713_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~985_combout\);

-- Location: LCCOMB_X22_Y20_N12
\rw_96x8_sync_u|RAM~993\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~993_combout\ = (\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~990_combout\ & (\rw_96x8_sync_u|RAM~992_combout\)) # (!\rw_96x8_sync_u|RAM~990_combout\ & ((\rw_96x8_sync_u|RAM~985_combout\))))) # (!\ram_address[2]~5_combout\ & 
-- (((\rw_96x8_sync_u|RAM~990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~992_combout\,
	datab => \ram_address[2]~5_combout\,
	datac => \rw_96x8_sync_u|RAM~990_combout\,
	datad => \rw_96x8_sync_u|RAM~985_combout\,
	combout => \rw_96x8_sync_u|RAM~993_combout\);

-- Location: FF_X23_Y21_N5
\rw_96x8_sync_u|RAM~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~545_q\);

-- Location: FF_X23_Y21_N31
\rw_96x8_sync_u|RAM~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~553_q\);

-- Location: LCCOMB_X24_Y21_N12
\rw_96x8_sync_u|RAM~537feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~537feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~537feeder_combout\);

-- Location: FF_X24_Y21_N13
\rw_96x8_sync_u|RAM~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~537feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~537_q\);

-- Location: FF_X24_Y21_N7
\rw_96x8_sync_u|RAM~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~529_q\);

-- Location: LCCOMB_X24_Y21_N6
\rw_96x8_sync_u|RAM~998\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~998_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~537_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~529_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~537_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~529_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~998_combout\);

-- Location: LCCOMB_X23_Y21_N30
\rw_96x8_sync_u|RAM~999\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~999_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~998_combout\ & ((\rw_96x8_sync_u|RAM~553_q\))) # (!\rw_96x8_sync_u|RAM~998_combout\ & (\rw_96x8_sync_u|RAM~545_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~545_q\,
	datac => \rw_96x8_sync_u|RAM~553_q\,
	datad => \rw_96x8_sync_u|RAM~998_combout\,
	combout => \rw_96x8_sync_u|RAM~999_combout\);

-- Location: FF_X24_Y19_N13
\rw_96x8_sync_u|RAM~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~569_q\);

-- Location: FF_X24_Y19_N7
\rw_96x8_sync_u|RAM~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~585_q\);

-- Location: FF_X26_Y19_N15
\rw_96x8_sync_u|RAM~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~561_q\);

-- Location: FF_X26_Y19_N13
\rw_96x8_sync_u|RAM~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~577_q\);

-- Location: LCCOMB_X26_Y19_N14
\rw_96x8_sync_u|RAM~996\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~996_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~577_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~561_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~561_q\,
	datad => \rw_96x8_sync_u|RAM~577_q\,
	combout => \rw_96x8_sync_u|RAM~996_combout\);

-- Location: LCCOMB_X24_Y19_N6
\rw_96x8_sync_u|RAM~997\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~997_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~996_combout\ & ((\rw_96x8_sync_u|RAM~585_q\))) # (!\rw_96x8_sync_u|RAM~996_combout\ & (\rw_96x8_sync_u|RAM~569_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~569_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~585_q\,
	datad => \rw_96x8_sync_u|RAM~996_combout\,
	combout => \rw_96x8_sync_u|RAM~997_combout\);

-- Location: LCCOMB_X22_Y20_N30
\rw_96x8_sync_u|RAM~1000\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1000_combout\ = (\ram_address[3]~4_combout\ & (\ram_address[2]~5_combout\)) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~997_combout\))) # (!\ram_address[2]~5_combout\ & 
-- (\rw_96x8_sync_u|RAM~999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[3]~4_combout\,
	datab => \ram_address[2]~5_combout\,
	datac => \rw_96x8_sync_u|RAM~999_combout\,
	datad => \rw_96x8_sync_u|RAM~997_combout\,
	combout => \rw_96x8_sync_u|RAM~1000_combout\);

-- Location: LCCOMB_X22_Y18_N12
\rw_96x8_sync_u|RAM~601feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~601feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \rw_96x8_sync_u|RAM~601feeder_combout\);

-- Location: FF_X22_Y18_N13
\rw_96x8_sync_u|RAM~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~601feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~601_q\);

-- Location: FF_X22_Y18_N15
\rw_96x8_sync_u|RAM~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~593_q\);

-- Location: LCCOMB_X22_Y18_N14
\rw_96x8_sync_u|RAM~994\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~994_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~601_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~601_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~593_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~994_combout\);

-- Location: FF_X23_Y18_N7
\rw_96x8_sync_u|RAM~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~617_q\);

-- Location: FF_X23_Y18_N13
\rw_96x8_sync_u|RAM~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~609_q\);

-- Location: LCCOMB_X23_Y18_N6
\rw_96x8_sync_u|RAM~995\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~995_combout\ = (\rw_96x8_sync_u|RAM~994_combout\ & (((\rw_96x8_sync_u|RAM~617_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~994_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~609_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~994_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~617_q\,
	datad => \rw_96x8_sync_u|RAM~609_q\,
	combout => \rw_96x8_sync_u|RAM~995_combout\);

-- Location: FF_X26_Y20_N15
\rw_96x8_sync_u|RAM~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~625_q\);

-- Location: FF_X26_Y20_N29
\rw_96x8_sync_u|RAM~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~641_q\);

-- Location: LCCOMB_X26_Y20_N14
\rw_96x8_sync_u|RAM~1001\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1001_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~641_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~625_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~625_q\,
	datad => \rw_96x8_sync_u|RAM~641_q\,
	combout => \rw_96x8_sync_u|RAM~1001_combout\);

-- Location: FF_X23_Y20_N23
\rw_96x8_sync_u|RAM~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~649_q\);

-- Location: FF_X23_Y20_N21
\rw_96x8_sync_u|RAM~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~633_q\);

-- Location: LCCOMB_X23_Y20_N22
\rw_96x8_sync_u|RAM~1002\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1002_combout\ = (\rw_96x8_sync_u|RAM~1001_combout\ & (((\rw_96x8_sync_u|RAM~649_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1001_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~633_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1001_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~649_q\,
	datad => \rw_96x8_sync_u|RAM~633_q\,
	combout => \rw_96x8_sync_u|RAM~1002_combout\);

-- Location: LCCOMB_X22_Y20_N24
\rw_96x8_sync_u|RAM~1003\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1003_combout\ = (\rw_96x8_sync_u|RAM~1000_combout\ & (((\rw_96x8_sync_u|RAM~1002_combout\) # (!\ram_address[3]~4_combout\)))) # (!\rw_96x8_sync_u|RAM~1000_combout\ & (\rw_96x8_sync_u|RAM~995_combout\ & (\ram_address[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1000_combout\,
	datab => \rw_96x8_sync_u|RAM~995_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \rw_96x8_sync_u|RAM~1002_combout\,
	combout => \rw_96x8_sync_u|RAM~1003_combout\);

-- Location: LCCOMB_X22_Y20_N18
\data_out~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~16_combout\ = (\data_out~1_combout\ & ((\address[4]~input_o\ & (\rw_96x8_sync_u|RAM~993_combout\)) # (!\address[4]~input_o\ & ((\rw_96x8_sync_u|RAM~1003_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~993_combout\,
	datab => \rw_96x8_sync_u|RAM~1003_combout\,
	datac => \data_out~1_combout\,
	datad => \address[4]~input_o\,
	combout => \data_out~16_combout\);

-- Location: LCCOMB_X20_Y24_N24
\data_out~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~27_combout\ = (\data_out~15_combout\) # ((\data_out~16_combout\) # ((\data_out~26_combout\ & \data_out~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~15_combout\,
	datab => \data_out~26_combout\,
	datac => \data_out~13_combout\,
	datad => \data_out~16_combout\,
	combout => \data_out~27_combout\);

-- Location: IOIBUF_X0_Y24_N22
\data_in[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(2),
	o => \data_in[2]~input_o\);

-- Location: FF_X20_Y26_N3
\rw_96x8_sync_u|RAM~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~234_q\);

-- Location: FF_X21_Y26_N27
\rw_96x8_sync_u|RAM~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~490_q\);

-- Location: FF_X21_Y27_N25
\rw_96x8_sync_u|RAM~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~362_q\);

-- Location: FF_X21_Y27_N3
\rw_96x8_sync_u|RAM~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~106_q\);

-- Location: LCCOMB_X21_Y27_N2
\rw_96x8_sync_u|RAM~1011\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1011_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~362_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~106_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~362_q\,
	datac => \rw_96x8_sync_u|RAM~106_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1011_combout\);

-- Location: LCCOMB_X21_Y26_N26
\rw_96x8_sync_u|RAM~1012\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1012_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1011_combout\ & ((\rw_96x8_sync_u|RAM~490_q\))) # (!\rw_96x8_sync_u|RAM~1011_combout\ & (\rw_96x8_sync_u|RAM~234_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~234_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~490_q\,
	datad => \rw_96x8_sync_u|RAM~1011_combout\,
	combout => \rw_96x8_sync_u|RAM~1012_combout\);

-- Location: FF_X20_Y26_N9
\rw_96x8_sync_u|RAM~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~218_q\);

-- Location: FF_X21_Y26_N9
\rw_96x8_sync_u|RAM~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~474_q\);

-- Location: FF_X20_Y27_N25
\rw_96x8_sync_u|RAM~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~346_q\);

-- Location: FF_X20_Y27_N19
\rw_96x8_sync_u|RAM~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~90_q\);

-- Location: LCCOMB_X20_Y27_N18
\rw_96x8_sync_u|RAM~1006\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1006_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~346_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~90_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~346_q\,
	datac => \rw_96x8_sync_u|RAM~90_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1006_combout\);

-- Location: LCCOMB_X21_Y26_N8
\rw_96x8_sync_u|RAM~1007\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1007_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1006_combout\ & ((\rw_96x8_sync_u|RAM~474_q\))) # (!\rw_96x8_sync_u|RAM~1006_combout\ & (\rw_96x8_sync_u|RAM~218_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~218_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~474_q\,
	datad => \rw_96x8_sync_u|RAM~1006_combout\,
	combout => \rw_96x8_sync_u|RAM~1007_combout\);

-- Location: FF_X22_Y25_N23
\rw_96x8_sync_u|RAM~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~210_q\);

-- Location: FF_X22_Y25_N25
\rw_96x8_sync_u|RAM~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~466_q\);

-- Location: FF_X23_Y24_N19
\rw_96x8_sync_u|RAM~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~82_q\);

-- Location: FF_X23_Y24_N9
\rw_96x8_sync_u|RAM~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~338_q\);

-- Location: LCCOMB_X23_Y24_N18
\rw_96x8_sync_u|RAM~1008\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1008_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~338_q\))) # (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~82_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~82_q\,
	datad => \rw_96x8_sync_u|RAM~338_q\,
	combout => \rw_96x8_sync_u|RAM~1008_combout\);

-- Location: LCCOMB_X22_Y25_N24
\rw_96x8_sync_u|RAM~1009\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1009_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1008_combout\ & ((\rw_96x8_sync_u|RAM~466_q\))) # (!\rw_96x8_sync_u|RAM~1008_combout\ & (\rw_96x8_sync_u|RAM~210_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~210_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~466_q\,
	datad => \rw_96x8_sync_u|RAM~1008_combout\,
	combout => \rw_96x8_sync_u|RAM~1009_combout\);

-- Location: LCCOMB_X21_Y25_N26
\rw_96x8_sync_u|RAM~1010\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1010_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~1007_combout\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~1007_combout\,
	datad => \rw_96x8_sync_u|RAM~1009_combout\,
	combout => \rw_96x8_sync_u|RAM~1010_combout\);

-- Location: LCCOMB_X21_Y25_N22
\rw_96x8_sync_u|RAM~226feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~226feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \rw_96x8_sync_u|RAM~226feeder_combout\);

-- Location: FF_X21_Y25_N23
\rw_96x8_sync_u|RAM~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~226feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~226_q\);

-- Location: FF_X22_Y24_N11
\rw_96x8_sync_u|RAM~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~98_q\);

-- Location: LCCOMB_X22_Y24_N24
\rw_96x8_sync_u|RAM~354feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~354feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \rw_96x8_sync_u|RAM~354feeder_combout\);

-- Location: FF_X22_Y24_N25
\rw_96x8_sync_u|RAM~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~354feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~354_q\);

-- Location: LCCOMB_X22_Y24_N10
\rw_96x8_sync_u|RAM~1004\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1004_combout\ = (\ram_address[5]~0_combout\ & ((\ram_address[4]~2_combout\) # ((\rw_96x8_sync_u|RAM~354_q\)))) # (!\ram_address[5]~0_combout\ & (!\ram_address[4]~2_combout\ & (\rw_96x8_sync_u|RAM~98_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~98_q\,
	datad => \rw_96x8_sync_u|RAM~354_q\,
	combout => \rw_96x8_sync_u|RAM~1004_combout\);

-- Location: FF_X21_Y25_N17
\rw_96x8_sync_u|RAM~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~482_q\);

-- Location: LCCOMB_X21_Y25_N16
\rw_96x8_sync_u|RAM~1005\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1005_combout\ = (\rw_96x8_sync_u|RAM~1004_combout\ & (((\rw_96x8_sync_u|RAM~482_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1004_combout\ & (\rw_96x8_sync_u|RAM~226_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~226_q\,
	datab => \rw_96x8_sync_u|RAM~1004_combout\,
	datac => \rw_96x8_sync_u|RAM~482_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1005_combout\);

-- Location: LCCOMB_X21_Y25_N4
\rw_96x8_sync_u|RAM~1013\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1013_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1010_combout\ & (\rw_96x8_sync_u|RAM~1012_combout\)) # (!\rw_96x8_sync_u|RAM~1010_combout\ & ((\rw_96x8_sync_u|RAM~1005_combout\))))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1010_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1012_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~1010_combout\,
	datad => \rw_96x8_sync_u|RAM~1005_combout\,
	combout => \rw_96x8_sync_u|RAM~1013_combout\);

-- Location: FF_X19_Y21_N1
\rw_96x8_sync_u|RAM~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~498_q\);

-- Location: FF_X19_Y21_N11
\rw_96x8_sync_u|RAM~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~242_q\);

-- Location: FF_X21_Y21_N25
\rw_96x8_sync_u|RAM~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~258_q\);

-- Location: LCCOMB_X19_Y21_N10
\rw_96x8_sync_u|RAM~1035\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1035_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~258_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~242_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~242_q\,
	datad => \rw_96x8_sync_u|RAM~258_q\,
	combout => \rw_96x8_sync_u|RAM~1035_combout\);

-- Location: FF_X21_Y21_N11
\rw_96x8_sync_u|RAM~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~514_q\);

-- Location: LCCOMB_X21_Y21_N10
\rw_96x8_sync_u|RAM~1036\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1036_combout\ = (\rw_96x8_sync_u|RAM~1035_combout\ & (((\rw_96x8_sync_u|RAM~514_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1035_combout\ & (\rw_96x8_sync_u|RAM~498_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~498_q\,
	datab => \rw_96x8_sync_u|RAM~1035_combout\,
	datac => \rw_96x8_sync_u|RAM~514_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1036_combout\);

-- Location: FF_X22_Y19_N11
\rw_96x8_sync_u|RAM~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~114_q\);

-- Location: FF_X23_Y23_N27
\rw_96x8_sync_u|RAM~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~130_q\);

-- Location: LCCOMB_X22_Y19_N10
\rw_96x8_sync_u|RAM~1039\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1039_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~130_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~114_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~114_q\,
	datad => \rw_96x8_sync_u|RAM~130_q\,
	combout => \rw_96x8_sync_u|RAM~1039_combout\);

-- Location: FF_X22_Y23_N11
\rw_96x8_sync_u|RAM~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~386_q\);

-- Location: FF_X22_Y19_N17
\rw_96x8_sync_u|RAM~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~370_q\);

-- Location: LCCOMB_X22_Y23_N10
\rw_96x8_sync_u|RAM~1040\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1040_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1039_combout\ & (\rw_96x8_sync_u|RAM~386_q\)) # (!\rw_96x8_sync_u|RAM~1039_combout\ & ((\rw_96x8_sync_u|RAM~370_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1039_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1039_combout\,
	datac => \rw_96x8_sync_u|RAM~386_q\,
	datad => \rw_96x8_sync_u|RAM~370_q\,
	combout => \rw_96x8_sync_u|RAM~1040_combout\);

-- Location: FF_X21_Y19_N13
\rw_96x8_sync_u|RAM~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~378_q\);

-- Location: FF_X22_Y23_N25
\rw_96x8_sync_u|RAM~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~394_q\);

-- Location: FF_X21_Y18_N15
\rw_96x8_sync_u|RAM~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~122_q\);

-- Location: FF_X23_Y23_N17
\rw_96x8_sync_u|RAM~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~138_q\);

-- Location: LCCOMB_X21_Y18_N14
\rw_96x8_sync_u|RAM~1037\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1037_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[5]~0_combout\) # ((\rw_96x8_sync_u|RAM~138_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~122_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~122_q\,
	datad => \rw_96x8_sync_u|RAM~138_q\,
	combout => \rw_96x8_sync_u|RAM~1037_combout\);

-- Location: LCCOMB_X22_Y23_N24
\rw_96x8_sync_u|RAM~1038\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1038_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1037_combout\ & ((\rw_96x8_sync_u|RAM~394_q\))) # (!\rw_96x8_sync_u|RAM~1037_combout\ & (\rw_96x8_sync_u|RAM~378_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~378_q\,
	datac => \rw_96x8_sync_u|RAM~394_q\,
	datad => \rw_96x8_sync_u|RAM~1037_combout\,
	combout => \rw_96x8_sync_u|RAM~1038_combout\);

-- Location: LCCOMB_X22_Y23_N4
\rw_96x8_sync_u|RAM~1041\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1041_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[4]~2_combout\) # (\rw_96x8_sync_u|RAM~1038_combout\)))) # (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~1040_combout\ & (!\ram_address[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1040_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \ram_address[4]~2_combout\,
	datad => \rw_96x8_sync_u|RAM~1038_combout\,
	combout => \rw_96x8_sync_u|RAM~1041_combout\);

-- Location: FF_X20_Y18_N25
\rw_96x8_sync_u|RAM~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~266_q\);

-- Location: FF_X20_Y18_N11
\rw_96x8_sync_u|RAM~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~250_q\);

-- Location: LCCOMB_X20_Y18_N10
\rw_96x8_sync_u|RAM~1042\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1042_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~266_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~250_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~266_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~250_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1042_combout\);

-- Location: FF_X20_Y21_N27
\rw_96x8_sync_u|RAM~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~522_q\);

-- Location: FF_X20_Y21_N25
\rw_96x8_sync_u|RAM~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~506_q\);

-- Location: LCCOMB_X20_Y21_N26
\rw_96x8_sync_u|RAM~1043\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1043_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1042_combout\ & (\rw_96x8_sync_u|RAM~522_q\)) # (!\rw_96x8_sync_u|RAM~1042_combout\ & ((\rw_96x8_sync_u|RAM~506_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1042_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1042_combout\,
	datac => \rw_96x8_sync_u|RAM~522_q\,
	datad => \rw_96x8_sync_u|RAM~506_q\,
	combout => \rw_96x8_sync_u|RAM~1043_combout\);

-- Location: LCCOMB_X22_Y23_N6
\rw_96x8_sync_u|RAM~1044\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1044_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1041_combout\ & ((\rw_96x8_sync_u|RAM~1043_combout\))) # (!\rw_96x8_sync_u|RAM~1041_combout\ & (\rw_96x8_sync_u|RAM~1036_combout\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1036_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~1041_combout\,
	datad => \rw_96x8_sync_u|RAM~1043_combout\,
	combout => \rw_96x8_sync_u|RAM~1044_combout\);

-- Location: FF_X16_Y23_N11
\rw_96x8_sync_u|RAM~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~18_q\);

-- Location: FF_X16_Y23_N1
\rw_96x8_sync_u|RAM~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~34_q\);

-- Location: LCCOMB_X16_Y23_N10
\rw_96x8_sync_u|RAM~1028\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1028_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~34_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~18_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~18_q\,
	datad => \rw_96x8_sync_u|RAM~34_q\,
	combout => \rw_96x8_sync_u|RAM~1028_combout\);

-- Location: FF_X17_Y23_N27
\rw_96x8_sync_u|RAM~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~290_q\);

-- Location: FF_X17_Y23_N1
\rw_96x8_sync_u|RAM~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~274_q\);

-- Location: LCCOMB_X17_Y23_N26
\rw_96x8_sync_u|RAM~1029\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1029_combout\ = (\rw_96x8_sync_u|RAM~1028_combout\ & (((\rw_96x8_sync_u|RAM~290_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~1028_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~274_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1028_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~290_q\,
	datad => \rw_96x8_sync_u|RAM~274_q\,
	combout => \rw_96x8_sync_u|RAM~1029_combout\);

-- Location: FF_X17_Y25_N17
\rw_96x8_sync_u|RAM~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~282_q\);

-- Location: FF_X17_Y25_N11
\rw_96x8_sync_u|RAM~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~298_q\);

-- Location: FF_X16_Y25_N17
\rw_96x8_sync_u|RAM~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~42_q\);

-- Location: FF_X16_Y25_N11
\rw_96x8_sync_u|RAM~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~26_q\);

-- Location: LCCOMB_X16_Y25_N10
\rw_96x8_sync_u|RAM~1026\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1026_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~42_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~26_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~42_q\,
	datac => \rw_96x8_sync_u|RAM~26_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1026_combout\);

-- Location: LCCOMB_X17_Y25_N10
\rw_96x8_sync_u|RAM~1027\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1027_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1026_combout\ & ((\rw_96x8_sync_u|RAM~298_q\))) # (!\rw_96x8_sync_u|RAM~1026_combout\ & (\rw_96x8_sync_u|RAM~282_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~282_q\,
	datac => \rw_96x8_sync_u|RAM~298_q\,
	datad => \rw_96x8_sync_u|RAM~1026_combout\,
	combout => \rw_96x8_sync_u|RAM~1027_combout\);

-- Location: LCCOMB_X20_Y24_N10
\rw_96x8_sync_u|RAM~1030\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1030_combout\ = (\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~1027_combout\) # (\ram_address[4]~2_combout\)))) # (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~1029_combout\ & ((!\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~1029_combout\,
	datac => \rw_96x8_sync_u|RAM~1027_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1030_combout\);

-- Location: FF_X19_Y23_N17
\rw_96x8_sync_u|RAM~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~162_q\);

-- Location: FF_X19_Y23_N11
\rw_96x8_sync_u|RAM~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~146_q\);

-- Location: LCCOMB_X19_Y23_N10
\rw_96x8_sync_u|RAM~1024\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1024_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~162_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~146_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~162_q\,
	datac => \rw_96x8_sync_u|RAM~146_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1024_combout\);

-- Location: FF_X20_Y23_N17
\rw_96x8_sync_u|RAM~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~402_q\);

-- Location: FF_X20_Y23_N11
\rw_96x8_sync_u|RAM~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~418_q\);

-- Location: LCCOMB_X20_Y23_N10
\rw_96x8_sync_u|RAM~1025\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1025_combout\ = (\rw_96x8_sync_u|RAM~1024_combout\ & (((\rw_96x8_sync_u|RAM~418_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1024_combout\ & (\rw_96x8_sync_u|RAM~402_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1024_combout\,
	datab => \rw_96x8_sync_u|RAM~402_q\,
	datac => \rw_96x8_sync_u|RAM~418_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1025_combout\);

-- Location: LCCOMB_X20_Y25_N16
\rw_96x8_sync_u|RAM~410feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~410feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \rw_96x8_sync_u|RAM~410feeder_combout\);

-- Location: FF_X20_Y25_N17
\rw_96x8_sync_u|RAM~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~410feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~410_q\);

-- Location: FF_X20_Y25_N3
\rw_96x8_sync_u|RAM~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~426_q\);

-- Location: FF_X19_Y25_N1
\rw_96x8_sync_u|RAM~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~170_q\);

-- Location: FF_X19_Y25_N11
\rw_96x8_sync_u|RAM~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~154_q\);

-- Location: LCCOMB_X19_Y25_N10
\rw_96x8_sync_u|RAM~1031\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1031_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~170_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~154_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~170_q\,
	datac => \rw_96x8_sync_u|RAM~154_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1031_combout\);

-- Location: LCCOMB_X20_Y25_N2
\rw_96x8_sync_u|RAM~1032\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1032_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1031_combout\ & ((\rw_96x8_sync_u|RAM~426_q\))) # (!\rw_96x8_sync_u|RAM~1031_combout\ & (\rw_96x8_sync_u|RAM~410_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~410_q\,
	datac => \rw_96x8_sync_u|RAM~426_q\,
	datad => \rw_96x8_sync_u|RAM~1031_combout\,
	combout => \rw_96x8_sync_u|RAM~1032_combout\);

-- Location: LCCOMB_X20_Y24_N4
\rw_96x8_sync_u|RAM~1033\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1033_combout\ = (\rw_96x8_sync_u|RAM~1030_combout\ & (((\rw_96x8_sync_u|RAM~1032_combout\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1030_combout\ & (\ram_address[4]~2_combout\ & (\rw_96x8_sync_u|RAM~1025_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1030_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~1025_combout\,
	datad => \rw_96x8_sync_u|RAM~1032_combout\,
	combout => \rw_96x8_sync_u|RAM~1033_combout\);

-- Location: LCCOMB_X17_Y21_N4
\rw_96x8_sync_u|RAM~202feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~202feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \rw_96x8_sync_u|RAM~202feeder_combout\);

-- Location: FF_X17_Y21_N5
\rw_96x8_sync_u|RAM~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~202feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~202_q\);

-- Location: FF_X16_Y19_N29
\rw_96x8_sync_u|RAM~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~194_q\);

-- Location: LCCOMB_X16_Y19_N28
\rw_96x8_sync_u|RAM~1021\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1021_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~202_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~194_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~202_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~194_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1021_combout\);

-- Location: FF_X17_Y19_N3
\rw_96x8_sync_u|RAM~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~458_q\);

-- Location: FF_X17_Y19_N1
\rw_96x8_sync_u|RAM~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~450_q\);

-- Location: LCCOMB_X17_Y19_N2
\rw_96x8_sync_u|RAM~1022\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1022_combout\ = (\rw_96x8_sync_u|RAM~1021_combout\ & (((\rw_96x8_sync_u|RAM~458_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~1021_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~450_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1021_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~458_q\,
	datad => \rw_96x8_sync_u|RAM~450_q\,
	combout => \rw_96x8_sync_u|RAM~1022_combout\);

-- Location: FF_X17_Y18_N9
\rw_96x8_sync_u|RAM~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~186_q\);

-- Location: FF_X19_Y18_N11
\rw_96x8_sync_u|RAM~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~178_q\);

-- Location: LCCOMB_X19_Y18_N10
\rw_96x8_sync_u|RAM~1014\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1014_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~186_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~178_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~186_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~178_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1014_combout\);

-- Location: FF_X19_Y18_N9
\rw_96x8_sync_u|RAM~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~434_q\);

-- Location: FF_X17_Y18_N27
\rw_96x8_sync_u|RAM~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~442_q\);

-- Location: LCCOMB_X17_Y18_N26
\rw_96x8_sync_u|RAM~1015\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1015_combout\ = (\rw_96x8_sync_u|RAM~1014_combout\ & (((\rw_96x8_sync_u|RAM~442_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1014_combout\ & (\rw_96x8_sync_u|RAM~434_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1014_combout\,
	datab => \rw_96x8_sync_u|RAM~434_q\,
	datac => \rw_96x8_sync_u|RAM~442_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1015_combout\);

-- Location: FF_X19_Y19_N17
\rw_96x8_sync_u|RAM~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~322_q\);

-- Location: FF_X20_Y19_N13
\rw_96x8_sync_u|RAM~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~330_q\);

-- Location: FF_X19_Y20_N5
\rw_96x8_sync_u|RAM~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~74_q\);

-- Location: FF_X19_Y19_N11
\rw_96x8_sync_u|RAM~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~66_q\);

-- Location: LCCOMB_X19_Y19_N10
\rw_96x8_sync_u|RAM~1016\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1016_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~74_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~74_q\,
	datac => \rw_96x8_sync_u|RAM~66_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1016_combout\);

-- Location: LCCOMB_X20_Y19_N12
\rw_96x8_sync_u|RAM~1017\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1017_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1016_combout\ & ((\rw_96x8_sync_u|RAM~330_q\))) # (!\rw_96x8_sync_u|RAM~1016_combout\ & (\rw_96x8_sync_u|RAM~322_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~322_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~330_q\,
	datad => \rw_96x8_sync_u|RAM~1016_combout\,
	combout => \rw_96x8_sync_u|RAM~1017_combout\);

-- Location: FF_X19_Y16_N17
\rw_96x8_sync_u|RAM~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~306_q\);

-- Location: FF_X20_Y16_N1
\rw_96x8_sync_u|RAM~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~314_q\);

-- Location: FF_X20_Y19_N15
\rw_96x8_sync_u|RAM~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~58_q\);

-- Location: FF_X19_Y16_N11
\rw_96x8_sync_u|RAM~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~50_q\);

-- Location: LCCOMB_X19_Y16_N10
\rw_96x8_sync_u|RAM~1018\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1018_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~58_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~50_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~58_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~50_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1018_combout\);

-- Location: LCCOMB_X20_Y16_N0
\rw_96x8_sync_u|RAM~1019\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1019_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1018_combout\ & ((\rw_96x8_sync_u|RAM~314_q\))) # (!\rw_96x8_sync_u|RAM~1018_combout\ & (\rw_96x8_sync_u|RAM~306_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~306_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~314_q\,
	datad => \rw_96x8_sync_u|RAM~1018_combout\,
	combout => \rw_96x8_sync_u|RAM~1019_combout\);

-- Location: LCCOMB_X20_Y16_N18
\rw_96x8_sync_u|RAM~1020\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1020_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1017_combout\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~1019_combout\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1017_combout\,
	datac => \rw_96x8_sync_u|RAM~1019_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1020_combout\);

-- Location: LCCOMB_X20_Y16_N4
\rw_96x8_sync_u|RAM~1023\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1023_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1020_combout\ & (\rw_96x8_sync_u|RAM~1022_combout\)) # (!\rw_96x8_sync_u|RAM~1020_combout\ & ((\rw_96x8_sync_u|RAM~1015_combout\))))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1022_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~1015_combout\,
	datad => \rw_96x8_sync_u|RAM~1020_combout\,
	combout => \rw_96x8_sync_u|RAM~1023_combout\);

-- Location: LCCOMB_X22_Y26_N2
\rw_96x8_sync_u|RAM~1034\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1034_combout\ = (\ram_address[3]~4_combout\ & (((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1023_combout\))) # (!\ram_address[2]~5_combout\ & 
-- (\rw_96x8_sync_u|RAM~1033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1033_combout\,
	datab => \rw_96x8_sync_u|RAM~1023_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \ram_address[2]~5_combout\,
	combout => \rw_96x8_sync_u|RAM~1034_combout\);

-- Location: LCCOMB_X22_Y26_N4
\rw_96x8_sync_u|RAM~1045\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1045_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1034_combout\ & ((\rw_96x8_sync_u|RAM~1044_combout\))) # (!\rw_96x8_sync_u|RAM~1034_combout\ & (\rw_96x8_sync_u|RAM~1013_combout\)))) # (!\ram_address[3]~4_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1013_combout\,
	datab => \rw_96x8_sync_u|RAM~1044_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \rw_96x8_sync_u|RAM~1034_combout\,
	combout => \rw_96x8_sync_u|RAM~1045_combout\);

-- Location: LCCOMB_X22_Y26_N6
\data_out~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~28_combout\ = (\address[7]~input_o\ & (!\address[6]~input_o\ & (\rw_96x8_sync_u|RAM~1045_combout\))) # (!\address[7]~input_o\ & (((\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1045_combout\,
	datac => \address[7]~input_o\,
	datad => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a2\,
	combout => \data_out~28_combout\);

-- Location: FF_X22_Y18_N27
\rw_96x8_sync_u|RAM~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~594_q\);

-- Location: FF_X22_Y18_N17
\rw_96x8_sync_u|RAM~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~602_q\);

-- Location: LCCOMB_X22_Y18_N26
\rw_96x8_sync_u|RAM~1056\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1056_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~602_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~594_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~594_q\,
	datad => \rw_96x8_sync_u|RAM~602_q\,
	combout => \rw_96x8_sync_u|RAM~1056_combout\);

-- Location: FF_X23_Y18_N9
\rw_96x8_sync_u|RAM~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~610_q\);

-- Location: FF_X23_Y18_N19
\rw_96x8_sync_u|RAM~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~618_q\);

-- Location: LCCOMB_X23_Y18_N18
\rw_96x8_sync_u|RAM~1057\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1057_combout\ = (\rw_96x8_sync_u|RAM~1056_combout\ & (((\rw_96x8_sync_u|RAM~618_q\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1056_combout\ & (\rw_96x8_sync_u|RAM~610_q\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1056_combout\,
	datab => \rw_96x8_sync_u|RAM~610_q\,
	datac => \rw_96x8_sync_u|RAM~618_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1057_combout\);

-- Location: FF_X26_Y19_N9
\rw_96x8_sync_u|RAM~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~578_q\);

-- Location: FF_X26_Y19_N3
\rw_96x8_sync_u|RAM~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~562_q\);

-- Location: LCCOMB_X26_Y19_N2
\rw_96x8_sync_u|RAM~1058\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1058_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~578_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~578_q\,
	datac => \rw_96x8_sync_u|RAM~562_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1058_combout\);

-- Location: FF_X24_Y19_N9
\rw_96x8_sync_u|RAM~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~570_q\);

-- Location: FF_X24_Y19_N11
\rw_96x8_sync_u|RAM~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~586_q\);

-- Location: LCCOMB_X24_Y19_N10
\rw_96x8_sync_u|RAM~1059\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1059_combout\ = (\rw_96x8_sync_u|RAM~1058_combout\ & (((\rw_96x8_sync_u|RAM~586_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1058_combout\ & (\rw_96x8_sync_u|RAM~570_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1058_combout\,
	datab => \rw_96x8_sync_u|RAM~570_q\,
	datac => \rw_96x8_sync_u|RAM~586_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1059_combout\);

-- Location: LCCOMB_X23_Y21_N8
\rw_96x8_sync_u|RAM~546feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~546feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \rw_96x8_sync_u|RAM~546feeder_combout\);

-- Location: FF_X23_Y21_N9
\rw_96x8_sync_u|RAM~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~546feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~546_q\);

-- Location: FF_X23_Y21_N11
\rw_96x8_sync_u|RAM~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~554_q\);

-- Location: FF_X24_Y21_N9
\rw_96x8_sync_u|RAM~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~538_q\);

-- Location: FF_X24_Y21_N11
\rw_96x8_sync_u|RAM~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~530_q\);

-- Location: LCCOMB_X24_Y21_N10
\rw_96x8_sync_u|RAM~1060\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1060_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~538_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~530_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~538_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~530_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1060_combout\);

-- Location: LCCOMB_X23_Y21_N10
\rw_96x8_sync_u|RAM~1061\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1061_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1060_combout\ & ((\rw_96x8_sync_u|RAM~554_q\))) # (!\rw_96x8_sync_u|RAM~1060_combout\ & (\rw_96x8_sync_u|RAM~546_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~546_q\,
	datac => \rw_96x8_sync_u|RAM~554_q\,
	datad => \rw_96x8_sync_u|RAM~1060_combout\,
	combout => \rw_96x8_sync_u|RAM~1061_combout\);

-- Location: LCCOMB_X23_Y20_N8
\rw_96x8_sync_u|RAM~1062\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1062_combout\ = (\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\) # ((\rw_96x8_sync_u|RAM~1059_combout\)))) # (!\ram_address[2]~5_combout\ & (!\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[2]~5_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \rw_96x8_sync_u|RAM~1059_combout\,
	datad => \rw_96x8_sync_u|RAM~1061_combout\,
	combout => \rw_96x8_sync_u|RAM~1062_combout\);

-- Location: FF_X23_Y20_N27
\rw_96x8_sync_u|RAM~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~634_q\);

-- Location: FF_X23_Y20_N13
\rw_96x8_sync_u|RAM~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~650_q\);

-- Location: FF_X26_Y20_N27
\rw_96x8_sync_u|RAM~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~626_q\);

-- Location: LCCOMB_X26_Y20_N0
\rw_96x8_sync_u|RAM~642feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~642feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \rw_96x8_sync_u|RAM~642feeder_combout\);

-- Location: FF_X26_Y20_N1
\rw_96x8_sync_u|RAM~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~642feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~642_q\);

-- Location: LCCOMB_X26_Y20_N26
\rw_96x8_sync_u|RAM~1063\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1063_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~642_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~626_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~626_q\,
	datad => \rw_96x8_sync_u|RAM~642_q\,
	combout => \rw_96x8_sync_u|RAM~1063_combout\);

-- Location: LCCOMB_X23_Y20_N12
\rw_96x8_sync_u|RAM~1064\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1064_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1063_combout\ & ((\rw_96x8_sync_u|RAM~650_q\))) # (!\rw_96x8_sync_u|RAM~1063_combout\ & (\rw_96x8_sync_u|RAM~634_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~634_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~650_q\,
	datad => \rw_96x8_sync_u|RAM~1063_combout\,
	combout => \rw_96x8_sync_u|RAM~1064_combout\);

-- Location: LCCOMB_X23_Y20_N6
\rw_96x8_sync_u|RAM~1065\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1065_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1062_combout\ & ((\rw_96x8_sync_u|RAM~1064_combout\))) # (!\rw_96x8_sync_u|RAM~1062_combout\ & (\rw_96x8_sync_u|RAM~1057_combout\)))) # (!\ram_address[3]~4_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1057_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \rw_96x8_sync_u|RAM~1062_combout\,
	datad => \rw_96x8_sync_u|RAM~1064_combout\,
	combout => \rw_96x8_sync_u|RAM~1065_combout\);

-- Location: FF_X16_Y20_N19
\rw_96x8_sync_u|RAM~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~690_q\);

-- Location: FF_X16_Y20_N17
\rw_96x8_sync_u|RAM~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~706_q\);

-- Location: LCCOMB_X16_Y20_N18
\rw_96x8_sync_u|RAM~1046\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1046_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~706_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~690_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~690_q\,
	datad => \rw_96x8_sync_u|RAM~706_q\,
	combout => \rw_96x8_sync_u|RAM~1046_combout\);

-- Location: FF_X17_Y20_N27
\rw_96x8_sync_u|RAM~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~714_q\);

-- Location: FF_X17_Y20_N1
\rw_96x8_sync_u|RAM~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~698_q\);

-- Location: LCCOMB_X17_Y20_N26
\rw_96x8_sync_u|RAM~1047\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1047_combout\ = (\rw_96x8_sync_u|RAM~1046_combout\ & (((\rw_96x8_sync_u|RAM~714_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1046_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~698_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1046_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~714_q\,
	datad => \rw_96x8_sync_u|RAM~698_q\,
	combout => \rw_96x8_sync_u|RAM~1047_combout\);

-- Location: FF_X23_Y22_N1
\rw_96x8_sync_u|RAM~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~738_q\);

-- Location: FF_X23_Y22_N3
\rw_96x8_sync_u|RAM~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~746_q\);

-- Location: FF_X24_Y22_N9
\rw_96x8_sync_u|RAM~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~730_q\);

-- Location: FF_X24_Y22_N3
\rw_96x8_sync_u|RAM~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~722_q\);

-- Location: LCCOMB_X24_Y22_N2
\rw_96x8_sync_u|RAM~1048\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1048_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~730_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~722_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~730_q\,
	datac => \rw_96x8_sync_u|RAM~722_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1048_combout\);

-- Location: LCCOMB_X23_Y22_N2
\rw_96x8_sync_u|RAM~1049\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1049_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1048_combout\ & ((\rw_96x8_sync_u|RAM~746_q\))) # (!\rw_96x8_sync_u|RAM~1048_combout\ & (\rw_96x8_sync_u|RAM~738_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~738_q\,
	datac => \rw_96x8_sync_u|RAM~746_q\,
	datad => \rw_96x8_sync_u|RAM~1048_combout\,
	combout => \rw_96x8_sync_u|RAM~1049_combout\);

-- Location: FF_X26_Y21_N11
\rw_96x8_sync_u|RAM~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~658_q\);

-- Location: LCCOMB_X26_Y21_N8
\rw_96x8_sync_u|RAM~666feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~666feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \rw_96x8_sync_u|RAM~666feeder_combout\);

-- Location: FF_X26_Y21_N9
\rw_96x8_sync_u|RAM~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~666feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~666_q\);

-- Location: LCCOMB_X26_Y21_N10
\rw_96x8_sync_u|RAM~1050\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1050_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~666_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~658_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~658_q\,
	datad => \rw_96x8_sync_u|RAM~666_q\,
	combout => \rw_96x8_sync_u|RAM~1050_combout\);

-- Location: FF_X26_Y22_N11
\rw_96x8_sync_u|RAM~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~682_q\);

-- Location: FF_X26_Y22_N1
\rw_96x8_sync_u|RAM~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~674_q\);

-- Location: LCCOMB_X26_Y22_N10
\rw_96x8_sync_u|RAM~1051\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1051_combout\ = (\rw_96x8_sync_u|RAM~1050_combout\ & (((\rw_96x8_sync_u|RAM~682_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~1050_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~674_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1050_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~682_q\,
	datad => \rw_96x8_sync_u|RAM~674_q\,
	combout => \rw_96x8_sync_u|RAM~1051_combout\);

-- Location: LCCOMB_X22_Y26_N16
\rw_96x8_sync_u|RAM~1052\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1052_combout\ = (\ram_address[2]~5_combout\ & (((\ram_address[3]~4_combout\)))) # (!\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\ & (\rw_96x8_sync_u|RAM~1049_combout\)) # (!\ram_address[3]~4_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1051_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1049_combout\,
	datab => \ram_address[2]~5_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \rw_96x8_sync_u|RAM~1051_combout\,
	combout => \rw_96x8_sync_u|RAM~1052_combout\);

-- Location: FF_X16_Y16_N17
\rw_96x8_sync_u|RAM~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~770_q\);

-- Location: FF_X16_Y16_N3
\rw_96x8_sync_u|RAM~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~754_q\);

-- Location: LCCOMB_X16_Y16_N2
\rw_96x8_sync_u|RAM~1053\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1053_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~770_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~754_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~770_q\,
	datac => \rw_96x8_sync_u|RAM~754_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1053_combout\);

-- Location: FF_X17_Y16_N17
\rw_96x8_sync_u|RAM~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~762_q\);

-- Location: FF_X17_Y16_N19
\rw_96x8_sync_u|RAM~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~778_q\);

-- Location: LCCOMB_X17_Y16_N18
\rw_96x8_sync_u|RAM~1054\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1054_combout\ = (\rw_96x8_sync_u|RAM~1053_combout\ & (((\rw_96x8_sync_u|RAM~778_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1053_combout\ & (\rw_96x8_sync_u|RAM~762_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1053_combout\,
	datab => \rw_96x8_sync_u|RAM~762_q\,
	datac => \rw_96x8_sync_u|RAM~778_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1054_combout\);

-- Location: LCCOMB_X22_Y20_N20
\rw_96x8_sync_u|RAM~1055\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1055_combout\ = (\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1052_combout\ & ((\rw_96x8_sync_u|RAM~1054_combout\))) # (!\rw_96x8_sync_u|RAM~1052_combout\ & (\rw_96x8_sync_u|RAM~1047_combout\)))) # (!\ram_address[2]~5_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1047_combout\,
	datab => \ram_address[2]~5_combout\,
	datac => \rw_96x8_sync_u|RAM~1052_combout\,
	datad => \rw_96x8_sync_u|RAM~1054_combout\,
	combout => \rw_96x8_sync_u|RAM~1055_combout\);

-- Location: LCCOMB_X22_Y20_N14
\data_out~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~29_combout\ = (\data_out~1_combout\ & ((\address[4]~input_o\ & ((\rw_96x8_sync_u|RAM~1055_combout\))) # (!\address[4]~input_o\ & (\rw_96x8_sync_u|RAM~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1065_combout\,
	datab => \rw_96x8_sync_u|RAM~1055_combout\,
	datac => \data_out~1_combout\,
	datad => \address[4]~input_o\,
	combout => \data_out~29_combout\);

-- Location: IOIBUF_X30_Y29_N1
\port_in_12[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(2),
	o => \port_in_12[2]~input_o\);

-- Location: IOIBUF_X16_Y29_N29
\port_in_08[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(2),
	o => \port_in_08[2]~input_o\);

-- Location: IOIBUF_X26_Y29_N8
\port_in_04[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(2),
	o => \port_in_04[2]~input_o\);

-- Location: IOIBUF_X23_Y29_N29
\port_in_00[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(2),
	o => \port_in_00[2]~input_o\);

-- Location: LCCOMB_X22_Y26_N26
\data_out~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~34_combout\ = (\address[2]~input_o\ & ((\port_in_04[2]~input_o\) # ((\address[3]~input_o\)))) # (!\address[2]~input_o\ & (((\port_in_00[2]~input_o\ & !\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \port_in_04[2]~input_o\,
	datac => \port_in_00[2]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~34_combout\);

-- Location: LCCOMB_X22_Y26_N20
\data_out~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~35_combout\ = (\data_out~34_combout\ & ((\port_in_12[2]~input_o\) # ((!\address[3]~input_o\)))) # (!\data_out~34_combout\ & (((\port_in_08[2]~input_o\ & \address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_12[2]~input_o\,
	datab => \port_in_08[2]~input_o\,
	datac => \data_out~34_combout\,
	datad => \address[3]~input_o\,
	combout => \data_out~35_combout\);

-- Location: IOIBUF_X26_Y29_N29
\port_in_01[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(2),
	o => \port_in_01[2]~input_o\);

-- Location: IOIBUF_X16_Y29_N22
\port_in_05[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(2),
	o => \port_in_05[2]~input_o\);

-- Location: LCCOMB_X22_Y26_N22
\data_out~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~32_combout\ = (\address[2]~input_o\ & (((\port_in_05[2]~input_o\) # (\address[3]~input_o\)))) # (!\address[2]~input_o\ & (\port_in_01[2]~input_o\ & ((!\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[2]~input_o\,
	datab => \port_in_05[2]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~32_combout\);

-- Location: IOIBUF_X30_Y29_N8
\port_in_13[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(2),
	o => \port_in_13[2]~input_o\);

-- Location: IOIBUF_X21_Y29_N15
\port_in_09[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(2),
	o => \port_in_09[2]~input_o\);

-- Location: LCCOMB_X22_Y26_N0
\data_out~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~33_combout\ = (\data_out~32_combout\ & ((\port_in_13[2]~input_o\) # ((!\address[3]~input_o\)))) # (!\data_out~32_combout\ & (((\port_in_09[2]~input_o\ & \address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~32_combout\,
	datab => \port_in_13[2]~input_o\,
	datac => \port_in_09[2]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~33_combout\);

-- Location: LCCOMB_X22_Y26_N14
\data_out~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~36_combout\ = (\address[0]~input_o\ & (((\data_out~33_combout\) # (\address[1]~input_o\)))) # (!\address[0]~input_o\ & (\data_out~35_combout\ & ((!\address[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \data_out~35_combout\,
	datac => \data_out~33_combout\,
	datad => \address[1]~input_o\,
	combout => \data_out~36_combout\);

-- Location: IOIBUF_X23_Y29_N1
\port_in_07[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(2),
	o => \port_in_07[2]~input_o\);

-- Location: IOIBUF_X23_Y29_N15
\port_in_15[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(2),
	o => \port_in_15[2]~input_o\);

-- Location: IOIBUF_X21_Y29_N22
\port_in_03[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(2),
	o => \port_in_03[2]~input_o\);

-- Location: IOIBUF_X21_Y29_N29
\port_in_11[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(2),
	o => \port_in_11[2]~input_o\);

-- Location: LCCOMB_X22_Y26_N8
\data_out~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~37_combout\ = (\address[2]~input_o\ & (((\address[3]~input_o\)))) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\port_in_11[2]~input_o\))) # (!\address[3]~input_o\ & (\port_in_03[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_03[2]~input_o\,
	datab => \port_in_11[2]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~37_combout\);

-- Location: LCCOMB_X22_Y26_N10
\data_out~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~38_combout\ = (\address[2]~input_o\ & ((\data_out~37_combout\ & ((\port_in_15[2]~input_o\))) # (!\data_out~37_combout\ & (\port_in_07[2]~input_o\)))) # (!\address[2]~input_o\ & (((\data_out~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \port_in_07[2]~input_o\,
	datac => \port_in_15[2]~input_o\,
	datad => \data_out~37_combout\,
	combout => \data_out~38_combout\);

-- Location: IOIBUF_X23_Y29_N22
\port_in_06[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(2),
	o => \port_in_06[2]~input_o\);

-- Location: IOIBUF_X14_Y29_N29
\port_in_02[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(2),
	o => \port_in_02[2]~input_o\);

-- Location: IOIBUF_X21_Y29_N8
\port_in_10[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(2),
	o => \port_in_10[2]~input_o\);

-- Location: LCCOMB_X22_Y26_N18
\data_out~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~30_combout\ = (\address[2]~input_o\ & (((\address[3]~input_o\)))) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\port_in_10[2]~input_o\))) # (!\address[3]~input_o\ & (\port_in_02[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \port_in_02[2]~input_o\,
	datac => \port_in_10[2]~input_o\,
	datad => \address[3]~input_o\,
	combout => \data_out~30_combout\);

-- Location: IOIBUF_X14_Y29_N1
\port_in_14[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(2),
	o => \port_in_14[2]~input_o\);

-- Location: LCCOMB_X22_Y26_N12
\data_out~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~31_combout\ = (\data_out~30_combout\ & (((\port_in_14[2]~input_o\) # (!\address[2]~input_o\)))) # (!\data_out~30_combout\ & (\port_in_06[2]~input_o\ & (\address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[2]~input_o\,
	datab => \data_out~30_combout\,
	datac => \address[2]~input_o\,
	datad => \port_in_14[2]~input_o\,
	combout => \data_out~31_combout\);

-- Location: LCCOMB_X22_Y26_N28
\data_out~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~39_combout\ = (\address[1]~input_o\ & ((\data_out~36_combout\ & (\data_out~38_combout\)) # (!\data_out~36_combout\ & ((\data_out~31_combout\))))) # (!\address[1]~input_o\ & (\data_out~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \data_out~36_combout\,
	datac => \data_out~38_combout\,
	datad => \data_out~31_combout\,
	combout => \data_out~39_combout\);

-- Location: LCCOMB_X22_Y26_N30
\data_out~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~40_combout\ = (\data_out~28_combout\) # ((\data_out~29_combout\) # ((\data_out~13_combout\ & \data_out~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~28_combout\,
	datab => \data_out~13_combout\,
	datac => \data_out~29_combout\,
	datad => \data_out~39_combout\,
	combout => \data_out~40_combout\);

-- Location: IOIBUF_X0_Y12_N15
\data_in[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(3),
	o => \data_in[3]~input_o\);

-- Location: FF_X23_Y22_N13
\rw_96x8_sync_u|RAM~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~739_q\);

-- Location: FF_X23_Y22_N31
\rw_96x8_sync_u|RAM~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~747_q\);

-- Location: FF_X24_Y22_N5
\rw_96x8_sync_u|RAM~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~731_q\);

-- Location: FF_X24_Y22_N15
\rw_96x8_sync_u|RAM~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~723_q\);

-- Location: LCCOMB_X24_Y22_N14
\rw_96x8_sync_u|RAM~1110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1110_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~731_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~723_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~731_q\,
	datac => \rw_96x8_sync_u|RAM~723_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1110_combout\);

-- Location: LCCOMB_X23_Y22_N30
\rw_96x8_sync_u|RAM~1111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1111_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1110_combout\ & ((\rw_96x8_sync_u|RAM~747_q\))) # (!\rw_96x8_sync_u|RAM~1110_combout\ & (\rw_96x8_sync_u|RAM~739_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~739_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~747_q\,
	datad => \rw_96x8_sync_u|RAM~1110_combout\,
	combout => \rw_96x8_sync_u|RAM~1111_combout\);

-- Location: FF_X26_Y22_N13
\rw_96x8_sync_u|RAM~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~675_q\);

-- Location: FF_X26_Y21_N23
\rw_96x8_sync_u|RAM~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~659_q\);

-- Location: LCCOMB_X26_Y21_N4
\rw_96x8_sync_u|RAM~667feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~667feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~667feeder_combout\);

-- Location: FF_X26_Y21_N5
\rw_96x8_sync_u|RAM~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~667feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~667_q\);

-- Location: LCCOMB_X26_Y21_N22
\rw_96x8_sync_u|RAM~1112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1112_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~667_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~659_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~659_q\,
	datad => \rw_96x8_sync_u|RAM~667_q\,
	combout => \rw_96x8_sync_u|RAM~1112_combout\);

-- Location: FF_X26_Y22_N7
\rw_96x8_sync_u|RAM~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~683_q\);

-- Location: LCCOMB_X26_Y22_N6
\rw_96x8_sync_u|RAM~1113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1113_combout\ = (\rw_96x8_sync_u|RAM~1112_combout\ & (((\rw_96x8_sync_u|RAM~683_q\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1112_combout\ & (\rw_96x8_sync_u|RAM~675_q\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~675_q\,
	datab => \rw_96x8_sync_u|RAM~1112_combout\,
	datac => \rw_96x8_sync_u|RAM~683_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1113_combout\);

-- Location: LCCOMB_X20_Y22_N26
\rw_96x8_sync_u|RAM~1114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1114_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1111_combout\) # ((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & (((!\ram_address[2]~5_combout\ & \rw_96x8_sync_u|RAM~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1111_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1113_combout\,
	combout => \rw_96x8_sync_u|RAM~1114_combout\);

-- Location: FF_X17_Y16_N21
\rw_96x8_sync_u|RAM~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~763_q\);

-- Location: LCCOMB_X16_Y16_N4
\rw_96x8_sync_u|RAM~771feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~771feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~771feeder_combout\);

-- Location: FF_X16_Y16_N5
\rw_96x8_sync_u|RAM~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~771feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~771_q\);

-- Location: FF_X16_Y16_N7
\rw_96x8_sync_u|RAM~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~755_q\);

-- Location: LCCOMB_X16_Y16_N6
\rw_96x8_sync_u|RAM~1115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1115_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~771_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~755_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~771_q\,
	datac => \rw_96x8_sync_u|RAM~755_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1115_combout\);

-- Location: FF_X20_Y22_N13
\rw_96x8_sync_u|RAM~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~779_q\);

-- Location: LCCOMB_X20_Y22_N12
\rw_96x8_sync_u|RAM~1116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1116_combout\ = (\rw_96x8_sync_u|RAM~1115_combout\ & (((\rw_96x8_sync_u|RAM~779_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1115_combout\ & (\rw_96x8_sync_u|RAM~763_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~763_q\,
	datab => \rw_96x8_sync_u|RAM~1115_combout\,
	datac => \rw_96x8_sync_u|RAM~779_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1116_combout\);

-- Location: FF_X17_Y20_N29
\rw_96x8_sync_u|RAM~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~699_q\);

-- Location: FF_X16_Y20_N5
\rw_96x8_sync_u|RAM~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~707_q\);

-- Location: FF_X16_Y20_N31
\rw_96x8_sync_u|RAM~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~691_q\);

-- Location: LCCOMB_X16_Y20_N30
\rw_96x8_sync_u|RAM~1108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1108_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~707_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~691_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~707_q\,
	datac => \rw_96x8_sync_u|RAM~691_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1108_combout\);

-- Location: FF_X20_Y22_N25
\rw_96x8_sync_u|RAM~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~715_q\);

-- Location: LCCOMB_X20_Y22_N24
\rw_96x8_sync_u|RAM~1109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1109_combout\ = (\rw_96x8_sync_u|RAM~1108_combout\ & (((\rw_96x8_sync_u|RAM~715_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1108_combout\ & (\rw_96x8_sync_u|RAM~699_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~699_q\,
	datab => \rw_96x8_sync_u|RAM~1108_combout\,
	datac => \rw_96x8_sync_u|RAM~715_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1109_combout\);

-- Location: LCCOMB_X20_Y22_N14
\rw_96x8_sync_u|RAM~1117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1117_combout\ = (\rw_96x8_sync_u|RAM~1114_combout\ & ((\rw_96x8_sync_u|RAM~1116_combout\) # ((!\ram_address[2]~5_combout\)))) # (!\rw_96x8_sync_u|RAM~1114_combout\ & (((\ram_address[2]~5_combout\ & \rw_96x8_sync_u|RAM~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1114_combout\,
	datab => \rw_96x8_sync_u|RAM~1116_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1109_combout\,
	combout => \rw_96x8_sync_u|RAM~1117_combout\);

-- Location: FF_X26_Y20_N7
\rw_96x8_sync_u|RAM~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~627_q\);

-- Location: FF_X26_Y20_N21
\rw_96x8_sync_u|RAM~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~643_q\);

-- Location: LCCOMB_X26_Y20_N6
\rw_96x8_sync_u|RAM~1125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1125_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~643_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~627_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~627_q\,
	datad => \rw_96x8_sync_u|RAM~643_q\,
	combout => \rw_96x8_sync_u|RAM~1125_combout\);

-- Location: FF_X23_Y20_N3
\rw_96x8_sync_u|RAM~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~651_q\);

-- Location: FF_X23_Y20_N25
\rw_96x8_sync_u|RAM~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~635_q\);

-- Location: LCCOMB_X23_Y20_N2
\rw_96x8_sync_u|RAM~1126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1126_combout\ = (\rw_96x8_sync_u|RAM~1125_combout\ & (((\rw_96x8_sync_u|RAM~651_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1125_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~635_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1125_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~651_q\,
	datad => \rw_96x8_sync_u|RAM~635_q\,
	combout => \rw_96x8_sync_u|RAM~1126_combout\);

-- Location: FF_X23_Y18_N5
\rw_96x8_sync_u|RAM~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~611_q\);

-- Location: FF_X23_Y18_N23
\rw_96x8_sync_u|RAM~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~619_q\);

-- Location: FF_X22_Y18_N5
\rw_96x8_sync_u|RAM~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~603_q\);

-- Location: FF_X22_Y18_N7
\rw_96x8_sync_u|RAM~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~595_q\);

-- Location: LCCOMB_X22_Y18_N6
\rw_96x8_sync_u|RAM~1118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1118_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~603_q\) # ((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~595_q\ & !\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~603_q\,
	datac => \rw_96x8_sync_u|RAM~595_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1118_combout\);

-- Location: LCCOMB_X23_Y18_N22
\rw_96x8_sync_u|RAM~1119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1119_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1118_combout\ & ((\rw_96x8_sync_u|RAM~619_q\))) # (!\rw_96x8_sync_u|RAM~1118_combout\ & (\rw_96x8_sync_u|RAM~611_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~611_q\,
	datac => \rw_96x8_sync_u|RAM~619_q\,
	datad => \rw_96x8_sync_u|RAM~1118_combout\,
	combout => \rw_96x8_sync_u|RAM~1119_combout\);

-- Location: FF_X23_Y21_N13
\rw_96x8_sync_u|RAM~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~547_q\);

-- Location: FF_X23_Y21_N7
\rw_96x8_sync_u|RAM~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~555_q\);

-- Location: FF_X24_Y21_N5
\rw_96x8_sync_u|RAM~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~539_q\);

-- Location: FF_X24_Y21_N15
\rw_96x8_sync_u|RAM~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~531_q\);

-- Location: LCCOMB_X24_Y21_N14
\rw_96x8_sync_u|RAM~1122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1122_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~539_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~531_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~539_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~531_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1122_combout\);

-- Location: LCCOMB_X23_Y21_N6
\rw_96x8_sync_u|RAM~1123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1123_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1122_combout\ & ((\rw_96x8_sync_u|RAM~555_q\))) # (!\rw_96x8_sync_u|RAM~1122_combout\ & (\rw_96x8_sync_u|RAM~547_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~547_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~555_q\,
	datad => \rw_96x8_sync_u|RAM~1122_combout\,
	combout => \rw_96x8_sync_u|RAM~1123_combout\);

-- Location: FF_X26_Y19_N5
\rw_96x8_sync_u|RAM~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~579_q\);

-- Location: FF_X26_Y19_N31
\rw_96x8_sync_u|RAM~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~563_q\);

-- Location: LCCOMB_X26_Y19_N30
\rw_96x8_sync_u|RAM~1120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1120_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~579_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~563_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~579_q\,
	datac => \rw_96x8_sync_u|RAM~563_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1120_combout\);

-- Location: FF_X24_Y19_N5
\rw_96x8_sync_u|RAM~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~571_q\);

-- Location: FF_X24_Y19_N15
\rw_96x8_sync_u|RAM~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~587_q\);

-- Location: LCCOMB_X24_Y19_N14
\rw_96x8_sync_u|RAM~1121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1121_combout\ = (\rw_96x8_sync_u|RAM~1120_combout\ & (((\rw_96x8_sync_u|RAM~587_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1120_combout\ & (\rw_96x8_sync_u|RAM~571_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1120_combout\,
	datab => \rw_96x8_sync_u|RAM~571_q\,
	datac => \rw_96x8_sync_u|RAM~587_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1121_combout\);

-- Location: LCCOMB_X24_Y20_N12
\rw_96x8_sync_u|RAM~1124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1124_combout\ = (\ram_address[3]~4_combout\ & (((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1121_combout\))) # (!\ram_address[2]~5_combout\ & 
-- (\rw_96x8_sync_u|RAM~1123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1123_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1121_combout\,
	combout => \rw_96x8_sync_u|RAM~1124_combout\);

-- Location: LCCOMB_X24_Y20_N14
\rw_96x8_sync_u|RAM~1127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1127_combout\ = (\rw_96x8_sync_u|RAM~1124_combout\ & ((\rw_96x8_sync_u|RAM~1126_combout\) # ((!\ram_address[3]~4_combout\)))) # (!\rw_96x8_sync_u|RAM~1124_combout\ & (((\rw_96x8_sync_u|RAM~1119_combout\ & \ram_address[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1126_combout\,
	datab => \rw_96x8_sync_u|RAM~1119_combout\,
	datac => \rw_96x8_sync_u|RAM~1124_combout\,
	datad => \ram_address[3]~4_combout\,
	combout => \rw_96x8_sync_u|RAM~1127_combout\);

-- Location: LCCOMB_X24_Y20_N8
\data_out~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~42_combout\ = (\data_out~1_combout\ & ((\address[4]~input_o\ & (\rw_96x8_sync_u|RAM~1117_combout\)) # (!\address[4]~input_o\ & ((\rw_96x8_sync_u|RAM~1127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1117_combout\,
	datab => \rw_96x8_sync_u|RAM~1127_combout\,
	datac => \address[4]~input_o\,
	datad => \data_out~1_combout\,
	combout => \data_out~42_combout\);

-- Location: FF_X16_Y19_N23
\rw_96x8_sync_u|RAM~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~195_q\);

-- Location: FF_X16_Y19_N17
\rw_96x8_sync_u|RAM~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~451_q\);

-- Location: FF_X19_Y19_N7
\rw_96x8_sync_u|RAM~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~67_q\);

-- Location: FF_X19_Y19_N13
\rw_96x8_sync_u|RAM~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~323_q\);

-- Location: LCCOMB_X19_Y19_N6
\rw_96x8_sync_u|RAM~1068\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1068_combout\ = (\ram_address[5]~0_combout\ & ((\ram_address[4]~2_combout\) # ((\rw_96x8_sync_u|RAM~323_q\)))) # (!\ram_address[5]~0_combout\ & (!\ram_address[4]~2_combout\ & (\rw_96x8_sync_u|RAM~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~67_q\,
	datad => \rw_96x8_sync_u|RAM~323_q\,
	combout => \rw_96x8_sync_u|RAM~1068_combout\);

-- Location: LCCOMB_X16_Y19_N16
\rw_96x8_sync_u|RAM~1069\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1069_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1068_combout\ & ((\rw_96x8_sync_u|RAM~451_q\))) # (!\rw_96x8_sync_u|RAM~1068_combout\ & (\rw_96x8_sync_u|RAM~195_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~195_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~451_q\,
	datad => \rw_96x8_sync_u|RAM~1068_combout\,
	combout => \rw_96x8_sync_u|RAM~1069_combout\);

-- Location: FF_X19_Y18_N13
\rw_96x8_sync_u|RAM~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~179_q\);

-- Location: FF_X19_Y16_N21
\rw_96x8_sync_u|RAM~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~307_q\);

-- Location: FF_X19_Y16_N23
\rw_96x8_sync_u|RAM~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~51_q\);

-- Location: LCCOMB_X19_Y16_N22
\rw_96x8_sync_u|RAM~1070\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1070_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~307_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~307_q\,
	datac => \rw_96x8_sync_u|RAM~51_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1070_combout\);

-- Location: FF_X19_Y18_N31
\rw_96x8_sync_u|RAM~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~435_q\);

-- Location: LCCOMB_X19_Y18_N30
\rw_96x8_sync_u|RAM~1071\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1071_combout\ = (\rw_96x8_sync_u|RAM~1070_combout\ & (((\rw_96x8_sync_u|RAM~435_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1070_combout\ & (\rw_96x8_sync_u|RAM~179_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~179_q\,
	datab => \rw_96x8_sync_u|RAM~1070_combout\,
	datac => \rw_96x8_sync_u|RAM~435_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1071_combout\);

-- Location: LCCOMB_X21_Y22_N12
\rw_96x8_sync_u|RAM~1072\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1072_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1069_combout\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & (((!\ram_address[0]~3_combout\ & \rw_96x8_sync_u|RAM~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1069_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \rw_96x8_sync_u|RAM~1071_combout\,
	combout => \rw_96x8_sync_u|RAM~1072_combout\);

-- Location: LCCOMB_X20_Y19_N0
\rw_96x8_sync_u|RAM~331feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~331feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~331feeder_combout\);

-- Location: FF_X20_Y19_N1
\rw_96x8_sync_u|RAM~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~331feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~331_q\);

-- Location: FF_X17_Y21_N9
\rw_96x8_sync_u|RAM~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~75_q\);

-- Location: LCCOMB_X17_Y21_N8
\rw_96x8_sync_u|RAM~1073\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1073_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~331_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~75_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~331_q\,
	datac => \rw_96x8_sync_u|RAM~75_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1073_combout\);

-- Location: FF_X17_Y21_N23
\rw_96x8_sync_u|RAM~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~203_q\);

-- Location: FF_X17_Y19_N21
\rw_96x8_sync_u|RAM~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~459_q\);

-- Location: LCCOMB_X17_Y19_N20
\rw_96x8_sync_u|RAM~1074\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1074_combout\ = (\rw_96x8_sync_u|RAM~1073_combout\ & (((\rw_96x8_sync_u|RAM~459_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1073_combout\ & (\rw_96x8_sync_u|RAM~203_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1073_combout\,
	datab => \rw_96x8_sync_u|RAM~203_q\,
	datac => \rw_96x8_sync_u|RAM~459_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1074_combout\);

-- Location: FF_X20_Y16_N7
\rw_96x8_sync_u|RAM~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~315_q\);

-- Location: FF_X20_Y16_N17
\rw_96x8_sync_u|RAM~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~59_q\);

-- Location: LCCOMB_X20_Y16_N16
\rw_96x8_sync_u|RAM~1066\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1066_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~315_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~59_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~315_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~59_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1066_combout\);

-- Location: FF_X21_Y22_N11
\rw_96x8_sync_u|RAM~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~443_q\);

-- Location: FF_X21_Y22_N1
\rw_96x8_sync_u|RAM~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~187_q\);

-- Location: LCCOMB_X21_Y22_N10
\rw_96x8_sync_u|RAM~1067\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1067_combout\ = (\rw_96x8_sync_u|RAM~1066_combout\ & (((\rw_96x8_sync_u|RAM~443_q\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1066_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1066_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~443_q\,
	datad => \rw_96x8_sync_u|RAM~187_q\,
	combout => \rw_96x8_sync_u|RAM~1067_combout\);

-- Location: LCCOMB_X21_Y22_N6
\rw_96x8_sync_u|RAM~1075\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1075_combout\ = (\rw_96x8_sync_u|RAM~1072_combout\ & ((\rw_96x8_sync_u|RAM~1074_combout\) # ((!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1072_combout\ & (((\ram_address[0]~3_combout\ & \rw_96x8_sync_u|RAM~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1072_combout\,
	datab => \rw_96x8_sync_u|RAM~1074_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \rw_96x8_sync_u|RAM~1067_combout\,
	combout => \rw_96x8_sync_u|RAM~1075_combout\);

-- Location: LCCOMB_X16_Y25_N6
\rw_96x8_sync_u|RAM~27feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~27feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~27feeder_combout\);

-- Location: FF_X16_Y25_N7
\rw_96x8_sync_u|RAM~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~27feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~27_q\);

-- Location: FF_X16_Y23_N15
\rw_96x8_sync_u|RAM~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~19_q\);

-- Location: LCCOMB_X16_Y23_N14
\rw_96x8_sync_u|RAM~1090\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1090_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~27_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~19_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~27_q\,
	datac => \rw_96x8_sync_u|RAM~19_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1090_combout\);

-- Location: FF_X17_Y25_N7
\rw_96x8_sync_u|RAM~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~283_q\);

-- Location: FF_X17_Y23_N23
\rw_96x8_sync_u|RAM~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~275_q\);

-- Location: LCCOMB_X17_Y25_N6
\rw_96x8_sync_u|RAM~1091\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1091_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1090_combout\ & (\rw_96x8_sync_u|RAM~283_q\)) # (!\rw_96x8_sync_u|RAM~1090_combout\ & ((\rw_96x8_sync_u|RAM~275_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1090_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1090_combout\,
	datac => \rw_96x8_sync_u|RAM~283_q\,
	datad => \rw_96x8_sync_u|RAM~275_q\,
	combout => \rw_96x8_sync_u|RAM~1091_combout\);

-- Location: FF_X17_Y23_N13
\rw_96x8_sync_u|RAM~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~291_q\);

-- Location: FF_X17_Y25_N21
\rw_96x8_sync_u|RAM~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~299_q\);

-- Location: LCCOMB_X16_Y25_N4
\rw_96x8_sync_u|RAM~43feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~43feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~43feeder_combout\);

-- Location: FF_X16_Y25_N5
\rw_96x8_sync_u|RAM~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~43feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~43_q\);

-- Location: FF_X16_Y23_N5
\rw_96x8_sync_u|RAM~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~35_q\);

-- Location: LCCOMB_X16_Y23_N4
\rw_96x8_sync_u|RAM~1088\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1088_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~43_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~35_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~43_q\,
	datac => \rw_96x8_sync_u|RAM~35_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1088_combout\);

-- Location: LCCOMB_X17_Y25_N20
\rw_96x8_sync_u|RAM~1089\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1089_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1088_combout\ & ((\rw_96x8_sync_u|RAM~299_q\))) # (!\rw_96x8_sync_u|RAM~1088_combout\ & (\rw_96x8_sync_u|RAM~291_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~291_q\,
	datac => \rw_96x8_sync_u|RAM~299_q\,
	datad => \rw_96x8_sync_u|RAM~1088_combout\,
	combout => \rw_96x8_sync_u|RAM~1089_combout\);

-- Location: LCCOMB_X20_Y25_N22
\rw_96x8_sync_u|RAM~1092\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1092_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1089_combout\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1091_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~1089_combout\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1092_combout\);

-- Location: LCCOMB_X19_Y25_N6
\rw_96x8_sync_u|RAM~171feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~171feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~171feeder_combout\);

-- Location: FF_X19_Y25_N7
\rw_96x8_sync_u|RAM~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~171feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~171_q\);

-- Location: FF_X19_Y23_N7
\rw_96x8_sync_u|RAM~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~163_q\);

-- Location: LCCOMB_X19_Y23_N6
\rw_96x8_sync_u|RAM~1093\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1093_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~171_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~163_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~171_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~163_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1093_combout\);

-- Location: FF_X20_Y25_N9
\rw_96x8_sync_u|RAM~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~427_q\);

-- Location: LCCOMB_X20_Y23_N14
\rw_96x8_sync_u|RAM~419feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~419feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~419feeder_combout\);

-- Location: FF_X20_Y23_N15
\rw_96x8_sync_u|RAM~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~419feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~419_q\);

-- Location: LCCOMB_X20_Y25_N8
\rw_96x8_sync_u|RAM~1094\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1094_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1093_combout\ & (\rw_96x8_sync_u|RAM~427_q\)) # (!\rw_96x8_sync_u|RAM~1093_combout\ & ((\rw_96x8_sync_u|RAM~419_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1093_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1093_combout\,
	datac => \rw_96x8_sync_u|RAM~427_q\,
	datad => \rw_96x8_sync_u|RAM~419_q\,
	combout => \rw_96x8_sync_u|RAM~1094_combout\);

-- Location: LCCOMB_X19_Y25_N4
\rw_96x8_sync_u|RAM~155feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~155feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~155feeder_combout\);

-- Location: FF_X19_Y25_N5
\rw_96x8_sync_u|RAM~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~155feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~155_q\);

-- Location: FF_X19_Y23_N5
\rw_96x8_sync_u|RAM~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~147_q\);

-- Location: LCCOMB_X19_Y23_N4
\rw_96x8_sync_u|RAM~1086\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1086_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~155_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~147_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~155_q\,
	datac => \rw_96x8_sync_u|RAM~147_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1086_combout\);

-- Location: FF_X20_Y25_N21
\rw_96x8_sync_u|RAM~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~411_q\);

-- Location: LCCOMB_X20_Y23_N12
\rw_96x8_sync_u|RAM~403feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~403feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~403feeder_combout\);

-- Location: FF_X20_Y23_N13
\rw_96x8_sync_u|RAM~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~403feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~403_q\);

-- Location: LCCOMB_X20_Y25_N20
\rw_96x8_sync_u|RAM~1087\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1087_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1086_combout\ & (\rw_96x8_sync_u|RAM~411_q\)) # (!\rw_96x8_sync_u|RAM~1086_combout\ & ((\rw_96x8_sync_u|RAM~403_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1086_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1086_combout\,
	datac => \rw_96x8_sync_u|RAM~411_q\,
	datad => \rw_96x8_sync_u|RAM~403_q\,
	combout => \rw_96x8_sync_u|RAM~1087_combout\);

-- Location: LCCOMB_X20_Y25_N26
\rw_96x8_sync_u|RAM~1095\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1095_combout\ = (\rw_96x8_sync_u|RAM~1092_combout\ & (((\rw_96x8_sync_u|RAM~1094_combout\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1092_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1092_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~1094_combout\,
	datad => \rw_96x8_sync_u|RAM~1087_combout\,
	combout => \rw_96x8_sync_u|RAM~1095_combout\);

-- Location: FF_X22_Y25_N21
\rw_96x8_sync_u|RAM~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~211_q\);

-- Location: FF_X21_Y25_N15
\rw_96x8_sync_u|RAM~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~227_q\);

-- Location: LCCOMB_X22_Y25_N20
\rw_96x8_sync_u|RAM~1076\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1076_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~227_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~211_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~211_q\,
	datad => \rw_96x8_sync_u|RAM~227_q\,
	combout => \rw_96x8_sync_u|RAM~1076_combout\);

-- Location: FF_X21_Y24_N25
\rw_96x8_sync_u|RAM~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~483_q\);

-- Location: FF_X22_Y25_N27
\rw_96x8_sync_u|RAM~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~467_q\);

-- Location: LCCOMB_X21_Y24_N24
\rw_96x8_sync_u|RAM~1077\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1077_combout\ = (\rw_96x8_sync_u|RAM~1076_combout\ & (((\rw_96x8_sync_u|RAM~483_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~1076_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~467_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1076_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~483_q\,
	datad => \rw_96x8_sync_u|RAM~467_q\,
	combout => \rw_96x8_sync_u|RAM~1077_combout\);

-- Location: FF_X20_Y27_N7
\rw_96x8_sync_u|RAM~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~91_q\);

-- Location: FF_X21_Y27_N5
\rw_96x8_sync_u|RAM~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~107_q\);

-- Location: LCCOMB_X20_Y27_N6
\rw_96x8_sync_u|RAM~1078\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1078_combout\ = (\ram_address[5]~0_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~107_q\))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~91_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~91_q\,
	datad => \rw_96x8_sync_u|RAM~107_q\,
	combout => \rw_96x8_sync_u|RAM~1078_combout\);

-- Location: FF_X20_Y27_N5
\rw_96x8_sync_u|RAM~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~347_q\);

-- Location: FF_X21_Y27_N31
\rw_96x8_sync_u|RAM~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~363_q\);

-- Location: LCCOMB_X21_Y27_N30
\rw_96x8_sync_u|RAM~1079\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1079_combout\ = (\rw_96x8_sync_u|RAM~1078_combout\ & (((\rw_96x8_sync_u|RAM~363_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1078_combout\ & (\rw_96x8_sync_u|RAM~347_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1078_combout\,
	datab => \rw_96x8_sync_u|RAM~347_q\,
	datac => \rw_96x8_sync_u|RAM~363_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1079_combout\);

-- Location: FF_X22_Y24_N5
\rw_96x8_sync_u|RAM~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~99_q\);

-- Location: FF_X23_Y24_N31
\rw_96x8_sync_u|RAM~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~83_q\);

-- Location: LCCOMB_X23_Y24_N30
\rw_96x8_sync_u|RAM~1080\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1080_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~99_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~83_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~99_q\,
	datac => \rw_96x8_sync_u|RAM~83_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1080_combout\);

-- Location: FF_X23_Y24_N29
\rw_96x8_sync_u|RAM~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~339_q\);

-- Location: FF_X22_Y24_N23
\rw_96x8_sync_u|RAM~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~355_q\);

-- Location: LCCOMB_X22_Y24_N22
\rw_96x8_sync_u|RAM~1081\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1081_combout\ = (\rw_96x8_sync_u|RAM~1080_combout\ & (((\rw_96x8_sync_u|RAM~355_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1080_combout\ & (\rw_96x8_sync_u|RAM~339_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1080_combout\,
	datab => \rw_96x8_sync_u|RAM~339_q\,
	datac => \rw_96x8_sync_u|RAM~355_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1081_combout\);

-- Location: LCCOMB_X21_Y22_N16
\rw_96x8_sync_u|RAM~1082\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1082_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~1079_combout\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1081_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1079_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \rw_96x8_sync_u|RAM~1081_combout\,
	combout => \rw_96x8_sync_u|RAM~1082_combout\);

-- Location: FF_X17_Y26_N25
\rw_96x8_sync_u|RAM~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~475_q\);

-- Location: FF_X17_Y26_N11
\rw_96x8_sync_u|RAM~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~491_q\);

-- Location: FF_X20_Y26_N29
\rw_96x8_sync_u|RAM~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~235_q\);

-- Location: FF_X20_Y26_N31
\rw_96x8_sync_u|RAM~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~219_q\);

-- Location: LCCOMB_X20_Y26_N30
\rw_96x8_sync_u|RAM~1083\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1083_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~235_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~219_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~235_q\,
	datac => \rw_96x8_sync_u|RAM~219_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1083_combout\);

-- Location: LCCOMB_X17_Y26_N10
\rw_96x8_sync_u|RAM~1084\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1084_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1083_combout\ & ((\rw_96x8_sync_u|RAM~491_q\))) # (!\rw_96x8_sync_u|RAM~1083_combout\ & (\rw_96x8_sync_u|RAM~475_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~475_q\,
	datac => \rw_96x8_sync_u|RAM~491_q\,
	datad => \rw_96x8_sync_u|RAM~1083_combout\,
	combout => \rw_96x8_sync_u|RAM~1084_combout\);

-- Location: LCCOMB_X21_Y22_N26
\rw_96x8_sync_u|RAM~1085\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1085_combout\ = (\rw_96x8_sync_u|RAM~1082_combout\ & (((\rw_96x8_sync_u|RAM~1084_combout\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1082_combout\ & (\rw_96x8_sync_u|RAM~1077_combout\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1077_combout\,
	datab => \rw_96x8_sync_u|RAM~1082_combout\,
	datac => \rw_96x8_sync_u|RAM~1084_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1085_combout\);

-- Location: LCCOMB_X21_Y22_N20
\rw_96x8_sync_u|RAM~1096\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1096_combout\ = (\ram_address[3]~4_combout\ & (((\rw_96x8_sync_u|RAM~1085_combout\) # (\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & (\rw_96x8_sync_u|RAM~1095_combout\ & ((!\ram_address[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[3]~4_combout\,
	datab => \rw_96x8_sync_u|RAM~1095_combout\,
	datac => \rw_96x8_sync_u|RAM~1085_combout\,
	datad => \ram_address[2]~5_combout\,
	combout => \rw_96x8_sync_u|RAM~1096_combout\);

-- Location: LCCOMB_X20_Y18_N20
\rw_96x8_sync_u|RAM~251feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~251feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~251feeder_combout\);

-- Location: FF_X20_Y18_N21
\rw_96x8_sync_u|RAM~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~251feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~251_q\);

-- Location: FF_X19_Y21_N7
\rw_96x8_sync_u|RAM~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~243_q\);

-- Location: LCCOMB_X19_Y21_N6
\rw_96x8_sync_u|RAM~1097\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1097_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~251_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~243_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~251_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~243_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1097_combout\);

-- Location: FF_X20_Y21_N13
\rw_96x8_sync_u|RAM~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~507_q\);

-- Location: FF_X19_Y21_N29
\rw_96x8_sync_u|RAM~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~499_q\);

-- Location: LCCOMB_X20_Y21_N12
\rw_96x8_sync_u|RAM~1098\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1098_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1097_combout\ & (\rw_96x8_sync_u|RAM~507_q\)) # (!\rw_96x8_sync_u|RAM~1097_combout\ & ((\rw_96x8_sync_u|RAM~499_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1097_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1097_combout\,
	datac => \rw_96x8_sync_u|RAM~507_q\,
	datad => \rw_96x8_sync_u|RAM~499_q\,
	combout => \rw_96x8_sync_u|RAM~1098_combout\);

-- Location: LCCOMB_X20_Y18_N30
\rw_96x8_sync_u|RAM~267feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~267feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~267feeder_combout\);

-- Location: FF_X20_Y18_N31
\rw_96x8_sync_u|RAM~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~267feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~267_q\);

-- Location: FF_X21_Y21_N23
\rw_96x8_sync_u|RAM~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~259_q\);

-- Location: LCCOMB_X21_Y21_N22
\rw_96x8_sync_u|RAM~1104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1104_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~267_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~259_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~267_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~259_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1104_combout\);

-- Location: FF_X20_Y21_N7
\rw_96x8_sync_u|RAM~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~523_q\);

-- Location: FF_X21_Y21_N29
\rw_96x8_sync_u|RAM~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~515_q\);

-- Location: LCCOMB_X20_Y21_N6
\rw_96x8_sync_u|RAM~1105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1105_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1104_combout\ & (\rw_96x8_sync_u|RAM~523_q\)) # (!\rw_96x8_sync_u|RAM~1104_combout\ & ((\rw_96x8_sync_u|RAM~515_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1104_combout\,
	datac => \rw_96x8_sync_u|RAM~523_q\,
	datad => \rw_96x8_sync_u|RAM~515_q\,
	combout => \rw_96x8_sync_u|RAM~1105_combout\);

-- Location: FF_X21_Y24_N3
\rw_96x8_sync_u|RAM~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~387_q\);

-- Location: FF_X21_Y19_N7
\rw_96x8_sync_u|RAM~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~395_q\);

-- Location: FF_X23_Y23_N15
\rw_96x8_sync_u|RAM~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~131_q\);

-- Location: FF_X23_Y23_N13
\rw_96x8_sync_u|RAM~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~139_q\);

-- Location: LCCOMB_X23_Y23_N14
\rw_96x8_sync_u|RAM~1099\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1099_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[5]~0_combout\) # ((\rw_96x8_sync_u|RAM~139_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~131_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~131_q\,
	datad => \rw_96x8_sync_u|RAM~139_q\,
	combout => \rw_96x8_sync_u|RAM~1099_combout\);

-- Location: LCCOMB_X21_Y19_N6
\rw_96x8_sync_u|RAM~1100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1100_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1099_combout\ & ((\rw_96x8_sync_u|RAM~395_q\))) # (!\rw_96x8_sync_u|RAM~1099_combout\ & (\rw_96x8_sync_u|RAM~387_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~387_q\,
	datac => \rw_96x8_sync_u|RAM~395_q\,
	datad => \rw_96x8_sync_u|RAM~1099_combout\,
	combout => \rw_96x8_sync_u|RAM~1100_combout\);

-- Location: FF_X22_Y19_N21
\rw_96x8_sync_u|RAM~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~371_q\);

-- Location: LCCOMB_X21_Y18_N16
\rw_96x8_sync_u|RAM~123feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~123feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \rw_96x8_sync_u|RAM~123feeder_combout\);

-- Location: FF_X21_Y18_N17
\rw_96x8_sync_u|RAM~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~123feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~123_q\);

-- Location: FF_X22_Y19_N23
\rw_96x8_sync_u|RAM~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~115_q\);

-- Location: LCCOMB_X22_Y19_N22
\rw_96x8_sync_u|RAM~1101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1101_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~123_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~115_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~123_q\,
	datac => \rw_96x8_sync_u|RAM~115_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1101_combout\);

-- Location: FF_X21_Y19_N1
\rw_96x8_sync_u|RAM~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~379_q\);

-- Location: LCCOMB_X21_Y19_N0
\rw_96x8_sync_u|RAM~1102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1102_combout\ = (\rw_96x8_sync_u|RAM~1101_combout\ & (((\rw_96x8_sync_u|RAM~379_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1101_combout\ & (\rw_96x8_sync_u|RAM~371_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~371_q\,
	datab => \rw_96x8_sync_u|RAM~1101_combout\,
	datac => \rw_96x8_sync_u|RAM~379_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1102_combout\);

-- Location: LCCOMB_X21_Y19_N18
\rw_96x8_sync_u|RAM~1103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1103_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~1100_combout\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1100_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \rw_96x8_sync_u|RAM~1102_combout\,
	combout => \rw_96x8_sync_u|RAM~1103_combout\);

-- Location: LCCOMB_X21_Y22_N14
\rw_96x8_sync_u|RAM~1106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1106_combout\ = (\rw_96x8_sync_u|RAM~1103_combout\ & (((\rw_96x8_sync_u|RAM~1105_combout\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1103_combout\ & (\rw_96x8_sync_u|RAM~1098_combout\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1098_combout\,
	datab => \rw_96x8_sync_u|RAM~1105_combout\,
	datac => \rw_96x8_sync_u|RAM~1103_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1106_combout\);

-- Location: LCCOMB_X21_Y22_N8
\rw_96x8_sync_u|RAM~1107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1107_combout\ = (\rw_96x8_sync_u|RAM~1096_combout\ & (((\rw_96x8_sync_u|RAM~1106_combout\) # (!\ram_address[2]~5_combout\)))) # (!\rw_96x8_sync_u|RAM~1096_combout\ & (\rw_96x8_sync_u|RAM~1075_combout\ & ((\ram_address[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1075_combout\,
	datab => \rw_96x8_sync_u|RAM~1096_combout\,
	datac => \rw_96x8_sync_u|RAM~1106_combout\,
	datad => \ram_address[2]~5_combout\,
	combout => \rw_96x8_sync_u|RAM~1107_combout\);

-- Location: LCCOMB_X24_Y20_N26
\data_out~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~41_combout\ = (\address[7]~input_o\ & (!\address[6]~input_o\ & (\rw_96x8_sync_u|RAM~1107_combout\))) # (!\address[7]~input_o\ & (((\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \rw_96x8_sync_u|RAM~1107_combout\,
	datac => \address[7]~input_o\,
	datad => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a3\,
	combout => \data_out~41_combout\);

-- Location: IOIBUF_X41_Y19_N22
\port_in_09[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(3),
	o => \port_in_09[3]~input_o\);

-- Location: IOIBUF_X41_Y23_N8
\port_in_08[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(3),
	o => \port_in_08[3]~input_o\);

-- Location: LCCOMB_X40_Y20_N8
\data_out~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~43_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\port_in_09[3]~input_o\)) # (!\address[0]~input_o\ & ((\port_in_08[3]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \port_in_09[3]~input_o\,
	datad => \port_in_08[3]~input_o\,
	combout => \data_out~43_combout\);

-- Location: IOIBUF_X41_Y22_N15
\port_in_11[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(3),
	o => \port_in_11[3]~input_o\);

-- Location: IOIBUF_X41_Y22_N22
\port_in_10[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(3),
	o => \port_in_10[3]~input_o\);

-- Location: LCCOMB_X40_Y20_N18
\data_out~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~44_combout\ = (\address[1]~input_o\ & ((\data_out~43_combout\ & (\port_in_11[3]~input_o\)) # (!\data_out~43_combout\ & ((\port_in_10[3]~input_o\))))) # (!\address[1]~input_o\ & (\data_out~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \data_out~43_combout\,
	datac => \port_in_11[3]~input_o\,
	datad => \port_in_10[3]~input_o\,
	combout => \data_out~44_combout\);

-- Location: IOIBUF_X19_Y29_N1
\port_in_07[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(3),
	o => \port_in_07[3]~input_o\);

-- Location: IOIBUF_X9_Y29_N8
\port_in_05[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(3),
	o => \port_in_05[3]~input_o\);

-- Location: IOIBUF_X5_Y29_N15
\port_in_06[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(3),
	o => \port_in_06[3]~input_o\);

-- Location: IOIBUF_X11_Y29_N29
\port_in_04[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(3),
	o => \port_in_04[3]~input_o\);

-- Location: LCCOMB_X11_Y26_N0
\data_out~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~45_combout\ = (\address[1]~input_o\ & ((\port_in_06[3]~input_o\) # ((\address[0]~input_o\)))) # (!\address[1]~input_o\ & (((!\address[0]~input_o\ & \port_in_04[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \address[0]~input_o\,
	datad => \port_in_04[3]~input_o\,
	combout => \data_out~45_combout\);

-- Location: LCCOMB_X11_Y26_N2
\data_out~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~46_combout\ = (\address[0]~input_o\ & ((\data_out~45_combout\ & (\port_in_07[3]~input_o\)) # (!\data_out~45_combout\ & ((\port_in_05[3]~input_o\))))) # (!\address[0]~input_o\ & (((\data_out~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_07[3]~input_o\,
	datab => \port_in_05[3]~input_o\,
	datac => \address[0]~input_o\,
	datad => \data_out~45_combout\,
	combout => \data_out~46_combout\);

-- Location: IOIBUF_X7_Y29_N15
\port_in_00[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(3),
	o => \port_in_00[3]~input_o\);

-- Location: IOIBUF_X11_Y29_N22
\port_in_02[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(3),
	o => \port_in_02[3]~input_o\);

-- Location: LCCOMB_X11_Y26_N12
\data_out~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~47_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\) # (\port_in_02[3]~input_o\)))) # (!\address[1]~input_o\ & (\port_in_00[3]~input_o\ & (!\address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \address[0]~input_o\,
	datad => \port_in_02[3]~input_o\,
	combout => \data_out~47_combout\);

-- Location: IOIBUF_X0_Y26_N15
\port_in_03[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(3),
	o => \port_in_03[3]~input_o\);

-- Location: IOIBUF_X19_Y29_N8
\port_in_01[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(3),
	o => \port_in_01[3]~input_o\);

-- Location: LCCOMB_X11_Y26_N14
\data_out~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~48_combout\ = (\data_out~47_combout\ & ((\port_in_03[3]~input_o\) # ((!\address[0]~input_o\)))) # (!\data_out~47_combout\ & (((\address[0]~input_o\ & \port_in_01[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~47_combout\,
	datab => \port_in_03[3]~input_o\,
	datac => \address[0]~input_o\,
	datad => \port_in_01[3]~input_o\,
	combout => \data_out~48_combout\);

-- Location: LCCOMB_X11_Y26_N24
\data_out~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~49_combout\ = (\address[2]~input_o\ & ((\data_out~46_combout\) # ((\address[3]~input_o\)))) # (!\address[2]~input_o\ & (((\data_out~48_combout\ & !\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \data_out~46_combout\,
	datac => \data_out~48_combout\,
	datad => \address[3]~input_o\,
	combout => \data_out~49_combout\);

-- Location: IOIBUF_X3_Y29_N1
\port_in_14[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(3),
	o => \port_in_14[3]~input_o\);

-- Location: IOIBUF_X9_Y29_N22
\port_in_13[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(3),
	o => \port_in_13[3]~input_o\);

-- Location: IOIBUF_X5_Y29_N29
\port_in_12[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(3),
	o => \port_in_12[3]~input_o\);

-- Location: LCCOMB_X11_Y26_N18
\data_out~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~50_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\)))) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\port_in_13[3]~input_o\)) # (!\address[0]~input_o\ & ((\port_in_12[3]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_13[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \address[0]~input_o\,
	datad => \port_in_12[3]~input_o\,
	combout => \data_out~50_combout\);

-- Location: IOIBUF_X11_Y29_N1
\port_in_15[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(3),
	o => \port_in_15[3]~input_o\);

-- Location: LCCOMB_X11_Y26_N4
\data_out~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~51_combout\ = (\address[1]~input_o\ & ((\data_out~50_combout\ & ((\port_in_15[3]~input_o\))) # (!\data_out~50_combout\ & (\port_in_14[3]~input_o\)))) # (!\address[1]~input_o\ & (((\data_out~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \data_out~50_combout\,
	datad => \port_in_15[3]~input_o\,
	combout => \data_out~51_combout\);

-- Location: LCCOMB_X11_Y26_N6
\data_out~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~52_combout\ = (\data_out~49_combout\ & (((\data_out~51_combout\) # (!\address[3]~input_o\)))) # (!\data_out~49_combout\ & (\data_out~44_combout\ & ((\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~44_combout\,
	datab => \data_out~49_combout\,
	datac => \data_out~51_combout\,
	datad => \address[3]~input_o\,
	combout => \data_out~52_combout\);

-- Location: LCCOMB_X24_Y20_N2
\data_out~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~53_combout\ = (\data_out~42_combout\) # ((\data_out~41_combout\) # ((\data_out~13_combout\ & \data_out~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~13_combout\,
	datab => \data_out~42_combout\,
	datac => \data_out~41_combout\,
	datad => \data_out~52_combout\,
	combout => \data_out~53_combout\);

-- Location: IOIBUF_X39_Y29_N1
\port_in_04[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(4),
	o => \port_in_04[4]~input_o\);

-- Location: IOIBUF_X41_Y18_N1
\port_in_00[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(4),
	o => \port_in_00[4]~input_o\);

-- Location: IOIBUF_X41_Y20_N1
\port_in_08[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(4),
	o => \port_in_08[4]~input_o\);

-- Location: LCCOMB_X40_Y20_N14
\data_out~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~60_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\port_in_08[4]~input_o\))) # (!\address[3]~input_o\ & (\port_in_00[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \port_in_00[4]~input_o\,
	datad => \port_in_08[4]~input_o\,
	combout => \data_out~60_combout\);

-- Location: IOIBUF_X41_Y21_N22
\port_in_12[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(4),
	o => \port_in_12[4]~input_o\);

-- Location: LCCOMB_X40_Y20_N16
\data_out~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~61_combout\ = (\address[2]~input_o\ & ((\data_out~60_combout\ & ((\port_in_12[4]~input_o\))) # (!\data_out~60_combout\ & (\port_in_04[4]~input_o\)))) # (!\address[2]~input_o\ & (((\data_out~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \port_in_04[4]~input_o\,
	datac => \data_out~60_combout\,
	datad => \port_in_12[4]~input_o\,
	combout => \data_out~61_combout\);

-- Location: IOIBUF_X41_Y19_N1
\port_in_10[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(4),
	o => \port_in_10[4]~input_o\);

-- Location: IOIBUF_X41_Y22_N1
\port_in_06[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(4),
	o => \port_in_06[4]~input_o\);

-- Location: IOIBUF_X41_Y23_N22
\port_in_02[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(4),
	o => \port_in_02[4]~input_o\);

-- Location: LCCOMB_X40_Y20_N2
\data_out~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~58_combout\ = (\address[3]~input_o\ & (((\address[2]~input_o\)))) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & (\port_in_06[4]~input_o\)) # (!\address[2]~input_o\ & ((\port_in_02[4]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \port_in_02[4]~input_o\,
	combout => \data_out~58_combout\);

-- Location: IOIBUF_X41_Y20_N22
\port_in_14[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(4),
	o => \port_in_14[4]~input_o\);

-- Location: LCCOMB_X40_Y20_N20
\data_out~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~59_combout\ = (\data_out~58_combout\ & (((\port_in_14[4]~input_o\) # (!\address[3]~input_o\)))) # (!\data_out~58_combout\ & (\port_in_10[4]~input_o\ & (\address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[4]~input_o\,
	datab => \data_out~58_combout\,
	datac => \address[3]~input_o\,
	datad => \port_in_14[4]~input_o\,
	combout => \data_out~59_combout\);

-- Location: LCCOMB_X40_Y20_N26
\data_out~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~62_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\)))) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\data_out~59_combout\))) # (!\address[1]~input_o\ & (\data_out~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \data_out~61_combout\,
	datac => \address[1]~input_o\,
	datad => \data_out~59_combout\,
	combout => \data_out~62_combout\);

-- Location: IOIBUF_X41_Y20_N8
\port_in_09[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(4),
	o => \port_in_09[4]~input_o\);

-- Location: IOIBUF_X41_Y21_N1
\port_in_01[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(4),
	o => \port_in_01[4]~input_o\);

-- Location: LCCOMB_X40_Y20_N6
\data_out~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~56_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\port_in_09[4]~input_o\)) # (!\address[3]~input_o\ & ((\port_in_01[4]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \port_in_09[4]~input_o\,
	datad => \port_in_01[4]~input_o\,
	combout => \data_out~56_combout\);

-- Location: IOIBUF_X41_Y18_N15
\port_in_05[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(4),
	o => \port_in_05[4]~input_o\);

-- Location: IOIBUF_X41_Y24_N8
\port_in_13[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(4),
	o => \port_in_13[4]~input_o\);

-- Location: LCCOMB_X40_Y20_N0
\data_out~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~57_combout\ = (\data_out~56_combout\ & (((\port_in_13[4]~input_o\) # (!\address[2]~input_o\)))) # (!\data_out~56_combout\ & (\port_in_05[4]~input_o\ & (\address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~56_combout\,
	datab => \port_in_05[4]~input_o\,
	datac => \address[2]~input_o\,
	datad => \port_in_13[4]~input_o\,
	combout => \data_out~57_combout\);

-- Location: IOIBUF_X41_Y19_N8
\port_in_11[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(4),
	o => \port_in_11[4]~input_o\);

-- Location: IOIBUF_X41_Y20_N15
\port_in_03[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(4),
	o => \port_in_03[4]~input_o\);

-- Location: IOIBUF_X41_Y21_N15
\port_in_07[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(4),
	o => \port_in_07[4]~input_o\);

-- Location: LCCOMB_X40_Y20_N28
\data_out~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~63_combout\ = (\address[3]~input_o\ & (((\address[2]~input_o\)))) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & ((\port_in_07[4]~input_o\))) # (!\address[2]~input_o\ & (\port_in_03[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_03[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \port_in_07[4]~input_o\,
	combout => \data_out~63_combout\);

-- Location: IOIBUF_X41_Y21_N8
\port_in_15[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(4),
	o => \port_in_15[4]~input_o\);

-- Location: LCCOMB_X40_Y20_N22
\data_out~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~64_combout\ = (\data_out~63_combout\ & (((\port_in_15[4]~input_o\) # (!\address[3]~input_o\)))) # (!\data_out~63_combout\ & (\port_in_11[4]~input_o\ & (\address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_11[4]~input_o\,
	datab => \data_out~63_combout\,
	datac => \address[3]~input_o\,
	datad => \port_in_15[4]~input_o\,
	combout => \data_out~64_combout\);

-- Location: LCCOMB_X40_Y20_N24
\data_out~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~65_combout\ = (\data_out~62_combout\ & (((\data_out~64_combout\) # (!\address[0]~input_o\)))) # (!\data_out~62_combout\ & (\data_out~57_combout\ & ((\address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~62_combout\,
	datab => \data_out~57_combout\,
	datac => \data_out~64_combout\,
	datad => \address[0]~input_o\,
	combout => \data_out~65_combout\);

-- Location: IOIBUF_X0_Y12_N8
\data_in[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(4),
	o => \data_in[4]~input_o\);

-- Location: FF_X26_Y20_N3
\rw_96x8_sync_u|RAM~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~628_q\);

-- Location: LCCOMB_X26_Y20_N8
\rw_96x8_sync_u|RAM~644feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~644feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~644feeder_combout\);

-- Location: FF_X26_Y20_N9
\rw_96x8_sync_u|RAM~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~644feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~644_q\);

-- Location: LCCOMB_X26_Y20_N2
\rw_96x8_sync_u|RAM~1187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1187_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~644_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~628_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~628_q\,
	datad => \rw_96x8_sync_u|RAM~644_q\,
	combout => \rw_96x8_sync_u|RAM~1187_combout\);

-- Location: FF_X23_Y20_N31
\rw_96x8_sync_u|RAM~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~652_q\);

-- Location: FF_X23_Y20_N29
\rw_96x8_sync_u|RAM~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~636_q\);

-- Location: LCCOMB_X23_Y20_N30
\rw_96x8_sync_u|RAM~1188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1188_combout\ = (\rw_96x8_sync_u|RAM~1187_combout\ & (((\rw_96x8_sync_u|RAM~652_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1187_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~636_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1187_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~652_q\,
	datad => \rw_96x8_sync_u|RAM~636_q\,
	combout => \rw_96x8_sync_u|RAM~1188_combout\);

-- Location: FF_X23_Y18_N17
\rw_96x8_sync_u|RAM~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~612_q\);

-- Location: FF_X23_Y18_N3
\rw_96x8_sync_u|RAM~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~620_q\);

-- Location: FF_X22_Y18_N3
\rw_96x8_sync_u|RAM~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~596_q\);

-- Location: FF_X22_Y18_N1
\rw_96x8_sync_u|RAM~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~604_q\);

-- Location: LCCOMB_X22_Y18_N2
\rw_96x8_sync_u|RAM~1180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1180_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~604_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~596_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~596_q\,
	datad => \rw_96x8_sync_u|RAM~604_q\,
	combout => \rw_96x8_sync_u|RAM~1180_combout\);

-- Location: LCCOMB_X23_Y18_N2
\rw_96x8_sync_u|RAM~1181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1181_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1180_combout\ & ((\rw_96x8_sync_u|RAM~620_q\))) # (!\rw_96x8_sync_u|RAM~1180_combout\ & (\rw_96x8_sync_u|RAM~612_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~612_q\,
	datac => \rw_96x8_sync_u|RAM~620_q\,
	datad => \rw_96x8_sync_u|RAM~1180_combout\,
	combout => \rw_96x8_sync_u|RAM~1181_combout\);

-- Location: FF_X23_Y21_N17
\rw_96x8_sync_u|RAM~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~548_q\);

-- Location: FF_X23_Y21_N19
\rw_96x8_sync_u|RAM~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~556_q\);

-- Location: FF_X24_Y21_N19
\rw_96x8_sync_u|RAM~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~532_q\);

-- Location: FF_X24_Y21_N17
\rw_96x8_sync_u|RAM~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~540_q\);

-- Location: LCCOMB_X24_Y21_N18
\rw_96x8_sync_u|RAM~1184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1184_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~540_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~532_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~532_q\,
	datad => \rw_96x8_sync_u|RAM~540_q\,
	combout => \rw_96x8_sync_u|RAM~1184_combout\);

-- Location: LCCOMB_X23_Y21_N18
\rw_96x8_sync_u|RAM~1185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1185_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1184_combout\ & ((\rw_96x8_sync_u|RAM~556_q\))) # (!\rw_96x8_sync_u|RAM~1184_combout\ & (\rw_96x8_sync_u|RAM~548_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~548_q\,
	datac => \rw_96x8_sync_u|RAM~556_q\,
	datad => \rw_96x8_sync_u|RAM~1184_combout\,
	combout => \rw_96x8_sync_u|RAM~1185_combout\);

-- Location: FF_X26_Y19_N27
\rw_96x8_sync_u|RAM~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~564_q\);

-- Location: FF_X26_Y19_N17
\rw_96x8_sync_u|RAM~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~580_q\);

-- Location: LCCOMB_X26_Y19_N26
\rw_96x8_sync_u|RAM~1182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1182_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~580_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~564_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~564_q\,
	datad => \rw_96x8_sync_u|RAM~580_q\,
	combout => \rw_96x8_sync_u|RAM~1182_combout\);

-- Location: LCCOMB_X24_Y19_N16
\rw_96x8_sync_u|RAM~572feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~572feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~572feeder_combout\);

-- Location: FF_X24_Y19_N17
\rw_96x8_sync_u|RAM~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~572feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~572_q\);

-- Location: FF_X24_Y19_N3
\rw_96x8_sync_u|RAM~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~588_q\);

-- Location: LCCOMB_X24_Y19_N2
\rw_96x8_sync_u|RAM~1183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1183_combout\ = (\rw_96x8_sync_u|RAM~1182_combout\ & (((\rw_96x8_sync_u|RAM~588_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1182_combout\ & (\rw_96x8_sync_u|RAM~572_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1182_combout\,
	datab => \rw_96x8_sync_u|RAM~572_q\,
	datac => \rw_96x8_sync_u|RAM~588_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1183_combout\);

-- Location: LCCOMB_X24_Y20_N24
\rw_96x8_sync_u|RAM~1186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1186_combout\ = (\ram_address[3]~4_combout\ & (((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1183_combout\))) # (!\ram_address[2]~5_combout\ & 
-- (\rw_96x8_sync_u|RAM~1185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1185_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1183_combout\,
	combout => \rw_96x8_sync_u|RAM~1186_combout\);

-- Location: LCCOMB_X24_Y20_N10
\rw_96x8_sync_u|RAM~1189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1189_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1186_combout\ & (\rw_96x8_sync_u|RAM~1188_combout\)) # (!\rw_96x8_sync_u|RAM~1186_combout\ & ((\rw_96x8_sync_u|RAM~1181_combout\))))) # (!\ram_address[3]~4_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[3]~4_combout\,
	datab => \rw_96x8_sync_u|RAM~1188_combout\,
	datac => \rw_96x8_sync_u|RAM~1181_combout\,
	datad => \rw_96x8_sync_u|RAM~1186_combout\,
	combout => \rw_96x8_sync_u|RAM~1189_combout\);

-- Location: FF_X17_Y16_N23
\rw_96x8_sync_u|RAM~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~764_q\);

-- Location: FF_X17_Y16_N25
\rw_96x8_sync_u|RAM~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~780_q\);

-- Location: FF_X16_Y16_N9
\rw_96x8_sync_u|RAM~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~772_q\);

-- Location: FF_X16_Y16_N11
\rw_96x8_sync_u|RAM~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~756_q\);

-- Location: LCCOMB_X16_Y16_N10
\rw_96x8_sync_u|RAM~1177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1177_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~772_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~756_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~772_q\,
	datac => \rw_96x8_sync_u|RAM~756_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1177_combout\);

-- Location: LCCOMB_X17_Y16_N24
\rw_96x8_sync_u|RAM~1178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1178_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1177_combout\ & ((\rw_96x8_sync_u|RAM~780_q\))) # (!\rw_96x8_sync_u|RAM~1177_combout\ & (\rw_96x8_sync_u|RAM~764_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~764_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~780_q\,
	datad => \rw_96x8_sync_u|RAM~1177_combout\,
	combout => \rw_96x8_sync_u|RAM~1178_combout\);

-- Location: FF_X16_Y20_N3
\rw_96x8_sync_u|RAM~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~692_q\);

-- Location: FF_X16_Y20_N25
\rw_96x8_sync_u|RAM~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~708_q\);

-- Location: LCCOMB_X16_Y20_N2
\rw_96x8_sync_u|RAM~1170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1170_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~708_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~692_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~692_q\,
	datad => \rw_96x8_sync_u|RAM~708_q\,
	combout => \rw_96x8_sync_u|RAM~1170_combout\);

-- Location: FF_X17_Y20_N25
\rw_96x8_sync_u|RAM~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~716_q\);

-- Location: FF_X17_Y20_N7
\rw_96x8_sync_u|RAM~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~700_q\);

-- Location: LCCOMB_X17_Y20_N24
\rw_96x8_sync_u|RAM~1171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1171_combout\ = (\rw_96x8_sync_u|RAM~1170_combout\ & (((\rw_96x8_sync_u|RAM~716_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1170_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~700_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1170_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~716_q\,
	datad => \rw_96x8_sync_u|RAM~700_q\,
	combout => \rw_96x8_sync_u|RAM~1171_combout\);

-- Location: FF_X23_Y22_N9
\rw_96x8_sync_u|RAM~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~740_q\);

-- Location: FF_X23_Y22_N19
\rw_96x8_sync_u|RAM~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~748_q\);

-- Location: FF_X24_Y22_N19
\rw_96x8_sync_u|RAM~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~724_q\);

-- Location: FF_X24_Y22_N17
\rw_96x8_sync_u|RAM~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~732_q\);

-- Location: LCCOMB_X24_Y22_N18
\rw_96x8_sync_u|RAM~1172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1172_combout\ = (\ram_address[1]~1_combout\ & (\ram_address[0]~3_combout\)) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~732_q\))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~724_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~724_q\,
	datad => \rw_96x8_sync_u|RAM~732_q\,
	combout => \rw_96x8_sync_u|RAM~1172_combout\);

-- Location: LCCOMB_X23_Y22_N18
\rw_96x8_sync_u|RAM~1173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1173_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1172_combout\ & ((\rw_96x8_sync_u|RAM~748_q\))) # (!\rw_96x8_sync_u|RAM~1172_combout\ & (\rw_96x8_sync_u|RAM~740_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~740_q\,
	datac => \rw_96x8_sync_u|RAM~748_q\,
	datad => \rw_96x8_sync_u|RAM~1172_combout\,
	combout => \rw_96x8_sync_u|RAM~1173_combout\);

-- Location: FF_X26_Y21_N27
\rw_96x8_sync_u|RAM~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~660_q\);

-- Location: FF_X26_Y21_N17
\rw_96x8_sync_u|RAM~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~668_q\);

-- Location: LCCOMB_X26_Y21_N26
\rw_96x8_sync_u|RAM~1174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1174_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~668_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~660_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~660_q\,
	datad => \rw_96x8_sync_u|RAM~668_q\,
	combout => \rw_96x8_sync_u|RAM~1174_combout\);

-- Location: FF_X26_Y22_N9
\rw_96x8_sync_u|RAM~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~676_q\);

-- Location: FF_X26_Y22_N27
\rw_96x8_sync_u|RAM~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~684_q\);

-- Location: LCCOMB_X26_Y22_N26
\rw_96x8_sync_u|RAM~1175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1175_combout\ = (\rw_96x8_sync_u|RAM~1174_combout\ & (((\rw_96x8_sync_u|RAM~684_q\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1174_combout\ & (\rw_96x8_sync_u|RAM~676_q\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1174_combout\,
	datab => \rw_96x8_sync_u|RAM~676_q\,
	datac => \rw_96x8_sync_u|RAM~684_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1175_combout\);

-- Location: LCCOMB_X24_Y20_N28
\rw_96x8_sync_u|RAM~1176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1176_combout\ = (\ram_address[2]~5_combout\ & (\ram_address[3]~4_combout\)) # (!\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\ & (\rw_96x8_sync_u|RAM~1173_combout\)) # (!\ram_address[3]~4_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1175_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[2]~5_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \rw_96x8_sync_u|RAM~1173_combout\,
	datad => \rw_96x8_sync_u|RAM~1175_combout\,
	combout => \rw_96x8_sync_u|RAM~1176_combout\);

-- Location: LCCOMB_X24_Y20_N22
\rw_96x8_sync_u|RAM~1179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1179_combout\ = (\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1176_combout\ & (\rw_96x8_sync_u|RAM~1178_combout\)) # (!\rw_96x8_sync_u|RAM~1176_combout\ & ((\rw_96x8_sync_u|RAM~1171_combout\))))) # (!\ram_address[2]~5_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[2]~5_combout\,
	datab => \rw_96x8_sync_u|RAM~1178_combout\,
	datac => \rw_96x8_sync_u|RAM~1171_combout\,
	datad => \rw_96x8_sync_u|RAM~1176_combout\,
	combout => \rw_96x8_sync_u|RAM~1179_combout\);

-- Location: LCCOMB_X24_Y20_N20
\data_out~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~55_combout\ = (\data_out~1_combout\ & ((\address[4]~input_o\ & ((\rw_96x8_sync_u|RAM~1179_combout\))) # (!\address[4]~input_o\ & (\rw_96x8_sync_u|RAM~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1189_combout\,
	datab => \address[4]~input_o\,
	datac => \rw_96x8_sync_u|RAM~1179_combout\,
	datad => \data_out~1_combout\,
	combout => \data_out~55_combout\);

-- Location: FF_X22_Y19_N9
\rw_96x8_sync_u|RAM~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~372_q\);

-- Location: FF_X22_Y19_N3
\rw_96x8_sync_u|RAM~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~116_q\);

-- Location: LCCOMB_X22_Y19_N2
\rw_96x8_sync_u|RAM~1163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1163_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~372_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~116_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~372_q\,
	datac => \rw_96x8_sync_u|RAM~116_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1163_combout\);

-- Location: FF_X19_Y21_N25
\rw_96x8_sync_u|RAM~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~244_q\);

-- Location: FF_X19_Y21_N3
\rw_96x8_sync_u|RAM~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~500_q\);

-- Location: LCCOMB_X19_Y21_N2
\rw_96x8_sync_u|RAM~1164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1164_combout\ = (\rw_96x8_sync_u|RAM~1163_combout\ & (((\rw_96x8_sync_u|RAM~500_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1163_combout\ & (\rw_96x8_sync_u|RAM~244_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1163_combout\,
	datab => \rw_96x8_sync_u|RAM~244_q\,
	datac => \rw_96x8_sync_u|RAM~500_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1164_combout\);

-- Location: FF_X21_Y21_N1
\rw_96x8_sync_u|RAM~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~260_q\);

-- Location: FF_X21_Y21_N3
\rw_96x8_sync_u|RAM~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~516_q\);

-- Location: FF_X23_Y23_N9
\rw_96x8_sync_u|RAM~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~132_q\);

-- Location: FF_X22_Y23_N9
\rw_96x8_sync_u|RAM~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~388_q\);

-- Location: LCCOMB_X23_Y23_N8
\rw_96x8_sync_u|RAM~1161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1161_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~388_q\))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~132_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~132_q\,
	datad => \rw_96x8_sync_u|RAM~388_q\,
	combout => \rw_96x8_sync_u|RAM~1161_combout\);

-- Location: LCCOMB_X21_Y21_N2
\rw_96x8_sync_u|RAM~1162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1162_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1161_combout\ & ((\rw_96x8_sync_u|RAM~516_q\))) # (!\rw_96x8_sync_u|RAM~1161_combout\ & (\rw_96x8_sync_u|RAM~260_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~260_q\,
	datac => \rw_96x8_sync_u|RAM~516_q\,
	datad => \rw_96x8_sync_u|RAM~1161_combout\,
	combout => \rw_96x8_sync_u|RAM~1162_combout\);

-- Location: LCCOMB_X20_Y22_N28
\rw_96x8_sync_u|RAM~1165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1165_combout\ = (\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~1162_combout\) # (\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~1164_combout\ & ((!\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1164_combout\,
	datac => \rw_96x8_sync_u|RAM~1162_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1165_combout\);

-- Location: LCCOMB_X20_Y18_N8
\rw_96x8_sync_u|RAM~252feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~252feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~252feeder_combout\);

-- Location: FF_X20_Y18_N9
\rw_96x8_sync_u|RAM~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~252feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~252_q\);

-- Location: FF_X21_Y18_N13
\rw_96x8_sync_u|RAM~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~508_q\);

-- Location: FF_X21_Y18_N3
\rw_96x8_sync_u|RAM~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~124_q\);

-- Location: FF_X21_Y19_N21
\rw_96x8_sync_u|RAM~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~380_q\);

-- Location: LCCOMB_X21_Y18_N2
\rw_96x8_sync_u|RAM~1159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1159_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~380_q\))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~124_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~124_q\,
	datad => \rw_96x8_sync_u|RAM~380_q\,
	combout => \rw_96x8_sync_u|RAM~1159_combout\);

-- Location: LCCOMB_X21_Y18_N12
\rw_96x8_sync_u|RAM~1160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1160_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1159_combout\ & ((\rw_96x8_sync_u|RAM~508_q\))) # (!\rw_96x8_sync_u|RAM~1159_combout\ & (\rw_96x8_sync_u|RAM~252_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~252_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~508_q\,
	datad => \rw_96x8_sync_u|RAM~1159_combout\,
	combout => \rw_96x8_sync_u|RAM~1160_combout\);

-- Location: LCCOMB_X20_Y18_N2
\rw_96x8_sync_u|RAM~268feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~268feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~268feeder_combout\);

-- Location: FF_X20_Y18_N3
\rw_96x8_sync_u|RAM~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~268feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~268_q\);

-- Location: FF_X20_Y21_N1
\rw_96x8_sync_u|RAM~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~524_q\);

-- Location: FF_X23_Y23_N11
\rw_96x8_sync_u|RAM~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~140_q\);

-- Location: FF_X22_Y23_N19
\rw_96x8_sync_u|RAM~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~396_q\);

-- Location: LCCOMB_X23_Y23_N10
\rw_96x8_sync_u|RAM~1166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1166_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~396_q\))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~140_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~140_q\,
	datad => \rw_96x8_sync_u|RAM~396_q\,
	combout => \rw_96x8_sync_u|RAM~1166_combout\);

-- Location: LCCOMB_X20_Y21_N0
\rw_96x8_sync_u|RAM~1167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1167_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1166_combout\ & ((\rw_96x8_sync_u|RAM~524_q\))) # (!\rw_96x8_sync_u|RAM~1166_combout\ & (\rw_96x8_sync_u|RAM~268_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~268_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~524_q\,
	datad => \rw_96x8_sync_u|RAM~1166_combout\,
	combout => \rw_96x8_sync_u|RAM~1167_combout\);

-- Location: LCCOMB_X20_Y22_N6
\rw_96x8_sync_u|RAM~1168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1168_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1165_combout\ & ((\rw_96x8_sync_u|RAM~1167_combout\))) # (!\rw_96x8_sync_u|RAM~1165_combout\ & (\rw_96x8_sync_u|RAM~1160_combout\)))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~1165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~1165_combout\,
	datac => \rw_96x8_sync_u|RAM~1160_combout\,
	datad => \rw_96x8_sync_u|RAM~1167_combout\,
	combout => \rw_96x8_sync_u|RAM~1168_combout\);

-- Location: FF_X17_Y21_N11
\rw_96x8_sync_u|RAM~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~204_q\);

-- Location: FF_X17_Y18_N15
\rw_96x8_sync_u|RAM~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~188_q\);

-- Location: LCCOMB_X17_Y18_N14
\rw_96x8_sync_u|RAM~1145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1145_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~204_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~188_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~204_q\,
	datac => \rw_96x8_sync_u|RAM~188_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1145_combout\);

-- Location: FF_X17_Y19_N27
\rw_96x8_sync_u|RAM~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~460_q\);

-- Location: FF_X17_Y18_N5
\rw_96x8_sync_u|RAM~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~444_q\);

-- Location: LCCOMB_X17_Y19_N26
\rw_96x8_sync_u|RAM~1146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1146_combout\ = (\rw_96x8_sync_u|RAM~1145_combout\ & (((\rw_96x8_sync_u|RAM~460_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~1145_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~444_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1145_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~460_q\,
	datad => \rw_96x8_sync_u|RAM~444_q\,
	combout => \rw_96x8_sync_u|RAM~1146_combout\);

-- Location: FF_X19_Y19_N1
\rw_96x8_sync_u|RAM~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~68_q\);

-- Location: FF_X19_Y16_N3
\rw_96x8_sync_u|RAM~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~52_q\);

-- Location: LCCOMB_X19_Y16_N2
\rw_96x8_sync_u|RAM~1142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1142_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~68_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~68_q\,
	datac => \rw_96x8_sync_u|RAM~52_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1142_combout\);

-- Location: LCCOMB_X19_Y16_N8
\rw_96x8_sync_u|RAM~308feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~308feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~308feeder_combout\);

-- Location: FF_X19_Y16_N9
\rw_96x8_sync_u|RAM~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~308feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~308_q\);

-- Location: FF_X19_Y19_N19
\rw_96x8_sync_u|RAM~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~324_q\);

-- Location: LCCOMB_X19_Y19_N18
\rw_96x8_sync_u|RAM~1143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1143_combout\ = (\rw_96x8_sync_u|RAM~1142_combout\ & (((\rw_96x8_sync_u|RAM~324_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1142_combout\ & (\rw_96x8_sync_u|RAM~308_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1142_combout\,
	datab => \rw_96x8_sync_u|RAM~308_q\,
	datac => \rw_96x8_sync_u|RAM~324_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1143_combout\);

-- Location: FF_X19_Y20_N7
\rw_96x8_sync_u|RAM~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~76_q\);

-- Location: FF_X20_Y19_N27
\rw_96x8_sync_u|RAM~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~60_q\);

-- Location: LCCOMB_X20_Y19_N26
\rw_96x8_sync_u|RAM~1140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1140_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~76_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~76_q\,
	datac => \rw_96x8_sync_u|RAM~60_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1140_combout\);

-- Location: FF_X20_Y19_N29
\rw_96x8_sync_u|RAM~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~332_q\);

-- Location: LCCOMB_X20_Y16_N2
\rw_96x8_sync_u|RAM~316feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~316feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~316feeder_combout\);

-- Location: FF_X20_Y16_N3
\rw_96x8_sync_u|RAM~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~316feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~316_q\);

-- Location: LCCOMB_X20_Y19_N28
\rw_96x8_sync_u|RAM~1141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1141_combout\ = (\rw_96x8_sync_u|RAM~1140_combout\ & (((\rw_96x8_sync_u|RAM~332_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~1140_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~316_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1140_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~332_q\,
	datad => \rw_96x8_sync_u|RAM~316_q\,
	combout => \rw_96x8_sync_u|RAM~1141_combout\);

-- Location: LCCOMB_X17_Y19_N24
\rw_96x8_sync_u|RAM~1144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1144_combout\ = (\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~1141_combout\) # (\ram_address[4]~2_combout\)))) # (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~1143_combout\ & ((!\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1143_combout\,
	datab => \rw_96x8_sync_u|RAM~1141_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1144_combout\);

-- Location: LCCOMB_X19_Y18_N0
\rw_96x8_sync_u|RAM~436feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~436feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~436feeder_combout\);

-- Location: FF_X19_Y18_N1
\rw_96x8_sync_u|RAM~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~436feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~436_q\);

-- Location: FF_X17_Y19_N31
\rw_96x8_sync_u|RAM~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~452_q\);

-- Location: FF_X16_Y19_N11
\rw_96x8_sync_u|RAM~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~196_q\);

-- Location: FF_X19_Y18_N3
\rw_96x8_sync_u|RAM~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~180_q\);

-- Location: LCCOMB_X19_Y18_N2
\rw_96x8_sync_u|RAM~1138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1138_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~196_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~180_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~196_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~180_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1138_combout\);

-- Location: LCCOMB_X17_Y19_N30
\rw_96x8_sync_u|RAM~1139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1139_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1138_combout\ & ((\rw_96x8_sync_u|RAM~452_q\))) # (!\rw_96x8_sync_u|RAM~1138_combout\ & (\rw_96x8_sync_u|RAM~436_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~436_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~452_q\,
	datad => \rw_96x8_sync_u|RAM~1138_combout\,
	combout => \rw_96x8_sync_u|RAM~1139_combout\);

-- Location: LCCOMB_X17_Y19_N4
\rw_96x8_sync_u|RAM~1147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1147_combout\ = (\rw_96x8_sync_u|RAM~1144_combout\ & ((\rw_96x8_sync_u|RAM~1146_combout\) # ((!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1144_combout\ & (((\rw_96x8_sync_u|RAM~1139_combout\ & \ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1146_combout\,
	datab => \rw_96x8_sync_u|RAM~1144_combout\,
	datac => \rw_96x8_sync_u|RAM~1139_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1147_combout\);

-- Location: LCCOMB_X17_Y25_N24
\rw_96x8_sync_u|RAM~284feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~284feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~284feeder_combout\);

-- Location: FF_X17_Y25_N25
\rw_96x8_sync_u|RAM~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~284feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~284_q\);

-- Location: FF_X16_Y25_N9
\rw_96x8_sync_u|RAM~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~28_q\);

-- Location: LCCOMB_X16_Y25_N8
\rw_96x8_sync_u|RAM~1150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1150_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~284_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~28_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~284_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~28_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1150_combout\);

-- Location: FF_X20_Y25_N5
\rw_96x8_sync_u|RAM~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~412_q\);

-- Location: FF_X19_Y25_N9
\rw_96x8_sync_u|RAM~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~156_q\);

-- Location: LCCOMB_X20_Y25_N4
\rw_96x8_sync_u|RAM~1151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1151_combout\ = (\rw_96x8_sync_u|RAM~1150_combout\ & (((\rw_96x8_sync_u|RAM~412_q\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1150_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~156_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1150_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~412_q\,
	datad => \rw_96x8_sync_u|RAM~156_q\,
	combout => \rw_96x8_sync_u|RAM~1151_combout\);

-- Location: LCCOMB_X16_Y23_N2
\rw_96x8_sync_u|RAM~1493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1493_combout\ = !\data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1493_combout\);

-- Location: FF_X16_Y23_N3
\rw_96x8_sync_u|RAM~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~1493_combout\,
	ena => \rw_96x8_sync_u|RAM~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~20_q\);

-- Location: FF_X17_Y23_N3
\rw_96x8_sync_u|RAM~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~276_q\);

-- Location: LCCOMB_X17_Y23_N2
\rw_96x8_sync_u|RAM~1152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1152_combout\ = (\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~276_q\) # (\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (!\rw_96x8_sync_u|RAM~20_q\ & ((!\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~20_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~276_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1152_combout\);

-- Location: FF_X20_Y23_N19
\rw_96x8_sync_u|RAM~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~404_q\);

-- Location: LCCOMB_X19_Y23_N2
\rw_96x8_sync_u|RAM~148feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~148feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~148feeder_combout\);

-- Location: FF_X19_Y23_N3
\rw_96x8_sync_u|RAM~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~148feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~148_q\);

-- Location: LCCOMB_X20_Y23_N18
\rw_96x8_sync_u|RAM~1153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1153_combout\ = (\rw_96x8_sync_u|RAM~1152_combout\ & (((\rw_96x8_sync_u|RAM~404_q\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1152_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~148_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1152_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~404_q\,
	datad => \rw_96x8_sync_u|RAM~148_q\,
	combout => \rw_96x8_sync_u|RAM~1153_combout\);

-- Location: LCCOMB_X20_Y23_N28
\rw_96x8_sync_u|RAM~1154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1154_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~1151_combout\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1153_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1151_combout\,
	datab => \rw_96x8_sync_u|RAM~1153_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1154_combout\);

-- Location: LCCOMB_X19_Y23_N8
\rw_96x8_sync_u|RAM~164feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~164feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~164feeder_combout\);

-- Location: FF_X19_Y23_N9
\rw_96x8_sync_u|RAM~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~164feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~164_q\);

-- Location: FF_X17_Y23_N25
\rw_96x8_sync_u|RAM~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~292_q\);

-- Location: FF_X16_Y23_N17
\rw_96x8_sync_u|RAM~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~36_q\);

-- Location: LCCOMB_X16_Y23_N16
\rw_96x8_sync_u|RAM~1148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1148_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~292_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~36_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~292_q\,
	datac => \rw_96x8_sync_u|RAM~36_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1148_combout\);

-- Location: FF_X20_Y23_N1
\rw_96x8_sync_u|RAM~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~420_q\);

-- Location: LCCOMB_X20_Y23_N0
\rw_96x8_sync_u|RAM~1149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1149_combout\ = (\rw_96x8_sync_u|RAM~1148_combout\ & (((\rw_96x8_sync_u|RAM~420_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1148_combout\ & (\rw_96x8_sync_u|RAM~164_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~164_q\,
	datab => \rw_96x8_sync_u|RAM~1148_combout\,
	datac => \rw_96x8_sync_u|RAM~420_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1149_combout\);

-- Location: FF_X19_Y25_N19
\rw_96x8_sync_u|RAM~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~172_q\);

-- Location: FF_X17_Y22_N25
\rw_96x8_sync_u|RAM~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~300_q\);

-- Location: FF_X17_Y22_N19
\rw_96x8_sync_u|RAM~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~44_q\);

-- Location: LCCOMB_X17_Y22_N18
\rw_96x8_sync_u|RAM~1155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1155_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~300_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~44_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~300_q\,
	datac => \rw_96x8_sync_u|RAM~44_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1155_combout\);

-- Location: FF_X16_Y22_N1
\rw_96x8_sync_u|RAM~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~428_q\);

-- Location: LCCOMB_X16_Y22_N0
\rw_96x8_sync_u|RAM~1156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1156_combout\ = (\rw_96x8_sync_u|RAM~1155_combout\ & (((\rw_96x8_sync_u|RAM~428_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1155_combout\ & (\rw_96x8_sync_u|RAM~172_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~172_q\,
	datab => \rw_96x8_sync_u|RAM~1155_combout\,
	datac => \rw_96x8_sync_u|RAM~428_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1156_combout\);

-- Location: LCCOMB_X20_Y22_N0
\rw_96x8_sync_u|RAM~1157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1157_combout\ = (\rw_96x8_sync_u|RAM~1154_combout\ & (((\rw_96x8_sync_u|RAM~1156_combout\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1154_combout\ & (\rw_96x8_sync_u|RAM~1149_combout\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1154_combout\,
	datab => \rw_96x8_sync_u|RAM~1149_combout\,
	datac => \rw_96x8_sync_u|RAM~1156_combout\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1157_combout\);

-- Location: LCCOMB_X20_Y22_N18
\rw_96x8_sync_u|RAM~1158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1158_combout\ = (\ram_address[3]~4_combout\ & (((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & (\rw_96x8_sync_u|RAM~1147_combout\)) # (!\ram_address[2]~5_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1157_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1147_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1157_combout\,
	combout => \rw_96x8_sync_u|RAM~1158_combout\);

-- Location: FF_X20_Y27_N17
\rw_96x8_sync_u|RAM~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~92_q\);

-- Location: FF_X23_Y24_N27
\rw_96x8_sync_u|RAM~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~84_q\);

-- Location: LCCOMB_X23_Y24_N26
\rw_96x8_sync_u|RAM~1132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1132_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~92_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~84_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~92_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~84_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1132_combout\);

-- Location: FF_X20_Y27_N27
\rw_96x8_sync_u|RAM~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~348_q\);

-- Location: FF_X23_Y24_N1
\rw_96x8_sync_u|RAM~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~340_q\);

-- Location: LCCOMB_X20_Y27_N26
\rw_96x8_sync_u|RAM~1133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1133_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1132_combout\ & (\rw_96x8_sync_u|RAM~348_q\)) # (!\rw_96x8_sync_u|RAM~1132_combout\ & ((\rw_96x8_sync_u|RAM~340_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1132_combout\,
	datac => \rw_96x8_sync_u|RAM~348_q\,
	datad => \rw_96x8_sync_u|RAM~340_q\,
	combout => \rw_96x8_sync_u|RAM~1133_combout\);

-- Location: FF_X22_Y24_N27
\rw_96x8_sync_u|RAM~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~100_q\);

-- Location: LCCOMB_X21_Y27_N0
\rw_96x8_sync_u|RAM~108feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~108feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~108feeder_combout\);

-- Location: FF_X21_Y27_N1
\rw_96x8_sync_u|RAM~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~108feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~108_q\);

-- Location: LCCOMB_X22_Y24_N26
\rw_96x8_sync_u|RAM~1130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1130_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[5]~0_combout\) # ((\rw_96x8_sync_u|RAM~108_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~100_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~100_q\,
	datad => \rw_96x8_sync_u|RAM~108_q\,
	combout => \rw_96x8_sync_u|RAM~1130_combout\);

-- Location: FF_X21_Y27_N11
\rw_96x8_sync_u|RAM~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~364_q\);

-- Location: FF_X22_Y24_N1
\rw_96x8_sync_u|RAM~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~356_q\);

-- Location: LCCOMB_X21_Y27_N10
\rw_96x8_sync_u|RAM~1131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1131_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1130_combout\ & (\rw_96x8_sync_u|RAM~364_q\)) # (!\rw_96x8_sync_u|RAM~1130_combout\ & ((\rw_96x8_sync_u|RAM~356_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1130_combout\,
	datac => \rw_96x8_sync_u|RAM~364_q\,
	datad => \rw_96x8_sync_u|RAM~356_q\,
	combout => \rw_96x8_sync_u|RAM~1131_combout\);

-- Location: LCCOMB_X21_Y26_N22
\rw_96x8_sync_u|RAM~1134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1134_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1131_combout\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1133_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \rw_96x8_sync_u|RAM~1131_combout\,
	combout => \rw_96x8_sync_u|RAM~1134_combout\);

-- Location: LCCOMB_X21_Y23_N6
\rw_96x8_sync_u|RAM~484feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~484feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~484feeder_combout\);

-- Location: FF_X21_Y23_N7
\rw_96x8_sync_u|RAM~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~484feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~484_q\);

-- Location: FF_X21_Y26_N17
\rw_96x8_sync_u|RAM~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~492_q\);

-- Location: FF_X20_Y26_N27
\rw_96x8_sync_u|RAM~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~236_q\);

-- Location: FF_X21_Y25_N1
\rw_96x8_sync_u|RAM~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~228_q\);

-- Location: LCCOMB_X21_Y25_N0
\rw_96x8_sync_u|RAM~1135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1135_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~236_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~228_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~236_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~228_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1135_combout\);

-- Location: LCCOMB_X21_Y26_N16
\rw_96x8_sync_u|RAM~1136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1136_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1135_combout\ & ((\rw_96x8_sync_u|RAM~492_q\))) # (!\rw_96x8_sync_u|RAM~1135_combout\ & (\rw_96x8_sync_u|RAM~484_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~484_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~492_q\,
	datad => \rw_96x8_sync_u|RAM~1135_combout\,
	combout => \rw_96x8_sync_u|RAM~1136_combout\);

-- Location: FF_X20_Y26_N1
\rw_96x8_sync_u|RAM~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~220_q\);

-- Location: FF_X22_Y25_N7
\rw_96x8_sync_u|RAM~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~212_q\);

-- Location: LCCOMB_X22_Y25_N6
\rw_96x8_sync_u|RAM~1128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1128_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~220_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~212_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~220_q\,
	datac => \rw_96x8_sync_u|RAM~212_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1128_combout\);

-- Location: LCCOMB_X21_Y23_N4
\rw_96x8_sync_u|RAM~468feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~468feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \rw_96x8_sync_u|RAM~468feeder_combout\);

-- Location: FF_X21_Y23_N5
\rw_96x8_sync_u|RAM~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~468feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~468_q\);

-- Location: FF_X21_Y26_N21
\rw_96x8_sync_u|RAM~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~476_q\);

-- Location: LCCOMB_X21_Y26_N20
\rw_96x8_sync_u|RAM~1129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1129_combout\ = (\rw_96x8_sync_u|RAM~1128_combout\ & (((\rw_96x8_sync_u|RAM~476_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1128_combout\ & (\rw_96x8_sync_u|RAM~468_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1128_combout\,
	datab => \rw_96x8_sync_u|RAM~468_q\,
	datac => \rw_96x8_sync_u|RAM~476_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1129_combout\);

-- Location: LCCOMB_X21_Y26_N18
\rw_96x8_sync_u|RAM~1137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1137_combout\ = (\rw_96x8_sync_u|RAM~1134_combout\ & ((\rw_96x8_sync_u|RAM~1136_combout\) # ((!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1134_combout\ & (((\ram_address[4]~2_combout\ & \rw_96x8_sync_u|RAM~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1134_combout\,
	datab => \rw_96x8_sync_u|RAM~1136_combout\,
	datac => \ram_address[4]~2_combout\,
	datad => \rw_96x8_sync_u|RAM~1129_combout\,
	combout => \rw_96x8_sync_u|RAM~1137_combout\);

-- Location: LCCOMB_X20_Y22_N8
\rw_96x8_sync_u|RAM~1169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1169_combout\ = (\rw_96x8_sync_u|RAM~1158_combout\ & ((\rw_96x8_sync_u|RAM~1168_combout\) # ((!\ram_address[3]~4_combout\)))) # (!\rw_96x8_sync_u|RAM~1158_combout\ & (((\ram_address[3]~4_combout\ & \rw_96x8_sync_u|RAM~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1168_combout\,
	datab => \rw_96x8_sync_u|RAM~1158_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \rw_96x8_sync_u|RAM~1137_combout\,
	combout => \rw_96x8_sync_u|RAM~1169_combout\);

-- Location: LCCOMB_X40_Y20_N12
\data_out~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~54_combout\ = (\address[7]~input_o\ & (\rw_96x8_sync_u|RAM~1169_combout\ & ((!\address[6]~input_o\)))) # (!\address[7]~input_o\ & (((\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1169_combout\,
	datab => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a4\,
	datac => \address[6]~input_o\,
	datad => \address[7]~input_o\,
	combout => \data_out~54_combout\);

-- Location: LCCOMB_X40_Y20_N10
\data_out~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~66_combout\ = (\data_out~55_combout\) # ((\data_out~54_combout\) # ((\data_out~13_combout\ & \data_out~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~13_combout\,
	datab => \data_out~65_combout\,
	datac => \data_out~55_combout\,
	datad => \data_out~54_combout\,
	combout => \data_out~66_combout\);

-- Location: IOIBUF_X0_Y26_N8
\data_in[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(5),
	o => \data_in[5]~input_o\);

-- Location: FF_X17_Y16_N27
\rw_96x8_sync_u|RAM~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~765_q\);

-- Location: FF_X16_Y16_N13
\rw_96x8_sync_u|RAM~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~773_q\);

-- Location: FF_X16_Y16_N23
\rw_96x8_sync_u|RAM~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~757_q\);

-- Location: LCCOMB_X16_Y16_N22
\rw_96x8_sync_u|RAM~1239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1239_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~773_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~757_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~773_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~757_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1239_combout\);

-- Location: FF_X17_Y16_N13
\rw_96x8_sync_u|RAM~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~781_q\);

-- Location: LCCOMB_X17_Y16_N12
\rw_96x8_sync_u|RAM~1240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1240_combout\ = (\rw_96x8_sync_u|RAM~1239_combout\ & (((\rw_96x8_sync_u|RAM~781_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1239_combout\ & (\rw_96x8_sync_u|RAM~765_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~765_q\,
	datab => \rw_96x8_sync_u|RAM~1239_combout\,
	datac => \rw_96x8_sync_u|RAM~781_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1240_combout\);

-- Location: FF_X17_Y20_N11
\rw_96x8_sync_u|RAM~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~701_q\);

-- Location: FF_X17_Y20_N13
\rw_96x8_sync_u|RAM~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~717_q\);

-- Location: FF_X16_Y20_N23
\rw_96x8_sync_u|RAM~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~693_q\);

-- Location: LCCOMB_X16_Y20_N20
\rw_96x8_sync_u|RAM~709feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~709feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~709feeder_combout\);

-- Location: FF_X16_Y20_N21
\rw_96x8_sync_u|RAM~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~709feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~709_q\);

-- Location: LCCOMB_X16_Y20_N22
\rw_96x8_sync_u|RAM~1232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1232_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~709_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~693_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~693_q\,
	datad => \rw_96x8_sync_u|RAM~709_q\,
	combout => \rw_96x8_sync_u|RAM~1232_combout\);

-- Location: LCCOMB_X17_Y20_N12
\rw_96x8_sync_u|RAM~1233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1233_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1232_combout\ & ((\rw_96x8_sync_u|RAM~717_q\))) # (!\rw_96x8_sync_u|RAM~1232_combout\ & (\rw_96x8_sync_u|RAM~701_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~701_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~717_q\,
	datad => \rw_96x8_sync_u|RAM~1232_combout\,
	combout => \rw_96x8_sync_u|RAM~1233_combout\);

-- Location: FF_X23_Y22_N5
\rw_96x8_sync_u|RAM~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~741_q\);

-- Location: FF_X23_Y22_N23
\rw_96x8_sync_u|RAM~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~749_q\);

-- Location: FF_X24_Y22_N23
\rw_96x8_sync_u|RAM~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~725_q\);

-- Location: LCCOMB_X24_Y22_N20
\rw_96x8_sync_u|RAM~733feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~733feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~733feeder_combout\);

-- Location: FF_X24_Y22_N21
\rw_96x8_sync_u|RAM~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~733feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~733_q\);

-- Location: LCCOMB_X24_Y22_N22
\rw_96x8_sync_u|RAM~1234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1234_combout\ = (\ram_address[1]~1_combout\ & (\ram_address[0]~3_combout\)) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~733_q\))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~725_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~725_q\,
	datad => \rw_96x8_sync_u|RAM~733_q\,
	combout => \rw_96x8_sync_u|RAM~1234_combout\);

-- Location: LCCOMB_X23_Y22_N22
\rw_96x8_sync_u|RAM~1235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1235_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1234_combout\ & ((\rw_96x8_sync_u|RAM~749_q\))) # (!\rw_96x8_sync_u|RAM~1234_combout\ & (\rw_96x8_sync_u|RAM~741_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~741_q\,
	datac => \rw_96x8_sync_u|RAM~749_q\,
	datad => \rw_96x8_sync_u|RAM~1234_combout\,
	combout => \rw_96x8_sync_u|RAM~1235_combout\);

-- Location: LCCOMB_X26_Y22_N4
\rw_96x8_sync_u|RAM~677feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~677feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~677feeder_combout\);

-- Location: FF_X26_Y22_N5
\rw_96x8_sync_u|RAM~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~677feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~677_q\);

-- Location: FF_X26_Y22_N23
\rw_96x8_sync_u|RAM~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~685_q\);

-- Location: FF_X26_Y21_N7
\rw_96x8_sync_u|RAM~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~661_q\);

-- Location: LCCOMB_X26_Y21_N20
\rw_96x8_sync_u|RAM~669feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~669feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~669feeder_combout\);

-- Location: FF_X26_Y21_N21
\rw_96x8_sync_u|RAM~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~669feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~669_q\);

-- Location: LCCOMB_X26_Y21_N6
\rw_96x8_sync_u|RAM~1236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1236_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~669_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~661_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~661_q\,
	datad => \rw_96x8_sync_u|RAM~669_q\,
	combout => \rw_96x8_sync_u|RAM~1236_combout\);

-- Location: LCCOMB_X26_Y22_N22
\rw_96x8_sync_u|RAM~1237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1237_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1236_combout\ & ((\rw_96x8_sync_u|RAM~685_q\))) # (!\rw_96x8_sync_u|RAM~1236_combout\ & (\rw_96x8_sync_u|RAM~677_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~677_q\,
	datac => \rw_96x8_sync_u|RAM~685_q\,
	datad => \rw_96x8_sync_u|RAM~1236_combout\,
	combout => \rw_96x8_sync_u|RAM~1237_combout\);

-- Location: LCCOMB_X20_Y22_N2
\rw_96x8_sync_u|RAM~1238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1238_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1235_combout\) # ((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & (((!\ram_address[2]~5_combout\ & \rw_96x8_sync_u|RAM~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1235_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1237_combout\,
	combout => \rw_96x8_sync_u|RAM~1238_combout\);

-- Location: LCCOMB_X20_Y22_N4
\rw_96x8_sync_u|RAM~1241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1241_combout\ = (\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1238_combout\ & (\rw_96x8_sync_u|RAM~1240_combout\)) # (!\rw_96x8_sync_u|RAM~1238_combout\ & ((\rw_96x8_sync_u|RAM~1233_combout\))))) # (!\ram_address[2]~5_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1240_combout\,
	datab => \rw_96x8_sync_u|RAM~1233_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1238_combout\,
	combout => \rw_96x8_sync_u|RAM~1241_combout\);

-- Location: FF_X26_Y19_N7
\rw_96x8_sync_u|RAM~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~565_q\);

-- Location: LCCOMB_X26_Y19_N20
\rw_96x8_sync_u|RAM~581feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~581feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~581feeder_combout\);

-- Location: FF_X26_Y19_N21
\rw_96x8_sync_u|RAM~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~581feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~581_q\);

-- Location: LCCOMB_X26_Y19_N6
\rw_96x8_sync_u|RAM~1244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1244_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~581_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~565_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~565_q\,
	datad => \rw_96x8_sync_u|RAM~581_q\,
	combout => \rw_96x8_sync_u|RAM~1244_combout\);

-- Location: FF_X24_Y19_N31
\rw_96x8_sync_u|RAM~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~589_q\);

-- Location: LCCOMB_X24_Y19_N20
\rw_96x8_sync_u|RAM~573feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~573feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~573feeder_combout\);

-- Location: FF_X24_Y19_N21
\rw_96x8_sync_u|RAM~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~573feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~573_q\);

-- Location: LCCOMB_X24_Y19_N30
\rw_96x8_sync_u|RAM~1245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1245_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1244_combout\ & (\rw_96x8_sync_u|RAM~589_q\)) # (!\rw_96x8_sync_u|RAM~1244_combout\ & ((\rw_96x8_sync_u|RAM~573_q\))))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~1244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~1244_combout\,
	datac => \rw_96x8_sync_u|RAM~589_q\,
	datad => \rw_96x8_sync_u|RAM~573_q\,
	combout => \rw_96x8_sync_u|RAM~1245_combout\);

-- Location: FF_X23_Y21_N21
\rw_96x8_sync_u|RAM~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~549_q\);

-- Location: FF_X23_Y21_N15
\rw_96x8_sync_u|RAM~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~557_q\);

-- Location: FF_X24_Y21_N23
\rw_96x8_sync_u|RAM~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~533_q\);

-- Location: LCCOMB_X24_Y21_N28
\rw_96x8_sync_u|RAM~541feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~541feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~541feeder_combout\);

-- Location: FF_X24_Y21_N29
\rw_96x8_sync_u|RAM~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~541feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~541_q\);

-- Location: LCCOMB_X24_Y21_N22
\rw_96x8_sync_u|RAM~1246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1246_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~541_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~533_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~533_q\,
	datad => \rw_96x8_sync_u|RAM~541_q\,
	combout => \rw_96x8_sync_u|RAM~1246_combout\);

-- Location: LCCOMB_X23_Y21_N14
\rw_96x8_sync_u|RAM~1247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1247_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1246_combout\ & ((\rw_96x8_sync_u|RAM~557_q\))) # (!\rw_96x8_sync_u|RAM~1246_combout\ & (\rw_96x8_sync_u|RAM~549_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~549_q\,
	datac => \rw_96x8_sync_u|RAM~557_q\,
	datad => \rw_96x8_sync_u|RAM~1246_combout\,
	combout => \rw_96x8_sync_u|RAM~1247_combout\);

-- Location: LCCOMB_X23_Y20_N0
\rw_96x8_sync_u|RAM~1248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1248_combout\ = (\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\) # ((\rw_96x8_sync_u|RAM~1245_combout\)))) # (!\ram_address[2]~5_combout\ & (!\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[2]~5_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \rw_96x8_sync_u|RAM~1245_combout\,
	datad => \rw_96x8_sync_u|RAM~1247_combout\,
	combout => \rw_96x8_sync_u|RAM~1248_combout\);

-- Location: FF_X22_Y18_N31
\rw_96x8_sync_u|RAM~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~597_q\);

-- Location: LCCOMB_X22_Y18_N20
\rw_96x8_sync_u|RAM~605feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~605feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~605feeder_combout\);

-- Location: FF_X22_Y18_N21
\rw_96x8_sync_u|RAM~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~605feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~605_q\);

-- Location: LCCOMB_X22_Y18_N30
\rw_96x8_sync_u|RAM~1242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1242_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~605_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~597_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~597_q\,
	datad => \rw_96x8_sync_u|RAM~605_q\,
	combout => \rw_96x8_sync_u|RAM~1242_combout\);

-- Location: FF_X23_Y18_N31
\rw_96x8_sync_u|RAM~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~621_q\);

-- Location: LCCOMB_X23_Y18_N20
\rw_96x8_sync_u|RAM~613feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~613feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~613feeder_combout\);

-- Location: FF_X23_Y18_N21
\rw_96x8_sync_u|RAM~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~613feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~613_q\);

-- Location: LCCOMB_X23_Y18_N30
\rw_96x8_sync_u|RAM~1243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1243_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1242_combout\ & (\rw_96x8_sync_u|RAM~621_q\)) # (!\rw_96x8_sync_u|RAM~1242_combout\ & ((\rw_96x8_sync_u|RAM~613_q\))))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1242_combout\,
	datac => \rw_96x8_sync_u|RAM~621_q\,
	datad => \rw_96x8_sync_u|RAM~613_q\,
	combout => \rw_96x8_sync_u|RAM~1243_combout\);

-- Location: FF_X23_Y20_N11
\rw_96x8_sync_u|RAM~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~637_q\);

-- Location: FF_X23_Y20_N5
\rw_96x8_sync_u|RAM~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~653_q\);

-- Location: FF_X26_Y20_N31
\rw_96x8_sync_u|RAM~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~629_q\);

-- Location: FF_X26_Y20_N13
\rw_96x8_sync_u|RAM~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~645_q\);

-- Location: LCCOMB_X26_Y20_N30
\rw_96x8_sync_u|RAM~1249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1249_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~645_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~629_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~629_q\,
	datad => \rw_96x8_sync_u|RAM~645_q\,
	combout => \rw_96x8_sync_u|RAM~1249_combout\);

-- Location: LCCOMB_X23_Y20_N4
\rw_96x8_sync_u|RAM~1250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1250_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1249_combout\ & ((\rw_96x8_sync_u|RAM~653_q\))) # (!\rw_96x8_sync_u|RAM~1249_combout\ & (\rw_96x8_sync_u|RAM~637_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~637_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~653_q\,
	datad => \rw_96x8_sync_u|RAM~1249_combout\,
	combout => \rw_96x8_sync_u|RAM~1250_combout\);

-- Location: LCCOMB_X23_Y20_N14
\rw_96x8_sync_u|RAM~1251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1251_combout\ = (\rw_96x8_sync_u|RAM~1248_combout\ & (((\rw_96x8_sync_u|RAM~1250_combout\) # (!\ram_address[3]~4_combout\)))) # (!\rw_96x8_sync_u|RAM~1248_combout\ & (\rw_96x8_sync_u|RAM~1243_combout\ & ((\ram_address[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1248_combout\,
	datab => \rw_96x8_sync_u|RAM~1243_combout\,
	datac => \rw_96x8_sync_u|RAM~1250_combout\,
	datad => \ram_address[3]~4_combout\,
	combout => \rw_96x8_sync_u|RAM~1251_combout\);

-- Location: LCCOMB_X24_Y20_N16
\data_out~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~68_combout\ = (\data_out~1_combout\ & ((\address[4]~input_o\ & (\rw_96x8_sync_u|RAM~1241_combout\)) # (!\address[4]~input_o\ & ((\rw_96x8_sync_u|RAM~1251_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1241_combout\,
	datab => \data_out~1_combout\,
	datac => \address[4]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1251_combout\,
	combout => \data_out~68_combout\);

-- Location: IOIBUF_X41_Y27_N1
\port_in_00[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(5),
	o => \port_in_00[5]~input_o\);

-- Location: IOIBUF_X41_Y25_N8
\port_in_01[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(5),
	o => \port_in_01[5]~input_o\);

-- Location: LCCOMB_X40_Y26_N16
\data_out~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~73_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\)))) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\port_in_01[5]~input_o\))) # (!\address[0]~input_o\ & (\port_in_00[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \port_in_00[5]~input_o\,
	datac => \address[0]~input_o\,
	datad => \port_in_01[5]~input_o\,
	combout => \data_out~73_combout\);

-- Location: IOIBUF_X37_Y29_N15
\port_in_03[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(5),
	o => \port_in_03[5]~input_o\);

-- Location: IOIBUF_X41_Y27_N22
\port_in_02[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(5),
	o => \port_in_02[5]~input_o\);

-- Location: LCCOMB_X40_Y26_N10
\data_out~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~74_combout\ = (\address[1]~input_o\ & ((\data_out~73_combout\ & (\port_in_03[5]~input_o\)) # (!\data_out~73_combout\ & ((\port_in_02[5]~input_o\))))) # (!\address[1]~input_o\ & (\data_out~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \data_out~73_combout\,
	datac => \port_in_03[5]~input_o\,
	datad => \port_in_02[5]~input_o\,
	combout => \data_out~74_combout\);

-- Location: IOIBUF_X41_Y25_N1
\port_in_08[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(5),
	o => \port_in_08[5]~input_o\);

-- Location: IOIBUF_X39_Y29_N15
\port_in_10[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(5),
	o => \port_in_10[5]~input_o\);

-- Location: LCCOMB_X40_Y26_N20
\data_out~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~71_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\port_in_10[5]~input_o\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\port_in_08[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \port_in_08[5]~input_o\,
	datad => \port_in_10[5]~input_o\,
	combout => \data_out~71_combout\);

-- Location: IOIBUF_X37_Y29_N22
\port_in_09[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(5),
	o => \port_in_09[5]~input_o\);

-- Location: IOIBUF_X41_Y26_N22
\port_in_11[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(5),
	o => \port_in_11[5]~input_o\);

-- Location: LCCOMB_X40_Y26_N14
\data_out~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~72_combout\ = (\data_out~71_combout\ & (((\port_in_11[5]~input_o\)) # (!\address[0]~input_o\))) # (!\data_out~71_combout\ & (\address[0]~input_o\ & (\port_in_09[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~71_combout\,
	datab => \address[0]~input_o\,
	datac => \port_in_09[5]~input_o\,
	datad => \port_in_11[5]~input_o\,
	combout => \data_out~72_combout\);

-- Location: LCCOMB_X40_Y26_N28
\data_out~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~75_combout\ = (\address[3]~input_o\ & (((\data_out~72_combout\) # (\address[2]~input_o\)))) # (!\address[3]~input_o\ & (\data_out~74_combout\ & ((!\address[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~74_combout\,
	datab => \data_out~72_combout\,
	datac => \address[3]~input_o\,
	datad => \address[2]~input_o\,
	combout => \data_out~75_combout\);

-- Location: IOIBUF_X41_Y3_N15
\port_in_07[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(5),
	o => \port_in_07[5]~input_o\);

-- Location: IOIBUF_X41_Y4_N8
\port_in_05[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(5),
	o => \port_in_05[5]~input_o\);

-- Location: IOIBUF_X41_Y3_N1
\port_in_04[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(5),
	o => \port_in_04[5]~input_o\);

-- Location: LCCOMB_X40_Y8_N8
\data_out~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~69_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\)))) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\port_in_05[5]~input_o\)) # (!\address[0]~input_o\ & ((\port_in_04[5]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[5]~input_o\,
	datab => \port_in_04[5]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[0]~input_o\,
	combout => \data_out~69_combout\);

-- Location: IOIBUF_X41_Y8_N15
\port_in_06[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(5),
	o => \port_in_06[5]~input_o\);

-- Location: LCCOMB_X40_Y8_N2
\data_out~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~70_combout\ = (\data_out~69_combout\ & ((\port_in_07[5]~input_o\) # ((!\address[1]~input_o\)))) # (!\data_out~69_combout\ & (((\address[1]~input_o\ & \port_in_06[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_07[5]~input_o\,
	datab => \data_out~69_combout\,
	datac => \address[1]~input_o\,
	datad => \port_in_06[5]~input_o\,
	combout => \data_out~70_combout\);

-- Location: IOIBUF_X41_Y5_N22
\port_in_15[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(5),
	o => \port_in_15[5]~input_o\);

-- Location: IOIBUF_X41_Y7_N22
\port_in_14[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(5),
	o => \port_in_14[5]~input_o\);

-- Location: IOIBUF_X41_Y7_N1
\port_in_12[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(5),
	o => \port_in_12[5]~input_o\);

-- Location: LCCOMB_X40_Y8_N28
\data_out~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~76_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\)))) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\port_in_14[5]~input_o\)) # (!\address[1]~input_o\ & ((\port_in_12[5]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \port_in_12[5]~input_o\,
	combout => \data_out~76_combout\);

-- Location: IOIBUF_X41_Y4_N1
\port_in_13[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(5),
	o => \port_in_13[5]~input_o\);

-- Location: LCCOMB_X40_Y8_N22
\data_out~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~77_combout\ = (\data_out~76_combout\ & ((\port_in_15[5]~input_o\) # ((!\address[0]~input_o\)))) # (!\data_out~76_combout\ & (((\port_in_13[5]~input_o\ & \address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[5]~input_o\,
	datab => \data_out~76_combout\,
	datac => \port_in_13[5]~input_o\,
	datad => \address[0]~input_o\,
	combout => \data_out~77_combout\);

-- Location: LCCOMB_X40_Y8_N16
\data_out~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~78_combout\ = (\data_out~75_combout\ & (((\data_out~77_combout\) # (!\address[2]~input_o\)))) # (!\data_out~75_combout\ & (\data_out~70_combout\ & ((\address[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~75_combout\,
	datab => \data_out~70_combout\,
	datac => \data_out~77_combout\,
	datad => \address[2]~input_o\,
	combout => \data_out~78_combout\);

-- Location: FF_X22_Y24_N7
\rw_96x8_sync_u|RAM~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~101_q\);

-- Location: FF_X22_Y24_N13
\rw_96x8_sync_u|RAM~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~357_q\);

-- Location: LCCOMB_X22_Y24_N6
\rw_96x8_sync_u|RAM~1200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1200_combout\ = (\ram_address[5]~0_combout\ & ((\ram_address[4]~2_combout\) # ((\rw_96x8_sync_u|RAM~357_q\)))) # (!\ram_address[5]~0_combout\ & (!\ram_address[4]~2_combout\ & (\rw_96x8_sync_u|RAM~101_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~101_q\,
	datad => \rw_96x8_sync_u|RAM~357_q\,
	combout => \rw_96x8_sync_u|RAM~1200_combout\);

-- Location: FF_X21_Y25_N29
\rw_96x8_sync_u|RAM~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~485_q\);

-- Location: LCCOMB_X21_Y25_N2
\rw_96x8_sync_u|RAM~229feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~229feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~229feeder_combout\);

-- Location: FF_X21_Y25_N3
\rw_96x8_sync_u|RAM~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~229feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~229_q\);

-- Location: LCCOMB_X21_Y25_N28
\rw_96x8_sync_u|RAM~1201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1201_combout\ = (\rw_96x8_sync_u|RAM~1200_combout\ & (((\rw_96x8_sync_u|RAM~485_q\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1200_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~229_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1200_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~485_q\,
	datad => \rw_96x8_sync_u|RAM~229_q\,
	combout => \rw_96x8_sync_u|RAM~1201_combout\);

-- Location: FF_X20_Y26_N23
\rw_96x8_sync_u|RAM~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~237_q\);

-- Location: FF_X17_Y26_N5
\rw_96x8_sync_u|RAM~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~493_q\);

-- Location: FF_X21_Y27_N21
\rw_96x8_sync_u|RAM~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~365_q\);

-- Location: FF_X21_Y27_N23
\rw_96x8_sync_u|RAM~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~109_q\);

-- Location: LCCOMB_X21_Y27_N22
\rw_96x8_sync_u|RAM~1207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1207_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~365_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~109_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~365_q\,
	datac => \rw_96x8_sync_u|RAM~109_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1207_combout\);

-- Location: LCCOMB_X17_Y26_N4
\rw_96x8_sync_u|RAM~1208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1208_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1207_combout\ & ((\rw_96x8_sync_u|RAM~493_q\))) # (!\rw_96x8_sync_u|RAM~1207_combout\ & (\rw_96x8_sync_u|RAM~237_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~237_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~493_q\,
	datad => \rw_96x8_sync_u|RAM~1207_combout\,
	combout => \rw_96x8_sync_u|RAM~1208_combout\);

-- Location: FF_X23_Y24_N15
\rw_96x8_sync_u|RAM~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~85_q\);

-- Location: FF_X23_Y24_N21
\rw_96x8_sync_u|RAM~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~341_q\);

-- Location: LCCOMB_X23_Y24_N14
\rw_96x8_sync_u|RAM~1204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1204_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~341_q\))) # (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~85_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~85_q\,
	datad => \rw_96x8_sync_u|RAM~341_q\,
	combout => \rw_96x8_sync_u|RAM~1204_combout\);

-- Location: FF_X22_Y25_N11
\rw_96x8_sync_u|RAM~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~469_q\);

-- Location: FF_X22_Y25_N17
\rw_96x8_sync_u|RAM~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~213_q\);

-- Location: LCCOMB_X22_Y25_N10
\rw_96x8_sync_u|RAM~1205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1205_combout\ = (\rw_96x8_sync_u|RAM~1204_combout\ & (((\rw_96x8_sync_u|RAM~469_q\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1204_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~213_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1204_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~469_q\,
	datad => \rw_96x8_sync_u|RAM~213_q\,
	combout => \rw_96x8_sync_u|RAM~1205_combout\);

-- Location: FF_X20_Y26_N13
\rw_96x8_sync_u|RAM~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~221_q\);

-- Location: FF_X20_Y27_N21
\rw_96x8_sync_u|RAM~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~349_q\);

-- Location: FF_X20_Y27_N31
\rw_96x8_sync_u|RAM~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~93_q\);

-- Location: LCCOMB_X20_Y27_N30
\rw_96x8_sync_u|RAM~1202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1202_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~349_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~93_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~349_q\,
	datac => \rw_96x8_sync_u|RAM~93_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1202_combout\);

-- Location: FF_X21_Y26_N5
\rw_96x8_sync_u|RAM~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~477_q\);

-- Location: LCCOMB_X21_Y26_N4
\rw_96x8_sync_u|RAM~1203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1203_combout\ = (\rw_96x8_sync_u|RAM~1202_combout\ & (((\rw_96x8_sync_u|RAM~477_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1202_combout\ & (\rw_96x8_sync_u|RAM~221_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~221_q\,
	datab => \rw_96x8_sync_u|RAM~1202_combout\,
	datac => \rw_96x8_sync_u|RAM~477_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1203_combout\);

-- Location: LCCOMB_X22_Y25_N4
\rw_96x8_sync_u|RAM~1206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1206_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1203_combout\))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1205_combout\,
	datab => \rw_96x8_sync_u|RAM~1203_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1206_combout\);

-- Location: LCCOMB_X21_Y22_N18
\rw_96x8_sync_u|RAM~1209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1209_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1206_combout\ & ((\rw_96x8_sync_u|RAM~1208_combout\))) # (!\rw_96x8_sync_u|RAM~1206_combout\ & (\rw_96x8_sync_u|RAM~1201_combout\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1201_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~1208_combout\,
	datad => \rw_96x8_sync_u|RAM~1206_combout\,
	combout => \rw_96x8_sync_u|RAM~1209_combout\);

-- Location: FF_X20_Y23_N7
\rw_96x8_sync_u|RAM~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~405_q\);

-- Location: FF_X19_Y23_N13
\rw_96x8_sync_u|RAM~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~165_q\);

-- Location: FF_X19_Y23_N23
\rw_96x8_sync_u|RAM~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~149_q\);

-- Location: LCCOMB_X19_Y23_N22
\rw_96x8_sync_u|RAM~1210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1210_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~165_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~149_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~165_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~149_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1210_combout\);

-- Location: FF_X20_Y23_N25
\rw_96x8_sync_u|RAM~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~421_q\);

-- Location: LCCOMB_X20_Y23_N24
\rw_96x8_sync_u|RAM~1211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1211_combout\ = (\rw_96x8_sync_u|RAM~1210_combout\ & (((\rw_96x8_sync_u|RAM~421_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1210_combout\ & (\rw_96x8_sync_u|RAM~405_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~405_q\,
	datab => \rw_96x8_sync_u|RAM~1210_combout\,
	datac => \rw_96x8_sync_u|RAM~421_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1211_combout\);

-- Location: FF_X19_Y25_N13
\rw_96x8_sync_u|RAM~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~173_q\);

-- Location: FF_X19_Y25_N23
\rw_96x8_sync_u|RAM~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~157_q\);

-- Location: LCCOMB_X19_Y25_N22
\rw_96x8_sync_u|RAM~1217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1217_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~173_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~157_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~173_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~157_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1217_combout\);

-- Location: FF_X20_Y25_N1
\rw_96x8_sync_u|RAM~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~429_q\);

-- Location: FF_X20_Y25_N7
\rw_96x8_sync_u|RAM~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~413_q\);

-- Location: LCCOMB_X20_Y25_N0
\rw_96x8_sync_u|RAM~1218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1218_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1217_combout\ & (\rw_96x8_sync_u|RAM~429_q\)) # (!\rw_96x8_sync_u|RAM~1217_combout\ & ((\rw_96x8_sync_u|RAM~413_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1217_combout\,
	datac => \rw_96x8_sync_u|RAM~429_q\,
	datad => \rw_96x8_sync_u|RAM~413_q\,
	combout => \rw_96x8_sync_u|RAM~1218_combout\);

-- Location: LCCOMB_X16_Y25_N12
\rw_96x8_sync_u|RAM~1494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1494_combout\ = !\data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1494_combout\);

-- Location: FF_X16_Y25_N13
\rw_96x8_sync_u|RAM~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~1494_combout\,
	ena => \rw_96x8_sync_u|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~29_q\);

-- Location: FF_X16_Y25_N19
\rw_96x8_sync_u|RAM~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~45_q\);

-- Location: LCCOMB_X16_Y25_N18
\rw_96x8_sync_u|RAM~1212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1212_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~45_q\))) # (!\ram_address[1]~1_combout\ & 
-- (!\rw_96x8_sync_u|RAM~29_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~29_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~45_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1212_combout\);

-- Location: FF_X17_Y25_N29
\rw_96x8_sync_u|RAM~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~301_q\);

-- Location: FF_X17_Y25_N19
\rw_96x8_sync_u|RAM~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~285_q\);

-- Location: LCCOMB_X17_Y25_N28
\rw_96x8_sync_u|RAM~1213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1213_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1212_combout\ & (\rw_96x8_sync_u|RAM~301_q\)) # (!\rw_96x8_sync_u|RAM~1212_combout\ & ((\rw_96x8_sync_u|RAM~285_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1212_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1212_combout\,
	datac => \rw_96x8_sync_u|RAM~301_q\,
	datad => \rw_96x8_sync_u|RAM~285_q\,
	combout => \rw_96x8_sync_u|RAM~1213_combout\);

-- Location: LCCOMB_X16_Y23_N30
\rw_96x8_sync_u|RAM~1495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1495_combout\ = !\data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~1495_combout\);

-- Location: FF_X16_Y23_N31
\rw_96x8_sync_u|RAM~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~1495_combout\,
	ena => \rw_96x8_sync_u|RAM~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~21_q\);

-- Location: FF_X16_Y23_N13
\rw_96x8_sync_u|RAM~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~37_q\);

-- Location: LCCOMB_X16_Y23_N12
\rw_96x8_sync_u|RAM~1214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1214_combout\ = (\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~37_q\) # (\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (!\rw_96x8_sync_u|RAM~21_q\ & ((!\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~21_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~37_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1214_combout\);

-- Location: FF_X17_Y23_N31
\rw_96x8_sync_u|RAM~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~293_q\);

-- Location: FF_X17_Y23_N29
\rw_96x8_sync_u|RAM~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~277_q\);

-- Location: LCCOMB_X17_Y23_N30
\rw_96x8_sync_u|RAM~1215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1215_combout\ = (\rw_96x8_sync_u|RAM~1214_combout\ & (((\rw_96x8_sync_u|RAM~293_q\)) # (!\ram_address[5]~0_combout\))) # (!\rw_96x8_sync_u|RAM~1214_combout\ & (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~277_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1214_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~293_q\,
	datad => \rw_96x8_sync_u|RAM~277_q\,
	combout => \rw_96x8_sync_u|RAM~1215_combout\);

-- Location: LCCOMB_X22_Y23_N28
\rw_96x8_sync_u|RAM~1216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1216_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~1213_combout\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1213_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \rw_96x8_sync_u|RAM~1215_combout\,
	combout => \rw_96x8_sync_u|RAM~1216_combout\);

-- Location: LCCOMB_X22_Y23_N30
\rw_96x8_sync_u|RAM~1219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1219_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1216_combout\ & ((\rw_96x8_sync_u|RAM~1218_combout\))) # (!\rw_96x8_sync_u|RAM~1216_combout\ & (\rw_96x8_sync_u|RAM~1211_combout\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1211_combout\,
	datab => \rw_96x8_sync_u|RAM~1218_combout\,
	datac => \ram_address[4]~2_combout\,
	datad => \rw_96x8_sync_u|RAM~1216_combout\,
	combout => \rw_96x8_sync_u|RAM~1219_combout\);

-- Location: LCCOMB_X21_Y22_N28
\rw_96x8_sync_u|RAM~1220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1220_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1209_combout\) # ((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & (((\rw_96x8_sync_u|RAM~1219_combout\ & !\ram_address[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[3]~4_combout\,
	datab => \rw_96x8_sync_u|RAM~1209_combout\,
	datac => \rw_96x8_sync_u|RAM~1219_combout\,
	datad => \ram_address[2]~5_combout\,
	combout => \rw_96x8_sync_u|RAM~1220_combout\);

-- Location: FF_X17_Y21_N29
\rw_96x8_sync_u|RAM~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~205_q\);

-- Location: FF_X17_Y19_N9
\rw_96x8_sync_u|RAM~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~461_q\);

-- Location: FF_X17_Y19_N7
\rw_96x8_sync_u|RAM~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~453_q\);

-- Location: FF_X16_Y19_N21
\rw_96x8_sync_u|RAM~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~197_q\);

-- Location: LCCOMB_X16_Y19_N20
\rw_96x8_sync_u|RAM~1197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1197_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~453_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~197_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~453_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~197_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1197_combout\);

-- Location: LCCOMB_X17_Y19_N8
\rw_96x8_sync_u|RAM~1198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1198_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1197_combout\ & ((\rw_96x8_sync_u|RAM~461_q\))) # (!\rw_96x8_sync_u|RAM~1197_combout\ & (\rw_96x8_sync_u|RAM~205_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~205_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~461_q\,
	datad => \rw_96x8_sync_u|RAM~1197_combout\,
	combout => \rw_96x8_sync_u|RAM~1198_combout\);

-- Location: FF_X19_Y18_N5
\rw_96x8_sync_u|RAM~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~437_q\);

-- Location: FF_X17_Y18_N25
\rw_96x8_sync_u|RAM~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~189_q\);

-- Location: FF_X19_Y18_N23
\rw_96x8_sync_u|RAM~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~181_q\);

-- Location: LCCOMB_X19_Y18_N22
\rw_96x8_sync_u|RAM~1190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1190_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~189_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~181_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~189_q\,
	datac => \rw_96x8_sync_u|RAM~181_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1190_combout\);

-- Location: FF_X17_Y18_N19
\rw_96x8_sync_u|RAM~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~445_q\);

-- Location: LCCOMB_X17_Y18_N18
\rw_96x8_sync_u|RAM~1191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1191_combout\ = (\rw_96x8_sync_u|RAM~1190_combout\ & (((\rw_96x8_sync_u|RAM~445_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1190_combout\ & (\rw_96x8_sync_u|RAM~437_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~437_q\,
	datab => \rw_96x8_sync_u|RAM~1190_combout\,
	datac => \rw_96x8_sync_u|RAM~445_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1191_combout\);

-- Location: FF_X19_Y16_N13
\rw_96x8_sync_u|RAM~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~309_q\);

-- Location: FF_X20_Y19_N17
\rw_96x8_sync_u|RAM~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~61_q\);

-- Location: FF_X19_Y16_N31
\rw_96x8_sync_u|RAM~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~53_q\);

-- Location: LCCOMB_X19_Y16_N30
\rw_96x8_sync_u|RAM~1194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1194_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~61_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~61_q\,
	datac => \rw_96x8_sync_u|RAM~53_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1194_combout\);

-- Location: FF_X20_Y16_N21
\rw_96x8_sync_u|RAM~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~317_q\);

-- Location: LCCOMB_X20_Y16_N20
\rw_96x8_sync_u|RAM~1195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1195_combout\ = (\rw_96x8_sync_u|RAM~1194_combout\ & (((\rw_96x8_sync_u|RAM~317_q\) # (!\ram_address[5]~0_combout\)))) # (!\rw_96x8_sync_u|RAM~1194_combout\ & (\rw_96x8_sync_u|RAM~309_q\ & ((\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~309_q\,
	datab => \rw_96x8_sync_u|RAM~1194_combout\,
	datac => \rw_96x8_sync_u|RAM~317_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1195_combout\);

-- Location: LCCOMB_X19_Y20_N24
\rw_96x8_sync_u|RAM~77feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~77feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~77feeder_combout\);

-- Location: FF_X19_Y20_N25
\rw_96x8_sync_u|RAM~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~77feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~77_q\);

-- Location: FF_X19_Y19_N31
\rw_96x8_sync_u|RAM~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~69_q\);

-- Location: LCCOMB_X19_Y19_N30
\rw_96x8_sync_u|RAM~1192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1192_combout\ = (\ram_address[5]~0_combout\ & (((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~77_q\)) # (!\ram_address[0]~3_combout\ & 
-- ((\rw_96x8_sync_u|RAM~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~77_q\,
	datac => \rw_96x8_sync_u|RAM~69_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1192_combout\);

-- Location: FF_X20_Y19_N31
\rw_96x8_sync_u|RAM~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~333_q\);

-- Location: FF_X19_Y19_N21
\rw_96x8_sync_u|RAM~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~325_q\);

-- Location: LCCOMB_X20_Y19_N30
\rw_96x8_sync_u|RAM~1193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1193_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1192_combout\ & (\rw_96x8_sync_u|RAM~333_q\)) # (!\rw_96x8_sync_u|RAM~1192_combout\ & ((\rw_96x8_sync_u|RAM~325_q\))))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~1192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~1192_combout\,
	datac => \rw_96x8_sync_u|RAM~333_q\,
	datad => \rw_96x8_sync_u|RAM~325_q\,
	combout => \rw_96x8_sync_u|RAM~1193_combout\);

-- Location: LCCOMB_X20_Y16_N30
\rw_96x8_sync_u|RAM~1196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1196_combout\ = (\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~1193_combout\) # (\ram_address[4]~2_combout\)))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~1195_combout\ & ((!\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1195_combout\,
	datab => \rw_96x8_sync_u|RAM~1193_combout\,
	datac => \ram_address[1]~1_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1196_combout\);

-- Location: LCCOMB_X17_Y18_N12
\rw_96x8_sync_u|RAM~1199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1199_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1196_combout\ & (\rw_96x8_sync_u|RAM~1198_combout\)) # (!\rw_96x8_sync_u|RAM~1196_combout\ & ((\rw_96x8_sync_u|RAM~1191_combout\))))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1198_combout\,
	datab => \rw_96x8_sync_u|RAM~1191_combout\,
	datac => \ram_address[4]~2_combout\,
	datad => \rw_96x8_sync_u|RAM~1196_combout\,
	combout => \rw_96x8_sync_u|RAM~1199_combout\);

-- Location: FF_X19_Y21_N13
\rw_96x8_sync_u|RAM~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~501_q\);

-- Location: FF_X19_Y21_N15
\rw_96x8_sync_u|RAM~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~245_q\);

-- Location: LCCOMB_X19_Y21_N14
\rw_96x8_sync_u|RAM~1221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1221_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~501_q\) # ((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~245_q\ & !\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~501_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~245_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1221_combout\);

-- Location: FF_X21_Y21_N5
\rw_96x8_sync_u|RAM~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~261_q\);

-- Location: FF_X21_Y21_N15
\rw_96x8_sync_u|RAM~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~517_q\);

-- Location: LCCOMB_X21_Y21_N14
\rw_96x8_sync_u|RAM~1222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1222_combout\ = (\rw_96x8_sync_u|RAM~1221_combout\ & (((\rw_96x8_sync_u|RAM~517_q\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1221_combout\ & (\rw_96x8_sync_u|RAM~261_q\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1221_combout\,
	datab => \rw_96x8_sync_u|RAM~261_q\,
	datac => \rw_96x8_sync_u|RAM~517_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1222_combout\);

-- Location: FF_X21_Y18_N7
\rw_96x8_sync_u|RAM~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~125_q\);

-- Location: FF_X21_Y19_N31
\rw_96x8_sync_u|RAM~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~381_q\);

-- Location: LCCOMB_X21_Y18_N6
\rw_96x8_sync_u|RAM~1223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1223_combout\ = (\ram_address[1]~1_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[1]~1_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~381_q\))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~125_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~125_q\,
	datad => \rw_96x8_sync_u|RAM~381_q\,
	combout => \rw_96x8_sync_u|RAM~1223_combout\);

-- Location: FF_X21_Y19_N9
\rw_96x8_sync_u|RAM~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~397_q\);

-- Location: LCCOMB_X23_Y23_N4
\rw_96x8_sync_u|RAM~141feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~141feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~141feeder_combout\);

-- Location: FF_X23_Y23_N5
\rw_96x8_sync_u|RAM~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~141feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~141_q\);

-- Location: LCCOMB_X21_Y19_N8
\rw_96x8_sync_u|RAM~1224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1224_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1223_combout\ & (\rw_96x8_sync_u|RAM~397_q\)) # (!\rw_96x8_sync_u|RAM~1223_combout\ & ((\rw_96x8_sync_u|RAM~141_q\))))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1223_combout\,
	datac => \rw_96x8_sync_u|RAM~397_q\,
	datad => \rw_96x8_sync_u|RAM~141_q\,
	combout => \rw_96x8_sync_u|RAM~1224_combout\);

-- Location: FF_X22_Y19_N31
\rw_96x8_sync_u|RAM~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~117_q\);

-- Location: FF_X22_Y19_N13
\rw_96x8_sync_u|RAM~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~373_q\);

-- Location: LCCOMB_X22_Y19_N30
\rw_96x8_sync_u|RAM~1225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1225_combout\ = (\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~373_q\)))) # (!\ram_address[5]~0_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~117_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~117_q\,
	datad => \rw_96x8_sync_u|RAM~373_q\,
	combout => \rw_96x8_sync_u|RAM~1225_combout\);

-- Location: FF_X21_Y24_N29
\rw_96x8_sync_u|RAM~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~389_q\);

-- Location: LCCOMB_X23_Y23_N30
\rw_96x8_sync_u|RAM~133feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~133feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \rw_96x8_sync_u|RAM~133feeder_combout\);

-- Location: FF_X23_Y23_N31
\rw_96x8_sync_u|RAM~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~133feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~133_q\);

-- Location: LCCOMB_X21_Y24_N28
\rw_96x8_sync_u|RAM~1226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1226_combout\ = (\rw_96x8_sync_u|RAM~1225_combout\ & (((\rw_96x8_sync_u|RAM~389_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~1225_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~133_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1225_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~389_q\,
	datad => \rw_96x8_sync_u|RAM~133_q\,
	combout => \rw_96x8_sync_u|RAM~1226_combout\);

-- Location: LCCOMB_X21_Y22_N22
\rw_96x8_sync_u|RAM~1227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1227_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1224_combout\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~1226_combout\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1224_combout\,
	datab => \rw_96x8_sync_u|RAM~1226_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1227_combout\);

-- Location: FF_X20_Y21_N19
\rw_96x8_sync_u|RAM~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~509_q\);

-- Location: FF_X20_Y21_N21
\rw_96x8_sync_u|RAM~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~525_q\);

-- Location: FF_X20_Y18_N13
\rw_96x8_sync_u|RAM~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~269_q\);

-- Location: FF_X20_Y18_N15
\rw_96x8_sync_u|RAM~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~253_q\);

-- Location: LCCOMB_X20_Y18_N14
\rw_96x8_sync_u|RAM~1228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1228_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~269_q\) # ((\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~253_q\ & !\ram_address[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~269_q\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~253_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1228_combout\);

-- Location: LCCOMB_X20_Y21_N20
\rw_96x8_sync_u|RAM~1229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1229_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~1228_combout\ & ((\rw_96x8_sync_u|RAM~525_q\))) # (!\rw_96x8_sync_u|RAM~1228_combout\ & (\rw_96x8_sync_u|RAM~509_q\)))) # (!\ram_address[5]~0_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~509_q\,
	datac => \rw_96x8_sync_u|RAM~525_q\,
	datad => \rw_96x8_sync_u|RAM~1228_combout\,
	combout => \rw_96x8_sync_u|RAM~1229_combout\);

-- Location: LCCOMB_X21_Y22_N24
\rw_96x8_sync_u|RAM~1230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1230_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1227_combout\ & ((\rw_96x8_sync_u|RAM~1229_combout\))) # (!\rw_96x8_sync_u|RAM~1227_combout\ & (\rw_96x8_sync_u|RAM~1222_combout\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1222_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~1227_combout\,
	datad => \rw_96x8_sync_u|RAM~1229_combout\,
	combout => \rw_96x8_sync_u|RAM~1230_combout\);

-- Location: LCCOMB_X21_Y22_N2
\rw_96x8_sync_u|RAM~1231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1231_combout\ = (\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1220_combout\ & ((\rw_96x8_sync_u|RAM~1230_combout\))) # (!\rw_96x8_sync_u|RAM~1220_combout\ & (\rw_96x8_sync_u|RAM~1199_combout\)))) # (!\ram_address[2]~5_combout\ & 
-- (\rw_96x8_sync_u|RAM~1220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[2]~5_combout\,
	datab => \rw_96x8_sync_u|RAM~1220_combout\,
	datac => \rw_96x8_sync_u|RAM~1199_combout\,
	datad => \rw_96x8_sync_u|RAM~1230_combout\,
	combout => \rw_96x8_sync_u|RAM~1231_combout\);

-- Location: LCCOMB_X24_Y20_N6
\data_out~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~67_combout\ = (\address[7]~input_o\ & (!\address[6]~input_o\ & ((\rw_96x8_sync_u|RAM~1231_combout\)))) # (!\address[7]~input_o\ & (((\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a5\,
	datac => \address[7]~input_o\,
	datad => \rw_96x8_sync_u|RAM~1231_combout\,
	combout => \data_out~67_combout\);

-- Location: LCCOMB_X24_Y20_N18
\data_out~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~79_combout\ = (\data_out~68_combout\) # ((\data_out~67_combout\) # ((\data_out~13_combout\ & \data_out~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~13_combout\,
	datab => \data_out~68_combout\,
	datac => \data_out~78_combout\,
	datad => \data_out~67_combout\,
	combout => \data_out~79_combout\);

-- Location: IOIBUF_X14_Y0_N22
\data_in[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(6),
	o => \data_in[6]~input_o\);

-- Location: FF_X26_Y20_N11
\rw_96x8_sync_u|RAM~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~630_q\);

-- Location: FF_X26_Y20_N17
\rw_96x8_sync_u|RAM~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~646_q\);

-- Location: LCCOMB_X26_Y20_N10
\rw_96x8_sync_u|RAM~1311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1311_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~646_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~630_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~630_q\,
	datad => \rw_96x8_sync_u|RAM~646_q\,
	combout => \rw_96x8_sync_u|RAM~1311_combout\);

-- Location: LCCOMB_X19_Y20_N10
\rw_96x8_sync_u|RAM~638feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~638feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~638feeder_combout\);

-- Location: FF_X19_Y20_N11
\rw_96x8_sync_u|RAM~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~638feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~638_q\);

-- Location: FF_X22_Y21_N1
\rw_96x8_sync_u|RAM~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~654_q\);

-- Location: LCCOMB_X22_Y21_N0
\rw_96x8_sync_u|RAM~1312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1312_combout\ = (\rw_96x8_sync_u|RAM~1311_combout\ & (((\rw_96x8_sync_u|RAM~654_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1311_combout\ & (\rw_96x8_sync_u|RAM~638_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1311_combout\,
	datab => \rw_96x8_sync_u|RAM~638_q\,
	datac => \rw_96x8_sync_u|RAM~654_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1312_combout\);

-- Location: FF_X22_Y18_N19
\rw_96x8_sync_u|RAM~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~598_q\);

-- Location: FF_X22_Y18_N25
\rw_96x8_sync_u|RAM~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~606_q\);

-- Location: LCCOMB_X22_Y18_N18
\rw_96x8_sync_u|RAM~1304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1304_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~606_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~598_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~598_q\,
	datad => \rw_96x8_sync_u|RAM~606_q\,
	combout => \rw_96x8_sync_u|RAM~1304_combout\);

-- Location: FF_X23_Y18_N27
\rw_96x8_sync_u|RAM~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~622_q\);

-- Location: FF_X23_Y18_N25
\rw_96x8_sync_u|RAM~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~614_q\);

-- Location: LCCOMB_X23_Y18_N26
\rw_96x8_sync_u|RAM~1305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1305_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1304_combout\ & (\rw_96x8_sync_u|RAM~622_q\)) # (!\rw_96x8_sync_u|RAM~1304_combout\ & ((\rw_96x8_sync_u|RAM~614_q\))))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1304_combout\,
	datac => \rw_96x8_sync_u|RAM~622_q\,
	datad => \rw_96x8_sync_u|RAM~614_q\,
	combout => \rw_96x8_sync_u|RAM~1305_combout\);

-- Location: LCCOMB_X23_Y21_N24
\rw_96x8_sync_u|RAM~550feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~550feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~550feeder_combout\);

-- Location: FF_X23_Y21_N25
\rw_96x8_sync_u|RAM~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~550feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~550_q\);

-- Location: FF_X23_Y21_N3
\rw_96x8_sync_u|RAM~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~558_q\);

-- Location: FF_X24_Y21_N27
\rw_96x8_sync_u|RAM~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~534_q\);

-- Location: FF_X24_Y21_N25
\rw_96x8_sync_u|RAM~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~542_q\);

-- Location: LCCOMB_X24_Y21_N26
\rw_96x8_sync_u|RAM~1308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1308_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~542_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~534_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~534_q\,
	datad => \rw_96x8_sync_u|RAM~542_q\,
	combout => \rw_96x8_sync_u|RAM~1308_combout\);

-- Location: LCCOMB_X23_Y21_N2
\rw_96x8_sync_u|RAM~1309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1309_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1308_combout\ & ((\rw_96x8_sync_u|RAM~558_q\))) # (!\rw_96x8_sync_u|RAM~1308_combout\ & (\rw_96x8_sync_u|RAM~550_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~550_q\,
	datac => \rw_96x8_sync_u|RAM~558_q\,
	datad => \rw_96x8_sync_u|RAM~1308_combout\,
	combout => \rw_96x8_sync_u|RAM~1309_combout\);

-- Location: FF_X24_Y19_N25
\rw_96x8_sync_u|RAM~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~574_q\);

-- Location: FF_X24_Y19_N19
\rw_96x8_sync_u|RAM~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~590_q\);

-- Location: FF_X26_Y19_N19
\rw_96x8_sync_u|RAM~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~566_q\);

-- Location: LCCOMB_X26_Y19_N24
\rw_96x8_sync_u|RAM~582feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~582feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~582feeder_combout\);

-- Location: FF_X26_Y19_N25
\rw_96x8_sync_u|RAM~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~582feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~582_q\);

-- Location: LCCOMB_X26_Y19_N18
\rw_96x8_sync_u|RAM~1306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1306_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~582_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~566_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~566_q\,
	datad => \rw_96x8_sync_u|RAM~582_q\,
	combout => \rw_96x8_sync_u|RAM~1306_combout\);

-- Location: LCCOMB_X24_Y19_N18
\rw_96x8_sync_u|RAM~1307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1307_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1306_combout\ & ((\rw_96x8_sync_u|RAM~590_q\))) # (!\rw_96x8_sync_u|RAM~1306_combout\ & (\rw_96x8_sync_u|RAM~574_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~574_q\,
	datac => \rw_96x8_sync_u|RAM~590_q\,
	datad => \rw_96x8_sync_u|RAM~1306_combout\,
	combout => \rw_96x8_sync_u|RAM~1307_combout\);

-- Location: LCCOMB_X22_Y21_N14
\rw_96x8_sync_u|RAM~1310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1310_combout\ = (\ram_address[3]~4_combout\ & (((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1307_combout\))) # (!\ram_address[2]~5_combout\ & 
-- (\rw_96x8_sync_u|RAM~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[3]~4_combout\,
	datab => \rw_96x8_sync_u|RAM~1309_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1307_combout\,
	combout => \rw_96x8_sync_u|RAM~1310_combout\);

-- Location: LCCOMB_X22_Y21_N26
\rw_96x8_sync_u|RAM~1313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1313_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1310_combout\ & (\rw_96x8_sync_u|RAM~1312_combout\)) # (!\rw_96x8_sync_u|RAM~1310_combout\ & ((\rw_96x8_sync_u|RAM~1305_combout\))))) # (!\ram_address[3]~4_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[3]~4_combout\,
	datab => \rw_96x8_sync_u|RAM~1312_combout\,
	datac => \rw_96x8_sync_u|RAM~1305_combout\,
	datad => \rw_96x8_sync_u|RAM~1310_combout\,
	combout => \rw_96x8_sync_u|RAM~1313_combout\);

-- Location: FF_X17_Y20_N23
\rw_96x8_sync_u|RAM~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~702_q\);

-- Location: FF_X17_Y20_N17
\rw_96x8_sync_u|RAM~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~718_q\);

-- Location: FF_X16_Y20_N9
\rw_96x8_sync_u|RAM~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~710_q\);

-- Location: FF_X16_Y20_N27
\rw_96x8_sync_u|RAM~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~694_q\);

-- Location: LCCOMB_X16_Y20_N26
\rw_96x8_sync_u|RAM~1294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1294_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~710_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~694_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~710_q\,
	datac => \rw_96x8_sync_u|RAM~694_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1294_combout\);

-- Location: LCCOMB_X17_Y20_N16
\rw_96x8_sync_u|RAM~1295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1295_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1294_combout\ & ((\rw_96x8_sync_u|RAM~718_q\))) # (!\rw_96x8_sync_u|RAM~1294_combout\ & (\rw_96x8_sync_u|RAM~702_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~702_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~718_q\,
	datad => \rw_96x8_sync_u|RAM~1294_combout\,
	combout => \rw_96x8_sync_u|RAM~1295_combout\);

-- Location: LCCOMB_X23_Y22_N16
\rw_96x8_sync_u|RAM~742feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~742feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~742feeder_combout\);

-- Location: FF_X23_Y22_N17
\rw_96x8_sync_u|RAM~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~742feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~742_q\);

-- Location: FF_X23_Y22_N27
\rw_96x8_sync_u|RAM~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~750_q\);

-- Location: FF_X24_Y22_N27
\rw_96x8_sync_u|RAM~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~726_q\);

-- Location: FF_X24_Y22_N25
\rw_96x8_sync_u|RAM~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~734_q\);

-- Location: LCCOMB_X24_Y22_N26
\rw_96x8_sync_u|RAM~1296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1296_combout\ = (\ram_address[1]~1_combout\ & (\ram_address[0]~3_combout\)) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~734_q\))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~726_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~726_q\,
	datad => \rw_96x8_sync_u|RAM~734_q\,
	combout => \rw_96x8_sync_u|RAM~1296_combout\);

-- Location: LCCOMB_X23_Y22_N26
\rw_96x8_sync_u|RAM~1297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1297_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1296_combout\ & ((\rw_96x8_sync_u|RAM~750_q\))) # (!\rw_96x8_sync_u|RAM~1296_combout\ & (\rw_96x8_sync_u|RAM~742_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~742_q\,
	datac => \rw_96x8_sync_u|RAM~750_q\,
	datad => \rw_96x8_sync_u|RAM~1296_combout\,
	combout => \rw_96x8_sync_u|RAM~1297_combout\);

-- Location: FF_X26_Y21_N19
\rw_96x8_sync_u|RAM~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~662_q\);

-- Location: FF_X26_Y21_N25
\rw_96x8_sync_u|RAM~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~670_q\);

-- Location: LCCOMB_X26_Y21_N18
\rw_96x8_sync_u|RAM~1298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1298_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~670_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~662_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~662_q\,
	datad => \rw_96x8_sync_u|RAM~670_q\,
	combout => \rw_96x8_sync_u|RAM~1298_combout\);

-- Location: FF_X26_Y22_N3
\rw_96x8_sync_u|RAM~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~686_q\);

-- Location: FF_X26_Y22_N17
\rw_96x8_sync_u|RAM~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~678_q\);

-- Location: LCCOMB_X26_Y22_N2
\rw_96x8_sync_u|RAM~1299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1299_combout\ = (\rw_96x8_sync_u|RAM~1298_combout\ & (((\rw_96x8_sync_u|RAM~686_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~1298_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~678_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1298_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~686_q\,
	datad => \rw_96x8_sync_u|RAM~678_q\,
	combout => \rw_96x8_sync_u|RAM~1299_combout\);

-- Location: LCCOMB_X22_Y21_N2
\rw_96x8_sync_u|RAM~1300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1300_combout\ = (\ram_address[2]~5_combout\ & (((\ram_address[3]~4_combout\)))) # (!\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\ & (\rw_96x8_sync_u|RAM~1297_combout\)) # (!\ram_address[3]~4_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1299_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[2]~5_combout\,
	datab => \rw_96x8_sync_u|RAM~1297_combout\,
	datac => \rw_96x8_sync_u|RAM~1299_combout\,
	datad => \ram_address[3]~4_combout\,
	combout => \rw_96x8_sync_u|RAM~1300_combout\);

-- Location: LCCOMB_X16_Y16_N24
\rw_96x8_sync_u|RAM~774feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~774feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~774feeder_combout\);

-- Location: FF_X16_Y16_N25
\rw_96x8_sync_u|RAM~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~774feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~774_q\);

-- Location: FF_X16_Y16_N27
\rw_96x8_sync_u|RAM~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~758_q\);

-- Location: LCCOMB_X16_Y16_N26
\rw_96x8_sync_u|RAM~1301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1301_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~774_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~758_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~774_q\,
	datac => \rw_96x8_sync_u|RAM~758_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1301_combout\);

-- Location: FF_X17_Y16_N1
\rw_96x8_sync_u|RAM~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~782_q\);

-- Location: FF_X17_Y16_N7
\rw_96x8_sync_u|RAM~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~766_q\);

-- Location: LCCOMB_X17_Y16_N0
\rw_96x8_sync_u|RAM~1302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1302_combout\ = (\rw_96x8_sync_u|RAM~1301_combout\ & (((\rw_96x8_sync_u|RAM~782_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1301_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~766_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1301_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~782_q\,
	datad => \rw_96x8_sync_u|RAM~766_q\,
	combout => \rw_96x8_sync_u|RAM~1302_combout\);

-- Location: LCCOMB_X22_Y21_N20
\rw_96x8_sync_u|RAM~1303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1303_combout\ = (\rw_96x8_sync_u|RAM~1300_combout\ & (((\rw_96x8_sync_u|RAM~1302_combout\) # (!\ram_address[2]~5_combout\)))) # (!\rw_96x8_sync_u|RAM~1300_combout\ & (\rw_96x8_sync_u|RAM~1295_combout\ & (\ram_address[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1295_combout\,
	datab => \rw_96x8_sync_u|RAM~1300_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1302_combout\,
	combout => \rw_96x8_sync_u|RAM~1303_combout\);

-- Location: LCCOMB_X22_Y21_N12
\data_out~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~81_combout\ = (\data_out~1_combout\ & ((\address[4]~input_o\ & ((\rw_96x8_sync_u|RAM~1303_combout\))) # (!\address[4]~input_o\ & (\rw_96x8_sync_u|RAM~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1313_combout\,
	datab => \rw_96x8_sync_u|RAM~1303_combout\,
	datac => \address[4]~input_o\,
	datad => \data_out~1_combout\,
	combout => \data_out~81_combout\);

-- Location: IOIBUF_X41_Y18_N8
\port_in_13[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(6),
	o => \port_in_13[6]~input_o\);

-- Location: IOIBUF_X41_Y15_N15
\port_in_01[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(6),
	o => \port_in_01[6]~input_o\);

-- Location: IOIBUF_X41_Y15_N22
\port_in_05[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(6),
	o => \port_in_05[6]~input_o\);

-- Location: LCCOMB_X40_Y17_N18
\data_out~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~84_combout\ = (\address[3]~input_o\ & (((\address[2]~input_o\)))) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & ((\port_in_05[6]~input_o\))) # (!\address[2]~input_o\ & (\port_in_01[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \port_in_05[6]~input_o\,
	combout => \data_out~84_combout\);

-- Location: IOIBUF_X41_Y13_N1
\port_in_09[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(6),
	o => \port_in_09[6]~input_o\);

-- Location: LCCOMB_X40_Y17_N20
\data_out~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~85_combout\ = (\data_out~84_combout\ & ((\port_in_13[6]~input_o\) # ((!\address[3]~input_o\)))) # (!\data_out~84_combout\ & (((\address[3]~input_o\ & \port_in_09[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_13[6]~input_o\,
	datab => \data_out~84_combout\,
	datac => \address[3]~input_o\,
	datad => \port_in_09[6]~input_o\,
	combout => \data_out~85_combout\);

-- Location: IOIBUF_X41_Y14_N8
\port_in_08[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(6),
	o => \port_in_08[6]~input_o\);

-- Location: IOIBUF_X41_Y15_N1
\port_in_00[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(6),
	o => \port_in_00[6]~input_o\);

-- Location: IOIBUF_X41_Y15_N8
\port_in_04[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(6),
	o => \port_in_04[6]~input_o\);

-- Location: LCCOMB_X40_Y17_N14
\data_out~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~86_combout\ = (\address[3]~input_o\ & (((\address[2]~input_o\)))) # (!\address[3]~input_o\ & ((\address[2]~input_o\ & ((\port_in_04[6]~input_o\))) # (!\address[2]~input_o\ & (\port_in_00[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \port_in_04[6]~input_o\,
	combout => \data_out~86_combout\);

-- Location: IOIBUF_X41_Y14_N15
\port_in_12[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(6),
	o => \port_in_12[6]~input_o\);

-- Location: LCCOMB_X40_Y17_N16
\data_out~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~87_combout\ = (\address[3]~input_o\ & ((\data_out~86_combout\ & ((\port_in_12[6]~input_o\))) # (!\data_out~86_combout\ & (\port_in_08[6]~input_o\)))) # (!\address[3]~input_o\ & (((\data_out~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \data_out~86_combout\,
	datad => \port_in_12[6]~input_o\,
	combout => \data_out~87_combout\);

-- Location: LCCOMB_X40_Y17_N10
\data_out~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~88_combout\ = (\address[0]~input_o\ & ((\data_out~85_combout\) # ((\address[1]~input_o\)))) # (!\address[0]~input_o\ & (((\data_out~87_combout\ & !\address[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~85_combout\,
	datab => \data_out~87_combout\,
	datac => \address[0]~input_o\,
	datad => \address[1]~input_o\,
	combout => \data_out~88_combout\);

-- Location: IOIBUF_X41_Y14_N1
\port_in_15[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(6),
	o => \port_in_15[6]~input_o\);

-- Location: IOIBUF_X41_Y12_N8
\port_in_11[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(6),
	o => \port_in_11[6]~input_o\);

-- Location: IOIBUF_X41_Y17_N1
\port_in_03[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(6),
	o => \port_in_03[6]~input_o\);

-- Location: LCCOMB_X40_Y17_N28
\data_out~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~89_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\port_in_11[6]~input_o\)) # (!\address[3]~input_o\ & ((\port_in_03[6]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \port_in_11[6]~input_o\,
	datad => \port_in_03[6]~input_o\,
	combout => \data_out~89_combout\);

-- Location: IOIBUF_X41_Y18_N22
\port_in_07[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(6),
	o => \port_in_07[6]~input_o\);

-- Location: LCCOMB_X40_Y17_N22
\data_out~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~90_combout\ = (\data_out~89_combout\ & ((\port_in_15[6]~input_o\) # ((!\address[2]~input_o\)))) # (!\data_out~89_combout\ & (((\address[2]~input_o\ & \port_in_07[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[6]~input_o\,
	datab => \data_out~89_combout\,
	datac => \address[2]~input_o\,
	datad => \port_in_07[6]~input_o\,
	combout => \data_out~90_combout\);

-- Location: IOIBUF_X41_Y12_N1
\port_in_10[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(6),
	o => \port_in_10[6]~input_o\);

-- Location: IOIBUF_X41_Y13_N15
\port_in_02[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(6),
	o => \port_in_02[6]~input_o\);

-- Location: LCCOMB_X40_Y17_N6
\data_out~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~82_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & (\port_in_10[6]~input_o\)) # (!\address[3]~input_o\ & ((\port_in_02[6]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \port_in_10[6]~input_o\,
	datad => \port_in_02[6]~input_o\,
	combout => \data_out~82_combout\);

-- Location: IOIBUF_X41_Y10_N15
\port_in_14[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(6),
	o => \port_in_14[6]~input_o\);

-- Location: IOIBUF_X41_Y13_N8
\port_in_06[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(6),
	o => \port_in_06[6]~input_o\);

-- Location: LCCOMB_X40_Y17_N0
\data_out~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~83_combout\ = (\data_out~82_combout\ & ((\port_in_14[6]~input_o\) # ((!\address[2]~input_o\)))) # (!\data_out~82_combout\ & (((\address[2]~input_o\ & \port_in_06[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~82_combout\,
	datab => \port_in_14[6]~input_o\,
	datac => \address[2]~input_o\,
	datad => \port_in_06[6]~input_o\,
	combout => \data_out~83_combout\);

-- Location: LCCOMB_X40_Y17_N24
\data_out~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~91_combout\ = (\data_out~88_combout\ & (((\data_out~90_combout\)) # (!\address[1]~input_o\))) # (!\data_out~88_combout\ & (\address[1]~input_o\ & ((\data_out~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~88_combout\,
	datab => \address[1]~input_o\,
	datac => \data_out~90_combout\,
	datad => \data_out~83_combout\,
	combout => \data_out~91_combout\);

-- Location: FF_X20_Y27_N1
\rw_96x8_sync_u|RAM~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~350_q\);

-- Location: FF_X20_Y27_N3
\rw_96x8_sync_u|RAM~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~94_q\);

-- Location: LCCOMB_X20_Y27_N2
\rw_96x8_sync_u|RAM~1254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1254_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~350_q\) # ((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~94_q\ & !\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~350_q\,
	datac => \rw_96x8_sync_u|RAM~94_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1254_combout\);

-- Location: LCCOMB_X21_Y27_N8
\rw_96x8_sync_u|RAM~110feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~110feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~110feeder_combout\);

-- Location: FF_X21_Y27_N9
\rw_96x8_sync_u|RAM~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~110feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~110_q\);

-- Location: FF_X21_Y27_N27
\rw_96x8_sync_u|RAM~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~366_q\);

-- Location: LCCOMB_X21_Y27_N26
\rw_96x8_sync_u|RAM~1255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1255_combout\ = (\rw_96x8_sync_u|RAM~1254_combout\ & (((\rw_96x8_sync_u|RAM~366_q\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1254_combout\ & (\rw_96x8_sync_u|RAM~110_q\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1254_combout\,
	datab => \rw_96x8_sync_u|RAM~110_q\,
	datac => \rw_96x8_sync_u|RAM~366_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1255_combout\);

-- Location: FF_X23_Y24_N11
\rw_96x8_sync_u|RAM~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~86_q\);

-- Location: FF_X23_Y24_N17
\rw_96x8_sync_u|RAM~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~342_q\);

-- Location: LCCOMB_X23_Y24_N10
\rw_96x8_sync_u|RAM~1256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1256_combout\ = (\ram_address[1]~1_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[1]~1_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~342_q\))) # (!\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~86_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~86_q\,
	datad => \rw_96x8_sync_u|RAM~342_q\,
	combout => \rw_96x8_sync_u|RAM~1256_combout\);

-- Location: FF_X22_Y24_N3
\rw_96x8_sync_u|RAM~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~358_q\);

-- Location: FF_X22_Y24_N17
\rw_96x8_sync_u|RAM~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~102_q\);

-- Location: LCCOMB_X22_Y24_N2
\rw_96x8_sync_u|RAM~1257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1257_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1256_combout\ & (\rw_96x8_sync_u|RAM~358_q\)) # (!\rw_96x8_sync_u|RAM~1256_combout\ & ((\rw_96x8_sync_u|RAM~102_q\))))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1256_combout\,
	datac => \rw_96x8_sync_u|RAM~358_q\,
	datad => \rw_96x8_sync_u|RAM~102_q\,
	combout => \rw_96x8_sync_u|RAM~1257_combout\);

-- Location: LCCOMB_X17_Y22_N12
\rw_96x8_sync_u|RAM~1258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1258_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1255_combout\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[0]~3_combout\ & (((!\ram_address[4]~2_combout\ & \rw_96x8_sync_u|RAM~1257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~1255_combout\,
	datac => \ram_address[4]~2_combout\,
	datad => \rw_96x8_sync_u|RAM~1257_combout\,
	combout => \rw_96x8_sync_u|RAM~1258_combout\);

-- Location: FF_X21_Y25_N31
\rw_96x8_sync_u|RAM~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~230_q\);

-- Location: FF_X22_Y25_N15
\rw_96x8_sync_u|RAM~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~470_q\);

-- Location: FF_X22_Y25_N1
\rw_96x8_sync_u|RAM~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~214_q\);

-- Location: LCCOMB_X22_Y25_N0
\rw_96x8_sync_u|RAM~1252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1252_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~470_q\) # ((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~214_q\ & !\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~470_q\,
	datac => \rw_96x8_sync_u|RAM~214_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1252_combout\);

-- Location: FF_X21_Y25_N25
\rw_96x8_sync_u|RAM~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~486_q\);

-- Location: LCCOMB_X21_Y25_N24
\rw_96x8_sync_u|RAM~1253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1253_combout\ = (\rw_96x8_sync_u|RAM~1252_combout\ & (((\rw_96x8_sync_u|RAM~486_q\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1252_combout\ & (\rw_96x8_sync_u|RAM~230_q\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~230_q\,
	datab => \rw_96x8_sync_u|RAM~1252_combout\,
	datac => \rw_96x8_sync_u|RAM~486_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1253_combout\);

-- Location: LCCOMB_X20_Y26_N16
\rw_96x8_sync_u|RAM~238feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~238feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~238feeder_combout\);

-- Location: FF_X20_Y26_N17
\rw_96x8_sync_u|RAM~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~238feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~238_q\);

-- Location: FF_X20_Y26_N19
\rw_96x8_sync_u|RAM~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~222_q\);

-- Location: LCCOMB_X21_Y26_N6
\rw_96x8_sync_u|RAM~478feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~478feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~478feeder_combout\);

-- Location: FF_X21_Y26_N7
\rw_96x8_sync_u|RAM~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~478feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~478_q\);

-- Location: LCCOMB_X20_Y26_N18
\rw_96x8_sync_u|RAM~1259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1259_combout\ = (\ram_address[5]~0_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~478_q\)))) # (!\ram_address[5]~0_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~222_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~222_q\,
	datad => \rw_96x8_sync_u|RAM~478_q\,
	combout => \rw_96x8_sync_u|RAM~1259_combout\);

-- Location: FF_X21_Y26_N25
\rw_96x8_sync_u|RAM~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~494_q\);

-- Location: LCCOMB_X21_Y26_N24
\rw_96x8_sync_u|RAM~1260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1260_combout\ = (\rw_96x8_sync_u|RAM~1259_combout\ & (((\rw_96x8_sync_u|RAM~494_q\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1259_combout\ & (\rw_96x8_sync_u|RAM~238_q\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~238_q\,
	datab => \rw_96x8_sync_u|RAM~1259_combout\,
	datac => \rw_96x8_sync_u|RAM~494_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1260_combout\);

-- Location: LCCOMB_X17_Y22_N22
\rw_96x8_sync_u|RAM~1261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1261_combout\ = (\rw_96x8_sync_u|RAM~1258_combout\ & (((\rw_96x8_sync_u|RAM~1260_combout\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1258_combout\ & (\rw_96x8_sync_u|RAM~1253_combout\ & (\ram_address[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1258_combout\,
	datab => \rw_96x8_sync_u|RAM~1253_combout\,
	datac => \ram_address[4]~2_combout\,
	datad => \rw_96x8_sync_u|RAM~1260_combout\,
	combout => \rw_96x8_sync_u|RAM~1261_combout\);

-- Location: FF_X21_Y21_N9
\rw_96x8_sync_u|RAM~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~518_q\);

-- Location: FF_X21_Y21_N27
\rw_96x8_sync_u|RAM~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~262_q\);

-- Location: LCCOMB_X21_Y21_N26
\rw_96x8_sync_u|RAM~1290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1290_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~518_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~262_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~518_q\,
	datac => \rw_96x8_sync_u|RAM~262_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1290_combout\);

-- Location: FF_X21_Y20_N3
\rw_96x8_sync_u|RAM~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~270_q\);

-- Location: FF_X21_Y20_N21
\rw_96x8_sync_u|RAM~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~526_q\);

-- Location: LCCOMB_X21_Y20_N20
\rw_96x8_sync_u|RAM~1291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1291_combout\ = (\rw_96x8_sync_u|RAM~1290_combout\ & (((\rw_96x8_sync_u|RAM~526_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1290_combout\ & (\rw_96x8_sync_u|RAM~270_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1290_combout\,
	datab => \rw_96x8_sync_u|RAM~270_q\,
	datac => \rw_96x8_sync_u|RAM~526_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1291_combout\);

-- Location: LCCOMB_X19_Y21_N16
\rw_96x8_sync_u|RAM~502feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~502feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~502feeder_combout\);

-- Location: FF_X19_Y21_N17
\rw_96x8_sync_u|RAM~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~502feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~502_q\);

-- Location: FF_X19_Y21_N27
\rw_96x8_sync_u|RAM~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~246_q\);

-- Location: LCCOMB_X19_Y21_N26
\rw_96x8_sync_u|RAM~1283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1283_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~502_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~246_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~502_q\,
	datac => \rw_96x8_sync_u|RAM~246_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1283_combout\);

-- Location: FF_X20_Y21_N15
\rw_96x8_sync_u|RAM~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~510_q\);

-- Location: FF_X20_Y18_N1
\rw_96x8_sync_u|RAM~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~254_q\);

-- Location: LCCOMB_X20_Y21_N14
\rw_96x8_sync_u|RAM~1284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1284_combout\ = (\rw_96x8_sync_u|RAM~1283_combout\ & (((\rw_96x8_sync_u|RAM~510_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1283_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~254_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1283_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~510_q\,
	datad => \rw_96x8_sync_u|RAM~254_q\,
	combout => \rw_96x8_sync_u|RAM~1284_combout\);

-- Location: LCCOMB_X21_Y18_N24
\rw_96x8_sync_u|RAM~126feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~126feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~126feeder_combout\);

-- Location: FF_X21_Y18_N25
\rw_96x8_sync_u|RAM~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~126feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~126_q\);

-- Location: FF_X21_Y19_N27
\rw_96x8_sync_u|RAM~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~382_q\);

-- Location: FF_X22_Y19_N1
\rw_96x8_sync_u|RAM~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~374_q\);

-- Location: FF_X22_Y19_N19
\rw_96x8_sync_u|RAM~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~118_q\);

-- Location: LCCOMB_X22_Y19_N18
\rw_96x8_sync_u|RAM~1287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1287_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~374_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~118_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~374_q\,
	datac => \rw_96x8_sync_u|RAM~118_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1287_combout\);

-- Location: LCCOMB_X21_Y19_N26
\rw_96x8_sync_u|RAM~1288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1288_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1287_combout\ & ((\rw_96x8_sync_u|RAM~382_q\))) # (!\rw_96x8_sync_u|RAM~1287_combout\ & (\rw_96x8_sync_u|RAM~126_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~126_q\,
	datac => \rw_96x8_sync_u|RAM~382_q\,
	datad => \rw_96x8_sync_u|RAM~1287_combout\,
	combout => \rw_96x8_sync_u|RAM~1288_combout\);

-- Location: FF_X22_Y23_N17
\rw_96x8_sync_u|RAM~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~390_q\);

-- Location: FF_X23_Y23_N19
\rw_96x8_sync_u|RAM~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~134_q\);

-- Location: LCCOMB_X23_Y23_N18
\rw_96x8_sync_u|RAM~1285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1285_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~390_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~134_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~390_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~134_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1285_combout\);

-- Location: FF_X22_Y23_N27
\rw_96x8_sync_u|RAM~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~398_q\);

-- Location: LCCOMB_X23_Y23_N24
\rw_96x8_sync_u|RAM~142feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~142feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~142feeder_combout\);

-- Location: FF_X23_Y23_N25
\rw_96x8_sync_u|RAM~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~142feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~142_q\);

-- Location: LCCOMB_X22_Y23_N26
\rw_96x8_sync_u|RAM~1286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1286_combout\ = (\rw_96x8_sync_u|RAM~1285_combout\ & (((\rw_96x8_sync_u|RAM~398_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1285_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~142_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1285_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~398_q\,
	datad => \rw_96x8_sync_u|RAM~142_q\,
	combout => \rw_96x8_sync_u|RAM~1286_combout\);

-- Location: LCCOMB_X17_Y22_N6
\rw_96x8_sync_u|RAM~1289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1289_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1286_combout\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~1288_combout\,
	datac => \rw_96x8_sync_u|RAM~1286_combout\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1289_combout\);

-- Location: LCCOMB_X17_Y22_N8
\rw_96x8_sync_u|RAM~1292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1292_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1289_combout\ & (\rw_96x8_sync_u|RAM~1291_combout\)) # (!\rw_96x8_sync_u|RAM~1289_combout\ & ((\rw_96x8_sync_u|RAM~1284_combout\))))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~1291_combout\,
	datac => \rw_96x8_sync_u|RAM~1284_combout\,
	datad => \rw_96x8_sync_u|RAM~1289_combout\,
	combout => \rw_96x8_sync_u|RAM~1292_combout\);

-- Location: FF_X20_Y19_N3
\rw_96x8_sync_u|RAM~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~334_q\);

-- Location: FF_X17_Y21_N17
\rw_96x8_sync_u|RAM~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~78_q\);

-- Location: LCCOMB_X17_Y21_N16
\rw_96x8_sync_u|RAM~1269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1269_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~334_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~78_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~334_q\,
	datac => \rw_96x8_sync_u|RAM~78_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1269_combout\);

-- Location: FF_X17_Y21_N15
\rw_96x8_sync_u|RAM~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~206_q\);

-- Location: FF_X17_Y19_N19
\rw_96x8_sync_u|RAM~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~462_q\);

-- Location: LCCOMB_X17_Y19_N18
\rw_96x8_sync_u|RAM~1270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1270_combout\ = (\rw_96x8_sync_u|RAM~1269_combout\ & (((\rw_96x8_sync_u|RAM~462_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1269_combout\ & (\rw_96x8_sync_u|RAM~206_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1269_combout\,
	datab => \rw_96x8_sync_u|RAM~206_q\,
	datac => \rw_96x8_sync_u|RAM~462_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1270_combout\);

-- Location: FF_X16_Y19_N31
\rw_96x8_sync_u|RAM~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~198_q\);

-- Location: FF_X19_Y19_N25
\rw_96x8_sync_u|RAM~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~326_q\);

-- Location: FF_X19_Y19_N27
\rw_96x8_sync_u|RAM~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~70_q\);

-- Location: LCCOMB_X19_Y19_N26
\rw_96x8_sync_u|RAM~1262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1262_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~326_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~70_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~326_q\,
	datac => \rw_96x8_sync_u|RAM~70_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1262_combout\);

-- Location: FF_X16_Y19_N25
\rw_96x8_sync_u|RAM~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~454_q\);

-- Location: LCCOMB_X16_Y19_N24
\rw_96x8_sync_u|RAM~1263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1263_combout\ = (\rw_96x8_sync_u|RAM~1262_combout\ & (((\rw_96x8_sync_u|RAM~454_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1262_combout\ & (\rw_96x8_sync_u|RAM~198_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~198_q\,
	datab => \rw_96x8_sync_u|RAM~1262_combout\,
	datac => \rw_96x8_sync_u|RAM~454_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1263_combout\);

-- Location: FF_X17_Y18_N7
\rw_96x8_sync_u|RAM~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~190_q\);

-- Location: FF_X17_Y18_N1
\rw_96x8_sync_u|RAM~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~446_q\);

-- Location: FF_X20_Y16_N9
\rw_96x8_sync_u|RAM~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~318_q\);

-- Location: FF_X20_Y16_N27
\rw_96x8_sync_u|RAM~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~62_q\);

-- Location: LCCOMB_X20_Y16_N26
\rw_96x8_sync_u|RAM~1264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1264_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~318_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~62_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~318_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~62_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1264_combout\);

-- Location: LCCOMB_X17_Y18_N0
\rw_96x8_sync_u|RAM~1265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1265_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1264_combout\ & ((\rw_96x8_sync_u|RAM~446_q\))) # (!\rw_96x8_sync_u|RAM~1264_combout\ & (\rw_96x8_sync_u|RAM~190_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~190_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~446_q\,
	datad => \rw_96x8_sync_u|RAM~1264_combout\,
	combout => \rw_96x8_sync_u|RAM~1265_combout\);

-- Location: FF_X19_Y16_N25
\rw_96x8_sync_u|RAM~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~310_q\);

-- Location: FF_X19_Y16_N27
\rw_96x8_sync_u|RAM~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~54_q\);

-- Location: LCCOMB_X19_Y16_N26
\rw_96x8_sync_u|RAM~1266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1266_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~310_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~310_q\,
	datac => \rw_96x8_sync_u|RAM~54_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1266_combout\);

-- Location: FF_X19_Y18_N25
\rw_96x8_sync_u|RAM~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~182_q\);

-- Location: FF_X19_Y18_N19
\rw_96x8_sync_u|RAM~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~438_q\);

-- Location: LCCOMB_X19_Y18_N18
\rw_96x8_sync_u|RAM~1267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1267_combout\ = (\rw_96x8_sync_u|RAM~1266_combout\ & (((\rw_96x8_sync_u|RAM~438_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1266_combout\ & (\rw_96x8_sync_u|RAM~182_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1266_combout\,
	datab => \rw_96x8_sync_u|RAM~182_q\,
	datac => \rw_96x8_sync_u|RAM~438_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1267_combout\);

-- Location: LCCOMB_X17_Y22_N16
\rw_96x8_sync_u|RAM~1268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1268_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1265_combout\) # ((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~1267_combout\ & !\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1265_combout\,
	datab => \rw_96x8_sync_u|RAM~1267_combout\,
	datac => \ram_address[0]~3_combout\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1268_combout\);

-- Location: LCCOMB_X17_Y22_N10
\rw_96x8_sync_u|RAM~1271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1271_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1268_combout\ & (\rw_96x8_sync_u|RAM~1270_combout\)) # (!\rw_96x8_sync_u|RAM~1268_combout\ & ((\rw_96x8_sync_u|RAM~1263_combout\))))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1270_combout\,
	datac => \rw_96x8_sync_u|RAM~1263_combout\,
	datad => \rw_96x8_sync_u|RAM~1268_combout\,
	combout => \rw_96x8_sync_u|RAM~1271_combout\);

-- Location: LCCOMB_X19_Y25_N26
\rw_96x8_sync_u|RAM~174feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~174feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~174feeder_combout\);

-- Location: FF_X19_Y25_N27
\rw_96x8_sync_u|RAM~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~174feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~174_q\);

-- Location: FF_X16_Y22_N11
\rw_96x8_sync_u|RAM~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~422_q\);

-- Location: FF_X19_Y23_N19
\rw_96x8_sync_u|RAM~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~166_q\);

-- Location: LCCOMB_X19_Y23_N18
\rw_96x8_sync_u|RAM~1279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1279_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~422_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~166_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~422_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~166_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1279_combout\);

-- Location: FF_X16_Y22_N13
\rw_96x8_sync_u|RAM~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~430_q\);

-- Location: LCCOMB_X16_Y22_N12
\rw_96x8_sync_u|RAM~1280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1280_combout\ = (\rw_96x8_sync_u|RAM~1279_combout\ & (((\rw_96x8_sync_u|RAM~430_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1279_combout\ & (\rw_96x8_sync_u|RAM~174_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~174_q\,
	datab => \rw_96x8_sync_u|RAM~1279_combout\,
	datac => \rw_96x8_sync_u|RAM~430_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1280_combout\);

-- Location: LCCOMB_X16_Y25_N14
\rw_96x8_sync_u|RAM~30feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~30feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~30feeder_combout\);

-- Location: FF_X16_Y25_N15
\rw_96x8_sync_u|RAM~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~30feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~30_q\);

-- Location: LCCOMB_X17_Y23_N10
\rw_96x8_sync_u|RAM~278feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~278feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~278feeder_combout\);

-- Location: FF_X17_Y23_N11
\rw_96x8_sync_u|RAM~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~278feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~278_q\);

-- Location: FF_X16_Y23_N19
\rw_96x8_sync_u|RAM~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~22_q\);

-- Location: LCCOMB_X16_Y23_N18
\rw_96x8_sync_u|RAM~1276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1276_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~278_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~22_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~278_q\,
	datac => \rw_96x8_sync_u|RAM~22_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1276_combout\);

-- Location: FF_X17_Y25_N23
\rw_96x8_sync_u|RAM~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~286_q\);

-- Location: LCCOMB_X17_Y25_N22
\rw_96x8_sync_u|RAM~1277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1277_combout\ = (\rw_96x8_sync_u|RAM~1276_combout\ & (((\rw_96x8_sync_u|RAM~286_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1276_combout\ & (\rw_96x8_sync_u|RAM~30_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~30_q\,
	datab => \rw_96x8_sync_u|RAM~1276_combout\,
	datac => \rw_96x8_sync_u|RAM~286_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1277_combout\);

-- Location: FF_X17_Y22_N29
\rw_96x8_sync_u|RAM~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~46_q\);

-- Location: FF_X17_Y22_N15
\rw_96x8_sync_u|RAM~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~302_q\);

-- Location: LCCOMB_X17_Y23_N8
\rw_96x8_sync_u|RAM~294feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~294feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~294feeder_combout\);

-- Location: FF_X17_Y23_N9
\rw_96x8_sync_u|RAM~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~294feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~294_q\);

-- Location: FF_X16_Y23_N9
\rw_96x8_sync_u|RAM~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~38_q\);

-- Location: LCCOMB_X16_Y23_N8
\rw_96x8_sync_u|RAM~1274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1274_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~294_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~38_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~294_q\,
	datac => \rw_96x8_sync_u|RAM~38_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1274_combout\);

-- Location: LCCOMB_X17_Y22_N14
\rw_96x8_sync_u|RAM~1275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1275_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1274_combout\ & ((\rw_96x8_sync_u|RAM~302_q\))) # (!\rw_96x8_sync_u|RAM~1274_combout\ & (\rw_96x8_sync_u|RAM~46_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~46_q\,
	datac => \rw_96x8_sync_u|RAM~302_q\,
	datad => \rw_96x8_sync_u|RAM~1274_combout\,
	combout => \rw_96x8_sync_u|RAM~1275_combout\);

-- Location: LCCOMB_X17_Y22_N0
\rw_96x8_sync_u|RAM~1278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1278_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1275_combout\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~1277_combout\,
	datac => \rw_96x8_sync_u|RAM~1275_combout\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1278_combout\);

-- Location: LCCOMB_X19_Y25_N16
\rw_96x8_sync_u|RAM~158feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~158feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~158feeder_combout\);

-- Location: FF_X19_Y25_N17
\rw_96x8_sync_u|RAM~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~158feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~158_q\);

-- Location: LCCOMB_X20_Y23_N26
\rw_96x8_sync_u|RAM~406feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~406feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \rw_96x8_sync_u|RAM~406feeder_combout\);

-- Location: FF_X20_Y23_N27
\rw_96x8_sync_u|RAM~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~406feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~406_q\);

-- Location: FF_X19_Y23_N1
\rw_96x8_sync_u|RAM~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~150_q\);

-- Location: LCCOMB_X19_Y23_N0
\rw_96x8_sync_u|RAM~1272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1272_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~406_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~150_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~406_q\,
	datac => \rw_96x8_sync_u|RAM~150_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1272_combout\);

-- Location: FF_X20_Y25_N19
\rw_96x8_sync_u|RAM~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~414_q\);

-- Location: LCCOMB_X20_Y25_N18
\rw_96x8_sync_u|RAM~1273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1273_combout\ = (\rw_96x8_sync_u|RAM~1272_combout\ & (((\rw_96x8_sync_u|RAM~414_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1272_combout\ & (\rw_96x8_sync_u|RAM~158_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~158_q\,
	datab => \rw_96x8_sync_u|RAM~1272_combout\,
	datac => \rw_96x8_sync_u|RAM~414_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1273_combout\);

-- Location: LCCOMB_X17_Y22_N2
\rw_96x8_sync_u|RAM~1281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1281_combout\ = (\rw_96x8_sync_u|RAM~1278_combout\ & ((\rw_96x8_sync_u|RAM~1280_combout\) # ((!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1278_combout\ & (((\ram_address[4]~2_combout\ & \rw_96x8_sync_u|RAM~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1280_combout\,
	datab => \rw_96x8_sync_u|RAM~1278_combout\,
	datac => \ram_address[4]~2_combout\,
	datad => \rw_96x8_sync_u|RAM~1273_combout\,
	combout => \rw_96x8_sync_u|RAM~1281_combout\);

-- Location: LCCOMB_X17_Y22_N20
\rw_96x8_sync_u|RAM~1282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1282_combout\ = (\ram_address[3]~4_combout\ & (((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & (\rw_96x8_sync_u|RAM~1271_combout\)) # (!\ram_address[2]~5_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1281_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1271_combout\,
	datab => \rw_96x8_sync_u|RAM~1281_combout\,
	datac => \ram_address[3]~4_combout\,
	datad => \ram_address[2]~5_combout\,
	combout => \rw_96x8_sync_u|RAM~1282_combout\);

-- Location: LCCOMB_X17_Y22_N26
\rw_96x8_sync_u|RAM~1293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1293_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1282_combout\ & ((\rw_96x8_sync_u|RAM~1292_combout\))) # (!\rw_96x8_sync_u|RAM~1282_combout\ & (\rw_96x8_sync_u|RAM~1261_combout\)))) # (!\ram_address[3]~4_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1261_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \rw_96x8_sync_u|RAM~1292_combout\,
	datad => \rw_96x8_sync_u|RAM~1282_combout\,
	combout => \rw_96x8_sync_u|RAM~1293_combout\);

-- Location: LCCOMB_X40_Y17_N12
\data_out~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~80_combout\ = (\address[7]~input_o\ & (((\rw_96x8_sync_u|RAM~1293_combout\ & !\address[6]~input_o\)))) # (!\address[7]~input_o\ & (\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a6\,
	datab => \rw_96x8_sync_u|RAM~1293_combout\,
	datac => \address[6]~input_o\,
	datad => \address[7]~input_o\,
	combout => \data_out~80_combout\);

-- Location: LCCOMB_X40_Y17_N2
\data_out~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~92_combout\ = (\data_out~81_combout\) # ((\data_out~80_combout\) # ((\data_out~91_combout\ & \data_out~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~81_combout\,
	datab => \data_out~91_combout\,
	datac => \data_out~13_combout\,
	datad => \data_out~80_combout\,
	combout => \data_out~92_combout\);

-- Location: IOIBUF_X0_Y26_N22
\data_in[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(7),
	o => \data_in[7]~input_o\);

-- Location: FF_X24_Y22_N31
\rw_96x8_sync_u|RAM~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~727_q\);

-- Location: FF_X24_Y22_N29
\rw_96x8_sync_u|RAM~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~735_q\);

-- Location: LCCOMB_X24_Y22_N30
\rw_96x8_sync_u|RAM~1358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1358_combout\ = (\ram_address[1]~1_combout\ & (\ram_address[0]~3_combout\)) # (!\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~735_q\))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~727_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~727_q\,
	datad => \rw_96x8_sync_u|RAM~735_q\,
	combout => \rw_96x8_sync_u|RAM~1358_combout\);

-- Location: FF_X23_Y22_N15
\rw_96x8_sync_u|RAM~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~751_q\);

-- Location: FF_X23_Y22_N29
\rw_96x8_sync_u|RAM~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~743_q\);

-- Location: LCCOMB_X23_Y22_N14
\rw_96x8_sync_u|RAM~1359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1359_combout\ = (\rw_96x8_sync_u|RAM~1358_combout\ & (((\rw_96x8_sync_u|RAM~751_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~1358_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~743_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1358_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~751_q\,
	datad => \rw_96x8_sync_u|RAM~743_q\,
	combout => \rw_96x8_sync_u|RAM~1359_combout\);

-- Location: FF_X26_Y21_N15
\rw_96x8_sync_u|RAM~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~663_q\);

-- Location: LCCOMB_X26_Y21_N28
\rw_96x8_sync_u|RAM~671feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~671feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~671feeder_combout\);

-- Location: FF_X26_Y21_N29
\rw_96x8_sync_u|RAM~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~671feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~671_q\);

-- Location: LCCOMB_X26_Y21_N14
\rw_96x8_sync_u|RAM~1360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1360_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~671_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~663_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~663_q\,
	datad => \rw_96x8_sync_u|RAM~671_q\,
	combout => \rw_96x8_sync_u|RAM~1360_combout\);

-- Location: FF_X26_Y22_N15
\rw_96x8_sync_u|RAM~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~687_q\);

-- Location: FF_X26_Y22_N21
\rw_96x8_sync_u|RAM~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~679_q\);

-- Location: LCCOMB_X26_Y22_N14
\rw_96x8_sync_u|RAM~1361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1361_combout\ = (\rw_96x8_sync_u|RAM~1360_combout\ & (((\rw_96x8_sync_u|RAM~687_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~1360_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~679_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1360_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~687_q\,
	datad => \rw_96x8_sync_u|RAM~679_q\,
	combout => \rw_96x8_sync_u|RAM~1361_combout\);

-- Location: LCCOMB_X21_Y20_N26
\rw_96x8_sync_u|RAM~1362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1362_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1359_combout\) # ((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & (((!\ram_address[2]~5_combout\ & \rw_96x8_sync_u|RAM~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1359_combout\,
	datab => \ram_address[3]~4_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1361_combout\,
	combout => \rw_96x8_sync_u|RAM~1362_combout\);

-- Location: FF_X16_Y20_N15
\rw_96x8_sync_u|RAM~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~695_q\);

-- Location: FF_X16_Y20_N29
\rw_96x8_sync_u|RAM~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~711_q\);

-- Location: LCCOMB_X16_Y20_N14
\rw_96x8_sync_u|RAM~1356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1356_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~711_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~695_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~695_q\,
	datad => \rw_96x8_sync_u|RAM~711_q\,
	combout => \rw_96x8_sync_u|RAM~1356_combout\);

-- Location: FF_X17_Y20_N21
\rw_96x8_sync_u|RAM~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~719_q\);

-- Location: FF_X17_Y20_N19
\rw_96x8_sync_u|RAM~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~703_q\);

-- Location: LCCOMB_X17_Y20_N20
\rw_96x8_sync_u|RAM~1357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1357_combout\ = (\rw_96x8_sync_u|RAM~1356_combout\ & (((\rw_96x8_sync_u|RAM~719_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1356_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~703_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1356_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~719_q\,
	datad => \rw_96x8_sync_u|RAM~703_q\,
	combout => \rw_96x8_sync_u|RAM~1357_combout\);

-- Location: FF_X16_Y16_N29
\rw_96x8_sync_u|RAM~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~775_q\);

-- Location: FF_X16_Y16_N15
\rw_96x8_sync_u|RAM~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~759_q\);

-- Location: LCCOMB_X16_Y16_N14
\rw_96x8_sync_u|RAM~1363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1363_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~775_q\)) # (!\ram_address[1]~1_combout\ & 
-- ((\rw_96x8_sync_u|RAM~759_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~775_q\,
	datac => \rw_96x8_sync_u|RAM~759_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1363_combout\);

-- Location: FF_X17_Y16_N5
\rw_96x8_sync_u|RAM~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~783_q\);

-- Location: FF_X17_Y16_N11
\rw_96x8_sync_u|RAM~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~767_q\);

-- Location: LCCOMB_X17_Y16_N4
\rw_96x8_sync_u|RAM~1364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1364_combout\ = (\rw_96x8_sync_u|RAM~1363_combout\ & (((\rw_96x8_sync_u|RAM~783_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1363_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~767_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1363_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~783_q\,
	datad => \rw_96x8_sync_u|RAM~767_q\,
	combout => \rw_96x8_sync_u|RAM~1364_combout\);

-- Location: LCCOMB_X21_Y20_N12
\rw_96x8_sync_u|RAM~1365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1365_combout\ = (\rw_96x8_sync_u|RAM~1362_combout\ & (((\rw_96x8_sync_u|RAM~1364_combout\) # (!\ram_address[2]~5_combout\)))) # (!\rw_96x8_sync_u|RAM~1362_combout\ & (\rw_96x8_sync_u|RAM~1357_combout\ & (\ram_address[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1362_combout\,
	datab => \rw_96x8_sync_u|RAM~1357_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1364_combout\,
	combout => \rw_96x8_sync_u|RAM~1365_combout\);

-- Location: FF_X22_Y21_N7
\rw_96x8_sync_u|RAM~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~639_q\);

-- Location: FF_X22_Y21_N25
\rw_96x8_sync_u|RAM~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~655_q\);

-- Location: FF_X26_Y20_N23
\rw_96x8_sync_u|RAM~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~631_q\);

-- Location: LCCOMB_X26_Y20_N4
\rw_96x8_sync_u|RAM~647feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~647feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~647feeder_combout\);

-- Location: FF_X26_Y20_N5
\rw_96x8_sync_u|RAM~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~647feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~647_q\);

-- Location: LCCOMB_X26_Y20_N22
\rw_96x8_sync_u|RAM~1373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1373_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~647_q\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~631_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~631_q\,
	datad => \rw_96x8_sync_u|RAM~647_q\,
	combout => \rw_96x8_sync_u|RAM~1373_combout\);

-- Location: LCCOMB_X22_Y21_N24
\rw_96x8_sync_u|RAM~1374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1374_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1373_combout\ & ((\rw_96x8_sync_u|RAM~655_q\))) # (!\rw_96x8_sync_u|RAM~1373_combout\ & (\rw_96x8_sync_u|RAM~639_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~639_q\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~655_q\,
	datad => \rw_96x8_sync_u|RAM~1373_combout\,
	combout => \rw_96x8_sync_u|RAM~1374_combout\);

-- Location: FF_X22_Y18_N23
\rw_96x8_sync_u|RAM~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~599_q\);

-- Location: FF_X22_Y18_N29
\rw_96x8_sync_u|RAM~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~607_q\);

-- Location: LCCOMB_X22_Y18_N22
\rw_96x8_sync_u|RAM~1366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1366_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~607_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~599_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~599_q\,
	datad => \rw_96x8_sync_u|RAM~607_q\,
	combout => \rw_96x8_sync_u|RAM~1366_combout\);

-- Location: FF_X23_Y18_N15
\rw_96x8_sync_u|RAM~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~623_q\);

-- Location: FF_X23_Y18_N29
\rw_96x8_sync_u|RAM~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~615_q\);

-- Location: LCCOMB_X23_Y18_N14
\rw_96x8_sync_u|RAM~1367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1367_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1366_combout\ & (\rw_96x8_sync_u|RAM~623_q\)) # (!\rw_96x8_sync_u|RAM~1366_combout\ & ((\rw_96x8_sync_u|RAM~615_q\))))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~1366_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1366_combout\,
	datac => \rw_96x8_sync_u|RAM~623_q\,
	datad => \rw_96x8_sync_u|RAM~615_q\,
	combout => \rw_96x8_sync_u|RAM~1367_combout\);

-- Location: FF_X24_Y21_N31
\rw_96x8_sync_u|RAM~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~535_q\);

-- Location: FF_X24_Y21_N21
\rw_96x8_sync_u|RAM~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~543_q\);

-- Location: LCCOMB_X24_Y21_N30
\rw_96x8_sync_u|RAM~1370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1370_combout\ = (\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\) # ((\rw_96x8_sync_u|RAM~543_q\)))) # (!\ram_address[0]~3_combout\ & (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~535_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~535_q\,
	datad => \rw_96x8_sync_u|RAM~543_q\,
	combout => \rw_96x8_sync_u|RAM~1370_combout\);

-- Location: FF_X23_Y21_N23
\rw_96x8_sync_u|RAM~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~559_q\);

-- Location: FF_X23_Y21_N29
\rw_96x8_sync_u|RAM~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~551_q\);

-- Location: LCCOMB_X23_Y21_N22
\rw_96x8_sync_u|RAM~1371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1371_combout\ = (\rw_96x8_sync_u|RAM~1370_combout\ & (((\rw_96x8_sync_u|RAM~559_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~1370_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~551_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1370_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~559_q\,
	datad => \rw_96x8_sync_u|RAM~551_q\,
	combout => \rw_96x8_sync_u|RAM~1371_combout\);

-- Location: FF_X26_Y19_N23
\rw_96x8_sync_u|RAM~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~567_q\);

-- Location: LCCOMB_X26_Y19_N28
\rw_96x8_sync_u|RAM~583feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~583feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~583feeder_combout\);

-- Location: FF_X26_Y19_N29
\rw_96x8_sync_u|RAM~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~583feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~583_q\);

-- Location: LCCOMB_X26_Y19_N22
\rw_96x8_sync_u|RAM~1368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1368_combout\ = (\ram_address[0]~3_combout\ & (\ram_address[1]~1_combout\)) # (!\ram_address[0]~3_combout\ & ((\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~583_q\))) # (!\ram_address[1]~1_combout\ & 
-- (\rw_96x8_sync_u|RAM~567_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~567_q\,
	datad => \rw_96x8_sync_u|RAM~583_q\,
	combout => \rw_96x8_sync_u|RAM~1368_combout\);

-- Location: FF_X24_Y19_N23
\rw_96x8_sync_u|RAM~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~591_q\);

-- Location: LCCOMB_X24_Y19_N28
\rw_96x8_sync_u|RAM~575feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~575feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~575feeder_combout\);

-- Location: FF_X24_Y19_N29
\rw_96x8_sync_u|RAM~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~575feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~575_q\);

-- Location: LCCOMB_X24_Y19_N22
\rw_96x8_sync_u|RAM~1369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1369_combout\ = (\rw_96x8_sync_u|RAM~1368_combout\ & (((\rw_96x8_sync_u|RAM~591_q\)) # (!\ram_address[0]~3_combout\))) # (!\rw_96x8_sync_u|RAM~1368_combout\ & (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~575_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1368_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~591_q\,
	datad => \rw_96x8_sync_u|RAM~575_q\,
	combout => \rw_96x8_sync_u|RAM~1369_combout\);

-- Location: LCCOMB_X22_Y21_N28
\rw_96x8_sync_u|RAM~1372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1372_combout\ = (\ram_address[3]~4_combout\ & (((\ram_address[2]~5_combout\)))) # (!\ram_address[3]~4_combout\ & ((\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1369_combout\))) # (!\ram_address[2]~5_combout\ & 
-- (\rw_96x8_sync_u|RAM~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[3]~4_combout\,
	datab => \rw_96x8_sync_u|RAM~1371_combout\,
	datac => \ram_address[2]~5_combout\,
	datad => \rw_96x8_sync_u|RAM~1369_combout\,
	combout => \rw_96x8_sync_u|RAM~1372_combout\);

-- Location: LCCOMB_X22_Y21_N10
\rw_96x8_sync_u|RAM~1375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1375_combout\ = (\ram_address[3]~4_combout\ & ((\rw_96x8_sync_u|RAM~1372_combout\ & (\rw_96x8_sync_u|RAM~1374_combout\)) # (!\rw_96x8_sync_u|RAM~1372_combout\ & ((\rw_96x8_sync_u|RAM~1367_combout\))))) # (!\ram_address[3]~4_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[3]~4_combout\,
	datab => \rw_96x8_sync_u|RAM~1374_combout\,
	datac => \rw_96x8_sync_u|RAM~1367_combout\,
	datad => \rw_96x8_sync_u|RAM~1372_combout\,
	combout => \rw_96x8_sync_u|RAM~1375_combout\);

-- Location: LCCOMB_X21_Y20_N22
\data_out~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~94_combout\ = (\data_out~1_combout\ & ((\address[4]~input_o\ & (\rw_96x8_sync_u|RAM~1365_combout\)) # (!\address[4]~input_o\ & ((\rw_96x8_sync_u|RAM~1375_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1365_combout\,
	datab => \address[4]~input_o\,
	datac => \data_out~1_combout\,
	datad => \rw_96x8_sync_u|RAM~1375_combout\,
	combout => \data_out~94_combout\);

-- Location: FF_X19_Y21_N5
\rw_96x8_sync_u|RAM~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~247_q\);

-- Location: FF_X19_Y21_N23
\rw_96x8_sync_u|RAM~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1414_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~503_q\);

-- Location: FF_X22_Y19_N5
\rw_96x8_sync_u|RAM~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~375_q\);

-- Location: FF_X22_Y19_N15
\rw_96x8_sync_u|RAM~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~119_q\);

-- Location: LCCOMB_X22_Y19_N14
\rw_96x8_sync_u|RAM~1349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1349_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~375_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~119_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~375_q\,
	datac => \rw_96x8_sync_u|RAM~119_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1349_combout\);

-- Location: LCCOMB_X19_Y21_N22
\rw_96x8_sync_u|RAM~1350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1350_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1349_combout\ & ((\rw_96x8_sync_u|RAM~503_q\))) # (!\rw_96x8_sync_u|RAM~1349_combout\ & (\rw_96x8_sync_u|RAM~247_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~247_q\,
	datac => \rw_96x8_sync_u|RAM~503_q\,
	datad => \rw_96x8_sync_u|RAM~1349_combout\,
	combout => \rw_96x8_sync_u|RAM~1350_combout\);

-- Location: FF_X21_Y21_N21
\rw_96x8_sync_u|RAM~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~263_q\);

-- Location: FF_X21_Y21_N31
\rw_96x8_sync_u|RAM~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~519_q\);

-- Location: FF_X23_Y23_N21
\rw_96x8_sync_u|RAM~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~135_q\);

-- Location: LCCOMB_X22_Y23_N20
\rw_96x8_sync_u|RAM~391feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~391feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~391feeder_combout\);

-- Location: FF_X22_Y23_N21
\rw_96x8_sync_u|RAM~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~391feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~391_q\);

-- Location: LCCOMB_X23_Y23_N20
\rw_96x8_sync_u|RAM~1347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1347_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~391_q\))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~135_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~135_q\,
	datad => \rw_96x8_sync_u|RAM~391_q\,
	combout => \rw_96x8_sync_u|RAM~1347_combout\);

-- Location: LCCOMB_X21_Y21_N30
\rw_96x8_sync_u|RAM~1348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1348_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1347_combout\ & ((\rw_96x8_sync_u|RAM~519_q\))) # (!\rw_96x8_sync_u|RAM~1347_combout\ & (\rw_96x8_sync_u|RAM~263_q\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~263_q\,
	datac => \rw_96x8_sync_u|RAM~519_q\,
	datad => \rw_96x8_sync_u|RAM~1347_combout\,
	combout => \rw_96x8_sync_u|RAM~1348_combout\);

-- Location: LCCOMB_X21_Y20_N30
\rw_96x8_sync_u|RAM~1351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1351_combout\ = (\ram_address[1]~1_combout\ & (((\rw_96x8_sync_u|RAM~1348_combout\) # (\ram_address[0]~3_combout\)))) # (!\ram_address[1]~1_combout\ & (\rw_96x8_sync_u|RAM~1350_combout\ & ((!\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1350_combout\,
	datac => \rw_96x8_sync_u|RAM~1348_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1351_combout\);

-- Location: FF_X23_Y23_N23
\rw_96x8_sync_u|RAM~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~143_q\);

-- Location: LCCOMB_X22_Y23_N14
\rw_96x8_sync_u|RAM~399feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~399feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~399feeder_combout\);

-- Location: FF_X22_Y23_N15
\rw_96x8_sync_u|RAM~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~399feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~399_q\);

-- Location: LCCOMB_X23_Y23_N22
\rw_96x8_sync_u|RAM~1352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1352_combout\ = (\ram_address[4]~2_combout\ & (\ram_address[5]~0_combout\)) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~399_q\))) # (!\ram_address[5]~0_combout\ & 
-- (\rw_96x8_sync_u|RAM~143_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~143_q\,
	datad => \rw_96x8_sync_u|RAM~399_q\,
	combout => \rw_96x8_sync_u|RAM~1352_combout\);

-- Location: FF_X21_Y20_N19
\rw_96x8_sync_u|RAM~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~527_q\);

-- Location: FF_X21_Y20_N1
\rw_96x8_sync_u|RAM~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~271_q\);

-- Location: LCCOMB_X21_Y20_N18
\rw_96x8_sync_u|RAM~1353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1353_combout\ = (\rw_96x8_sync_u|RAM~1352_combout\ & (((\rw_96x8_sync_u|RAM~527_q\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1352_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~271_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1352_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~527_q\,
	datad => \rw_96x8_sync_u|RAM~271_q\,
	combout => \rw_96x8_sync_u|RAM~1353_combout\);

-- Location: FF_X21_Y19_N29
\rw_96x8_sync_u|RAM~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~383_q\);

-- Location: FF_X21_Y18_N27
\rw_96x8_sync_u|RAM~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~127_q\);

-- Location: LCCOMB_X21_Y18_N26
\rw_96x8_sync_u|RAM~1345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1345_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~383_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~127_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~383_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~127_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1345_combout\);

-- Location: FF_X21_Y18_N21
\rw_96x8_sync_u|RAM~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~511_q\);

-- Location: LCCOMB_X20_Y18_N26
\rw_96x8_sync_u|RAM~255feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~255feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~255feeder_combout\);

-- Location: FF_X20_Y18_N27
\rw_96x8_sync_u|RAM~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~255feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~255_q\);

-- Location: LCCOMB_X21_Y18_N20
\rw_96x8_sync_u|RAM~1346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1346_combout\ = (\rw_96x8_sync_u|RAM~1345_combout\ & (((\rw_96x8_sync_u|RAM~511_q\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1345_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~255_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1345_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~511_q\,
	datad => \rw_96x8_sync_u|RAM~255_q\,
	combout => \rw_96x8_sync_u|RAM~1346_combout\);

-- Location: LCCOMB_X21_Y20_N28
\rw_96x8_sync_u|RAM~1354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1354_combout\ = (\rw_96x8_sync_u|RAM~1351_combout\ & ((\rw_96x8_sync_u|RAM~1353_combout\) # ((!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1351_combout\ & (((\rw_96x8_sync_u|RAM~1346_combout\ & \ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1351_combout\,
	datab => \rw_96x8_sync_u|RAM~1353_combout\,
	datac => \rw_96x8_sync_u|RAM~1346_combout\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1354_combout\);

-- Location: FF_X19_Y16_N29
\rw_96x8_sync_u|RAM~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~311_q\);

-- Location: FF_X19_Y16_N7
\rw_96x8_sync_u|RAM~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~55_q\);

-- Location: LCCOMB_X19_Y16_N6
\rw_96x8_sync_u|RAM~1318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1318_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~311_q\) # ((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~55_q\ & !\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~311_q\,
	datac => \rw_96x8_sync_u|RAM~55_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1318_combout\);

-- Location: FF_X19_Y19_N5
\rw_96x8_sync_u|RAM~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~71_q\);

-- Location: FF_X19_Y19_N23
\rw_96x8_sync_u|RAM~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~327_q\);

-- Location: LCCOMB_X19_Y19_N22
\rw_96x8_sync_u|RAM~1319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1319_combout\ = (\rw_96x8_sync_u|RAM~1318_combout\ & (((\rw_96x8_sync_u|RAM~327_q\) # (!\ram_address[1]~1_combout\)))) # (!\rw_96x8_sync_u|RAM~1318_combout\ & (\rw_96x8_sync_u|RAM~71_q\ & ((\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1318_combout\,
	datab => \rw_96x8_sync_u|RAM~71_q\,
	datac => \rw_96x8_sync_u|RAM~327_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1319_combout\);

-- Location: FF_X19_Y20_N21
\rw_96x8_sync_u|RAM~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~79_q\);

-- Location: FF_X20_Y19_N7
\rw_96x8_sync_u|RAM~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~335_q\);

-- Location: LCCOMB_X20_Y16_N12
\rw_96x8_sync_u|RAM~319feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~319feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~319feeder_combout\);

-- Location: FF_X20_Y16_N13
\rw_96x8_sync_u|RAM~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~319feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~319_q\);

-- Location: FF_X20_Y19_N21
\rw_96x8_sync_u|RAM~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~63_q\);

-- Location: LCCOMB_X20_Y19_N20
\rw_96x8_sync_u|RAM~1316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1316_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~319_q\) # ((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~63_q\ & !\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~319_q\,
	datac => \rw_96x8_sync_u|RAM~63_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1316_combout\);

-- Location: LCCOMB_X20_Y19_N6
\rw_96x8_sync_u|RAM~1317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1317_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1316_combout\ & ((\rw_96x8_sync_u|RAM~335_q\))) # (!\rw_96x8_sync_u|RAM~1316_combout\ & (\rw_96x8_sync_u|RAM~79_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~79_q\,
	datac => \rw_96x8_sync_u|RAM~335_q\,
	datad => \rw_96x8_sync_u|RAM~1316_combout\,
	combout => \rw_96x8_sync_u|RAM~1317_combout\);

-- Location: LCCOMB_X16_Y19_N6
\rw_96x8_sync_u|RAM~1320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1320_combout\ = (\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~1317_combout\) # (\ram_address[4]~2_combout\)))) # (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~1319_combout\ & ((!\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~1319_combout\,
	datac => \rw_96x8_sync_u|RAM~1317_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1320_combout\);

-- Location: FF_X17_Y18_N11
\rw_96x8_sync_u|RAM~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~447_q\);

-- Location: FF_X17_Y18_N29
\rw_96x8_sync_u|RAM~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~191_q\);

-- Location: LCCOMB_X17_Y18_N28
\rw_96x8_sync_u|RAM~1321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1321_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~447_q\) # ((\ram_address[1]~1_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~191_q\ & !\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~447_q\,
	datab => \ram_address[5]~0_combout\,
	datac => \rw_96x8_sync_u|RAM~191_q\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1321_combout\);

-- Location: FF_X17_Y19_N29
\rw_96x8_sync_u|RAM~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~463_q\);

-- Location: LCCOMB_X17_Y21_N18
\rw_96x8_sync_u|RAM~207feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~207feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~207feeder_combout\);

-- Location: FF_X17_Y21_N19
\rw_96x8_sync_u|RAM~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~207feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~207_q\);

-- Location: LCCOMB_X17_Y19_N28
\rw_96x8_sync_u|RAM~1322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1322_combout\ = (\rw_96x8_sync_u|RAM~1321_combout\ & (((\rw_96x8_sync_u|RAM~463_q\)) # (!\ram_address[1]~1_combout\))) # (!\rw_96x8_sync_u|RAM~1321_combout\ & (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~207_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1321_combout\,
	datab => \ram_address[1]~1_combout\,
	datac => \rw_96x8_sync_u|RAM~463_q\,
	datad => \rw_96x8_sync_u|RAM~207_q\,
	combout => \rw_96x8_sync_u|RAM~1322_combout\);

-- Location: FF_X16_Y19_N19
\rw_96x8_sync_u|RAM~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~199_q\);

-- Location: FF_X16_Y19_N13
\rw_96x8_sync_u|RAM~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~455_q\);

-- Location: FF_X19_Y18_N29
\rw_96x8_sync_u|RAM~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~439_q\);

-- Location: FF_X19_Y18_N15
\rw_96x8_sync_u|RAM~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~183_q\);

-- Location: LCCOMB_X19_Y18_N14
\rw_96x8_sync_u|RAM~1314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1314_combout\ = (\ram_address[1]~1_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[1]~1_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~439_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~439_q\,
	datac => \rw_96x8_sync_u|RAM~183_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1314_combout\);

-- Location: LCCOMB_X16_Y19_N12
\rw_96x8_sync_u|RAM~1315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1315_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1314_combout\ & ((\rw_96x8_sync_u|RAM~455_q\))) # (!\rw_96x8_sync_u|RAM~1314_combout\ & (\rw_96x8_sync_u|RAM~199_q\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~199_q\,
	datac => \rw_96x8_sync_u|RAM~455_q\,
	datad => \rw_96x8_sync_u|RAM~1314_combout\,
	combout => \rw_96x8_sync_u|RAM~1315_combout\);

-- Location: LCCOMB_X16_Y19_N0
\rw_96x8_sync_u|RAM~1323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1323_combout\ = (\rw_96x8_sync_u|RAM~1320_combout\ & ((\rw_96x8_sync_u|RAM~1322_combout\) # ((!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1320_combout\ & (((\rw_96x8_sync_u|RAM~1315_combout\ & \ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1320_combout\,
	datab => \rw_96x8_sync_u|RAM~1322_combout\,
	datac => \rw_96x8_sync_u|RAM~1315_combout\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1323_combout\);

-- Location: FF_X19_Y26_N17
\rw_96x8_sync_u|RAM~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~223_q\);

-- Location: FF_X22_Y25_N13
\rw_96x8_sync_u|RAM~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~215_q\);

-- Location: FF_X22_Y25_N19
\rw_96x8_sync_u|RAM~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~471_q\);

-- Location: LCCOMB_X22_Y25_N12
\rw_96x8_sync_u|RAM~1324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1324_combout\ = (\ram_address[5]~0_combout\ & ((\ram_address[0]~3_combout\) # ((\rw_96x8_sync_u|RAM~471_q\)))) # (!\ram_address[5]~0_combout\ & (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~215_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~215_q\,
	datad => \rw_96x8_sync_u|RAM~471_q\,
	combout => \rw_96x8_sync_u|RAM~1324_combout\);

-- Location: FF_X21_Y26_N11
\rw_96x8_sync_u|RAM~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~479_q\);

-- Location: LCCOMB_X21_Y26_N10
\rw_96x8_sync_u|RAM~1325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1325_combout\ = (\rw_96x8_sync_u|RAM~1324_combout\ & (((\rw_96x8_sync_u|RAM~479_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1324_combout\ & (\rw_96x8_sync_u|RAM~223_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~223_q\,
	datab => \rw_96x8_sync_u|RAM~1324_combout\,
	datac => \rw_96x8_sync_u|RAM~479_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1325_combout\);

-- Location: LCCOMB_X21_Y25_N18
\rw_96x8_sync_u|RAM~487feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~487feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~487feeder_combout\);

-- Location: FF_X21_Y25_N19
\rw_96x8_sync_u|RAM~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~487feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~487_q\);

-- Location: FF_X21_Y25_N13
\rw_96x8_sync_u|RAM~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~231_q\);

-- Location: LCCOMB_X21_Y25_N12
\rw_96x8_sync_u|RAM~1331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1331_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~487_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~231_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~487_q\,
	datac => \rw_96x8_sync_u|RAM~231_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1331_combout\);

-- Location: LCCOMB_X20_Y26_N20
\rw_96x8_sync_u|RAM~239feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~239feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~239feeder_combout\);

-- Location: FF_X20_Y26_N21
\rw_96x8_sync_u|RAM~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~239feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~239_q\);

-- Location: FF_X21_Y26_N31
\rw_96x8_sync_u|RAM~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~495_q\);

-- Location: LCCOMB_X21_Y26_N30
\rw_96x8_sync_u|RAM~1332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1332_combout\ = (\rw_96x8_sync_u|RAM~1331_combout\ & (((\rw_96x8_sync_u|RAM~495_q\) # (!\ram_address[0]~3_combout\)))) # (!\rw_96x8_sync_u|RAM~1331_combout\ & (\rw_96x8_sync_u|RAM~239_q\ & ((\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1331_combout\,
	datab => \rw_96x8_sync_u|RAM~239_q\,
	datac => \rw_96x8_sync_u|RAM~495_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1332_combout\);

-- Location: FF_X22_Y24_N29
\rw_96x8_sync_u|RAM~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~359_q\);

-- Location: FF_X22_Y24_N31
\rw_96x8_sync_u|RAM~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~103_q\);

-- Location: LCCOMB_X22_Y24_N30
\rw_96x8_sync_u|RAM~1326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1326_combout\ = (\ram_address[0]~3_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[0]~3_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~359_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~103_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~359_q\,
	datac => \rw_96x8_sync_u|RAM~103_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1326_combout\);

-- Location: FF_X21_Y27_N15
\rw_96x8_sync_u|RAM~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~367_q\);

-- Location: FF_X21_Y27_N13
\rw_96x8_sync_u|RAM~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~111_q\);

-- Location: LCCOMB_X21_Y27_N14
\rw_96x8_sync_u|RAM~1327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1327_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1326_combout\ & (\rw_96x8_sync_u|RAM~367_q\)) # (!\rw_96x8_sync_u|RAM~1326_combout\ & ((\rw_96x8_sync_u|RAM~111_q\))))) # (!\ram_address[0]~3_combout\ & 
-- (\rw_96x8_sync_u|RAM~1326_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~1326_combout\,
	datac => \rw_96x8_sync_u|RAM~367_q\,
	datad => \rw_96x8_sync_u|RAM~111_q\,
	combout => \rw_96x8_sync_u|RAM~1327_combout\);

-- Location: FF_X20_Y27_N29
\rw_96x8_sync_u|RAM~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~95_q\);

-- Location: FF_X20_Y27_N15
\rw_96x8_sync_u|RAM~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~351_q\);

-- Location: FF_X23_Y24_N5
\rw_96x8_sync_u|RAM~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~343_q\);

-- Location: FF_X23_Y24_N23
\rw_96x8_sync_u|RAM~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~87_q\);

-- Location: LCCOMB_X23_Y24_N22
\rw_96x8_sync_u|RAM~1328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1328_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~343_q\) # ((\ram_address[0]~3_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~87_q\ & !\ram_address[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~343_q\,
	datac => \rw_96x8_sync_u|RAM~87_q\,
	datad => \ram_address[0]~3_combout\,
	combout => \rw_96x8_sync_u|RAM~1328_combout\);

-- Location: LCCOMB_X20_Y27_N14
\rw_96x8_sync_u|RAM~1329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1329_combout\ = (\ram_address[0]~3_combout\ & ((\rw_96x8_sync_u|RAM~1328_combout\ & ((\rw_96x8_sync_u|RAM~351_q\))) # (!\rw_96x8_sync_u|RAM~1328_combout\ & (\rw_96x8_sync_u|RAM~95_q\)))) # (!\ram_address[0]~3_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[0]~3_combout\,
	datab => \rw_96x8_sync_u|RAM~95_q\,
	datac => \rw_96x8_sync_u|RAM~351_q\,
	datad => \rw_96x8_sync_u|RAM~1328_combout\,
	combout => \rw_96x8_sync_u|RAM~1329_combout\);

-- Location: LCCOMB_X21_Y26_N28
\rw_96x8_sync_u|RAM~1330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1330_combout\ = (\ram_address[1]~1_combout\ & ((\ram_address[4]~2_combout\) # ((\rw_96x8_sync_u|RAM~1327_combout\)))) # (!\ram_address[1]~1_combout\ & (!\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~1327_combout\,
	datad => \rw_96x8_sync_u|RAM~1329_combout\,
	combout => \rw_96x8_sync_u|RAM~1330_combout\);

-- Location: LCCOMB_X21_Y26_N0
\rw_96x8_sync_u|RAM~1333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1333_combout\ = (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~1330_combout\ & ((\rw_96x8_sync_u|RAM~1332_combout\))) # (!\rw_96x8_sync_u|RAM~1330_combout\ & (\rw_96x8_sync_u|RAM~1325_combout\)))) # (!\ram_address[4]~2_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1325_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~1332_combout\,
	datad => \rw_96x8_sync_u|RAM~1330_combout\,
	combout => \rw_96x8_sync_u|RAM~1333_combout\);

-- Location: LCCOMB_X19_Y23_N20
\rw_96x8_sync_u|RAM~167feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~167feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~167feeder_combout\);

-- Location: FF_X19_Y23_N21
\rw_96x8_sync_u|RAM~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~167feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~167_q\);

-- Location: LCCOMB_X17_Y23_N4
\rw_96x8_sync_u|RAM~295feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~295feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~295feeder_combout\);

-- Location: FF_X17_Y23_N5
\rw_96x8_sync_u|RAM~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~295feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~295_q\);

-- Location: FF_X16_Y23_N29
\rw_96x8_sync_u|RAM~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~39_q\);

-- Location: LCCOMB_X16_Y23_N28
\rw_96x8_sync_u|RAM~1334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1334_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~295_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~39_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~295_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~39_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1334_combout\);

-- Location: FF_X16_Y22_N31
\rw_96x8_sync_u|RAM~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~423_q\);

-- Location: LCCOMB_X16_Y22_N30
\rw_96x8_sync_u|RAM~1335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1335_combout\ = (\rw_96x8_sync_u|RAM~1334_combout\ & (((\rw_96x8_sync_u|RAM~423_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1334_combout\ & (\rw_96x8_sync_u|RAM~167_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~167_q\,
	datab => \rw_96x8_sync_u|RAM~1334_combout\,
	datac => \rw_96x8_sync_u|RAM~423_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1335_combout\);

-- Location: FF_X24_Y23_N3
\rw_96x8_sync_u|RAM~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~279_q\);

-- Location: FF_X16_Y23_N7
\rw_96x8_sync_u|RAM~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~23_q\);

-- Location: LCCOMB_X16_Y23_N6
\rw_96x8_sync_u|RAM~1338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1338_combout\ = (\ram_address[5]~0_combout\ & ((\rw_96x8_sync_u|RAM~279_q\) # ((\ram_address[4]~2_combout\)))) # (!\ram_address[5]~0_combout\ & (((\rw_96x8_sync_u|RAM~23_q\ & !\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[5]~0_combout\,
	datab => \rw_96x8_sync_u|RAM~279_q\,
	datac => \rw_96x8_sync_u|RAM~23_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1338_combout\);

-- Location: FF_X20_Y23_N5
\rw_96x8_sync_u|RAM~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~407_q\);

-- Location: FF_X24_Y23_N9
\rw_96x8_sync_u|RAM~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~151_q\);

-- Location: LCCOMB_X20_Y23_N4
\rw_96x8_sync_u|RAM~1339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1339_combout\ = (\rw_96x8_sync_u|RAM~1338_combout\ & (((\rw_96x8_sync_u|RAM~407_q\)) # (!\ram_address[4]~2_combout\))) # (!\rw_96x8_sync_u|RAM~1338_combout\ & (\ram_address[4]~2_combout\ & ((\rw_96x8_sync_u|RAM~151_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1338_combout\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~407_q\,
	datad => \rw_96x8_sync_u|RAM~151_q\,
	combout => \rw_96x8_sync_u|RAM~1339_combout\);

-- Location: FF_X19_Y26_N19
\rw_96x8_sync_u|RAM~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~159_q\);

-- Location: LCCOMB_X17_Y25_N8
\rw_96x8_sync_u|RAM~287feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~287feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~287feeder_combout\);

-- Location: FF_X17_Y25_N9
\rw_96x8_sync_u|RAM~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~287feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~287_q\);

-- Location: FF_X16_Y25_N1
\rw_96x8_sync_u|RAM~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~31_q\);

-- Location: LCCOMB_X16_Y25_N0
\rw_96x8_sync_u|RAM~1336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1336_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~287_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~31_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[4]~2_combout\,
	datab => \rw_96x8_sync_u|RAM~287_q\,
	datac => \rw_96x8_sync_u|RAM~31_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1336_combout\);

-- Location: FF_X20_Y25_N13
\rw_96x8_sync_u|RAM~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~415_q\);

-- Location: LCCOMB_X20_Y25_N12
\rw_96x8_sync_u|RAM~1337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1337_combout\ = (\rw_96x8_sync_u|RAM~1336_combout\ & (((\rw_96x8_sync_u|RAM~415_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1336_combout\ & (\rw_96x8_sync_u|RAM~159_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~159_q\,
	datab => \rw_96x8_sync_u|RAM~1336_combout\,
	datac => \rw_96x8_sync_u|RAM~415_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1337_combout\);

-- Location: LCCOMB_X22_Y21_N22
\rw_96x8_sync_u|RAM~1340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1340_combout\ = (\ram_address[0]~3_combout\ & (((\rw_96x8_sync_u|RAM~1337_combout\) # (\ram_address[1]~1_combout\)))) # (!\ram_address[0]~3_combout\ & (\rw_96x8_sync_u|RAM~1339_combout\ & ((!\ram_address[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1339_combout\,
	datab => \ram_address[0]~3_combout\,
	datac => \rw_96x8_sync_u|RAM~1337_combout\,
	datad => \ram_address[1]~1_combout\,
	combout => \rw_96x8_sync_u|RAM~1340_combout\);

-- Location: LCCOMB_X19_Y25_N20
\rw_96x8_sync_u|RAM~175feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~175feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~175feeder_combout\);

-- Location: FF_X19_Y25_N21
\rw_96x8_sync_u|RAM~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~175feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~175_q\);

-- Location: LCCOMB_X17_Y25_N2
\rw_96x8_sync_u|RAM~303feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~303feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \rw_96x8_sync_u|RAM~303feeder_combout\);

-- Location: FF_X17_Y25_N3
\rw_96x8_sync_u|RAM~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \rw_96x8_sync_u|RAM~303feeder_combout\,
	ena => \rw_96x8_sync_u|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~303_q\);

-- Location: FF_X16_Y25_N27
\rw_96x8_sync_u|RAM~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~47_q\);

-- Location: LCCOMB_X16_Y25_N26
\rw_96x8_sync_u|RAM~1341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1341_combout\ = (\ram_address[4]~2_combout\ & (((\ram_address[5]~0_combout\)))) # (!\ram_address[4]~2_combout\ & ((\ram_address[5]~0_combout\ & (\rw_96x8_sync_u|RAM~303_q\)) # (!\ram_address[5]~0_combout\ & 
-- ((\rw_96x8_sync_u|RAM~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~303_q\,
	datab => \ram_address[4]~2_combout\,
	datac => \rw_96x8_sync_u|RAM~47_q\,
	datad => \ram_address[5]~0_combout\,
	combout => \rw_96x8_sync_u|RAM~1341_combout\);

-- Location: FF_X16_Y22_N17
\rw_96x8_sync_u|RAM~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \rw_96x8_sync_u|RAM~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rw_96x8_sync_u|RAM~431_q\);

-- Location: LCCOMB_X16_Y22_N16
\rw_96x8_sync_u|RAM~1342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1342_combout\ = (\rw_96x8_sync_u|RAM~1341_combout\ & (((\rw_96x8_sync_u|RAM~431_q\) # (!\ram_address[4]~2_combout\)))) # (!\rw_96x8_sync_u|RAM~1341_combout\ & (\rw_96x8_sync_u|RAM~175_q\ & ((\ram_address[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~175_q\,
	datab => \rw_96x8_sync_u|RAM~1341_combout\,
	datac => \rw_96x8_sync_u|RAM~431_q\,
	datad => \ram_address[4]~2_combout\,
	combout => \rw_96x8_sync_u|RAM~1342_combout\);

-- Location: LCCOMB_X22_Y21_N8
\rw_96x8_sync_u|RAM~1343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1343_combout\ = (\ram_address[1]~1_combout\ & ((\rw_96x8_sync_u|RAM~1340_combout\ & ((\rw_96x8_sync_u|RAM~1342_combout\))) # (!\rw_96x8_sync_u|RAM~1340_combout\ & (\rw_96x8_sync_u|RAM~1335_combout\)))) # (!\ram_address[1]~1_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[1]~1_combout\,
	datab => \rw_96x8_sync_u|RAM~1335_combout\,
	datac => \rw_96x8_sync_u|RAM~1340_combout\,
	datad => \rw_96x8_sync_u|RAM~1342_combout\,
	combout => \rw_96x8_sync_u|RAM~1343_combout\);

-- Location: LCCOMB_X22_Y21_N18
\rw_96x8_sync_u|RAM~1344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1344_combout\ = (\ram_address[2]~5_combout\ & (((\ram_address[3]~4_combout\)))) # (!\ram_address[2]~5_combout\ & ((\ram_address[3]~4_combout\ & (\rw_96x8_sync_u|RAM~1333_combout\)) # (!\ram_address[3]~4_combout\ & 
-- ((\rw_96x8_sync_u|RAM~1343_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[2]~5_combout\,
	datab => \rw_96x8_sync_u|RAM~1333_combout\,
	datac => \rw_96x8_sync_u|RAM~1343_combout\,
	datad => \ram_address[3]~4_combout\,
	combout => \rw_96x8_sync_u|RAM~1344_combout\);

-- Location: LCCOMB_X21_Y20_N6
\rw_96x8_sync_u|RAM~1355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rw_96x8_sync_u|RAM~1355_combout\ = (\ram_address[2]~5_combout\ & ((\rw_96x8_sync_u|RAM~1344_combout\ & (\rw_96x8_sync_u|RAM~1354_combout\)) # (!\rw_96x8_sync_u|RAM~1344_combout\ & ((\rw_96x8_sync_u|RAM~1323_combout\))))) # (!\ram_address[2]~5_combout\ & 
-- (((\rw_96x8_sync_u|RAM~1344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram_address[2]~5_combout\,
	datab => \rw_96x8_sync_u|RAM~1354_combout\,
	datac => \rw_96x8_sync_u|RAM~1323_combout\,
	datad => \rw_96x8_sync_u|RAM~1344_combout\,
	combout => \rw_96x8_sync_u|RAM~1355_combout\);

-- Location: LCCOMB_X21_Y20_N24
\data_out~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~93_combout\ = (\address[7]~input_o\ & (\rw_96x8_sync_u|RAM~1355_combout\ & (!\address[6]~input_o\))) # (!\address[7]~input_o\ & (((\rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rw_96x8_sync_u|RAM~1355_combout\,
	datab => \address[6]~input_o\,
	datac => \address[7]~input_o\,
	datad => \rom_128x8_sync_u|ROM_rtl_0|auto_generated|ram_block1a7\,
	combout => \data_out~93_combout\);

-- Location: IOIBUF_X41_Y5_N15
\port_in_13[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(7),
	o => \port_in_13[7]~input_o\);

-- Location: IOIBUF_X41_Y9_N15
\port_in_12[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(7),
	o => \port_in_12[7]~input_o\);

-- Location: LCCOMB_X40_Y8_N24
\data_out~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~102_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\)))) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\port_in_13[7]~input_o\)) # (!\address[0]~input_o\ & ((\port_in_12[7]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_13[7]~input_o\,
	datab => \port_in_12[7]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[0]~input_o\,
	combout => \data_out~102_combout\);

-- Location: IOIBUF_X41_Y3_N8
\port_in_14[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(7),
	o => \port_in_14[7]~input_o\);

-- Location: IOIBUF_X41_Y10_N1
\port_in_15[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(7),
	o => \port_in_15[7]~input_o\);

-- Location: LCCOMB_X40_Y8_N10
\data_out~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~103_combout\ = (\address[1]~input_o\ & ((\data_out~102_combout\ & ((\port_in_15[7]~input_o\))) # (!\data_out~102_combout\ & (\port_in_14[7]~input_o\)))) # (!\address[1]~input_o\ & (\data_out~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \data_out~102_combout\,
	datac => \port_in_14[7]~input_o\,
	datad => \port_in_15[7]~input_o\,
	combout => \data_out~103_combout\);

-- Location: IOIBUF_X41_Y6_N1
\port_in_05[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(7),
	o => \port_in_05[7]~input_o\);

-- Location: IOIBUF_X39_Y0_N8
\port_in_07[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(7),
	o => \port_in_07[7]~input_o\);

-- Location: IOIBUF_X41_Y9_N22
\port_in_06[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(7),
	o => \port_in_06[7]~input_o\);

-- Location: IOIBUF_X41_Y5_N1
\port_in_04[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(7),
	o => \port_in_04[7]~input_o\);

-- Location: LCCOMB_X40_Y8_N14
\data_out~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~97_combout\ = (\address[1]~input_o\ & ((\port_in_06[7]~input_o\) # ((\address[0]~input_o\)))) # (!\address[1]~input_o\ & (((\port_in_04[7]~input_o\ & !\address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[7]~input_o\,
	datab => \port_in_04[7]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[0]~input_o\,
	combout => \data_out~97_combout\);

-- Location: LCCOMB_X40_Y8_N0
\data_out~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~98_combout\ = (\data_out~97_combout\ & (((\port_in_07[7]~input_o\) # (!\address[0]~input_o\)))) # (!\data_out~97_combout\ & (\port_in_05[7]~input_o\ & ((\address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[7]~input_o\,
	datab => \port_in_07[7]~input_o\,
	datac => \data_out~97_combout\,
	datad => \address[0]~input_o\,
	combout => \data_out~98_combout\);

-- Location: IOIBUF_X41_Y8_N1
\port_in_01[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(7),
	o => \port_in_01[7]~input_o\);

-- Location: IOIBUF_X41_Y7_N8
\port_in_02[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(7),
	o => \port_in_02[7]~input_o\);

-- Location: IOIBUF_X41_Y5_N8
\port_in_00[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(7),
	o => \port_in_00[7]~input_o\);

-- Location: LCCOMB_X40_Y8_N18
\data_out~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~99_combout\ = (\address[1]~input_o\ & ((\port_in_02[7]~input_o\) # ((\address[0]~input_o\)))) # (!\address[1]~input_o\ & (((\port_in_00[7]~input_o\ & !\address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[7]~input_o\,
	datab => \port_in_00[7]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[0]~input_o\,
	combout => \data_out~99_combout\);

-- Location: IOIBUF_X41_Y6_N22
\port_in_03[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(7),
	o => \port_in_03[7]~input_o\);

-- Location: LCCOMB_X40_Y8_N4
\data_out~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~100_combout\ = (\data_out~99_combout\ & (((\port_in_03[7]~input_o\) # (!\address[0]~input_o\)))) # (!\data_out~99_combout\ & (\port_in_01[7]~input_o\ & ((\address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[7]~input_o\,
	datab => \data_out~99_combout\,
	datac => \port_in_03[7]~input_o\,
	datad => \address[0]~input_o\,
	combout => \data_out~100_combout\);

-- Location: LCCOMB_X40_Y8_N30
\data_out~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~101_combout\ = (\address[2]~input_o\ & ((\data_out~98_combout\) # ((\address[3]~input_o\)))) # (!\address[2]~input_o\ & (((\data_out~100_combout\ & !\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \data_out~98_combout\,
	datac => \data_out~100_combout\,
	datad => \address[3]~input_o\,
	combout => \data_out~101_combout\);

-- Location: IOIBUF_X41_Y8_N8
\port_in_09[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(7),
	o => \port_in_09[7]~input_o\);

-- Location: IOIBUF_X41_Y7_N15
\port_in_08[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(7),
	o => \port_in_08[7]~input_o\);

-- Location: LCCOMB_X40_Y8_N26
\data_out~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~95_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\)))) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\port_in_09[7]~input_o\)) # (!\address[0]~input_o\ & ((\port_in_08[7]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \port_in_09[7]~input_o\,
	datac => \port_in_08[7]~input_o\,
	datad => \address[0]~input_o\,
	combout => \data_out~95_combout\);

-- Location: IOIBUF_X41_Y6_N15
\port_in_11[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(7),
	o => \port_in_11[7]~input_o\);

-- Location: IOIBUF_X41_Y8_N22
\port_in_10[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(7),
	o => \port_in_10[7]~input_o\);

-- Location: LCCOMB_X40_Y8_N12
\data_out~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~96_combout\ = (\data_out~95_combout\ & ((\port_in_11[7]~input_o\) # ((!\address[1]~input_o\)))) # (!\data_out~95_combout\ & (((\address[1]~input_o\ & \port_in_10[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~95_combout\,
	datab => \port_in_11[7]~input_o\,
	datac => \address[1]~input_o\,
	datad => \port_in_10[7]~input_o\,
	combout => \data_out~96_combout\);

-- Location: LCCOMB_X40_Y8_N20
\data_out~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~104_combout\ = (\address[3]~input_o\ & ((\data_out~101_combout\ & (\data_out~103_combout\)) # (!\data_out~101_combout\ & ((\data_out~96_combout\))))) # (!\address[3]~input_o\ & (((\data_out~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~103_combout\,
	datab => \address[3]~input_o\,
	datac => \data_out~101_combout\,
	datad => \data_out~96_combout\,
	combout => \data_out~104_combout\);

-- Location: LCCOMB_X21_Y20_N8
\data_out~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \data_out~105_combout\ = (\data_out~94_combout\) # ((\data_out~93_combout\) # ((\data_out~13_combout\ & \data_out~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_out~94_combout\,
	datab => \data_out~93_combout\,
	datac => \data_out~13_combout\,
	datad => \data_out~104_combout\,
	combout => \data_out~105_combout\);

-- Location: LCCOMB_X1_Y21_N0
\Output_Ports_u|RAM[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[0][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[0][0]~feeder_combout\);

-- Location: IOIBUF_X0_Y14_N8
\reset~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G2
\reset~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~inputclkctrl_outclk\);

-- Location: LCCOMB_X21_Y17_N24
\output_port_addr[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \output_port_addr[0]~0_combout\ = (!\address[4]~input_o\ & (\Equal0~0_combout\ & (\address[0]~input_o\ & \address[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \Equal0~0_combout\,
	datac => \address[0]~input_o\,
	datad => \address[5]~input_o\,
	combout => \output_port_addr[0]~0_combout\);

-- Location: LCCOMB_X21_Y17_N12
\output_port_addr[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \output_port_addr[2]~2_combout\ = (\address[5]~input_o\ & (\Equal0~0_combout\ & (!\address[4]~input_o\ & \address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \Equal0~0_combout\,
	datac => \address[4]~input_o\,
	datad => \address[2]~input_o\,
	combout => \output_port_addr[2]~2_combout\);

-- Location: LCCOMB_X21_Y17_N2
\output_port_addr[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \output_port_addr[1]~1_combout\ = (!\address[4]~input_o\ & (\Equal0~0_combout\ & (\address[1]~input_o\ & \address[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \Equal0~0_combout\,
	datac => \address[1]~input_o\,
	datad => \address[5]~input_o\,
	combout => \output_port_addr[1]~1_combout\);

-- Location: LCCOMB_X20_Y5_N16
\Output_Ports_u|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~0_combout\ = (\write~input_o\ & (!\output_port_addr[0]~0_combout\ & (!\output_port_addr[2]~2_combout\ & !\output_port_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \output_port_addr[0]~0_combout\,
	datac => \output_port_addr[2]~2_combout\,
	datad => \output_port_addr[1]~1_combout\,
	combout => \Output_Ports_u|Decoder0~0_combout\);

-- Location: LCCOMB_X21_Y17_N30
\output_port_addr[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \output_port_addr[3]~3_combout\ = (\address[5]~input_o\ & (\Equal0~0_combout\ & (!\address[4]~input_o\ & \address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \Equal0~0_combout\,
	datac => \address[4]~input_o\,
	datad => \address[3]~input_o\,
	combout => \output_port_addr[3]~3_combout\);

-- Location: LCCOMB_X20_Y5_N26
\Output_Ports_u|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~1_combout\ = (\Output_Ports_u|Decoder0~0_combout\ & !\output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~0_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~1_combout\);

-- Location: FF_X1_Y21_N1
\Output_Ports_u|RAM[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[0][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[0][0]~q\);

-- Location: LCCOMB_X1_Y21_N10
\Output_Ports_u|RAM[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[0][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[0][1]~feeder_combout\);

-- Location: FF_X1_Y21_N11
\Output_Ports_u|RAM[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[0][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[0][1]~q\);

-- Location: FF_X1_Y21_N5
\Output_Ports_u|RAM[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[0][2]~q\);

-- Location: LCCOMB_X1_Y21_N14
\Output_Ports_u|RAM[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[0][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[0][3]~feeder_combout\);

-- Location: FF_X1_Y21_N15
\Output_Ports_u|RAM[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[0][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[0][3]~q\);

-- Location: LCCOMB_X1_Y21_N8
\Output_Ports_u|RAM[0][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[0][4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \Output_Ports_u|RAM[0][4]~feeder_combout\);

-- Location: FF_X1_Y21_N9
\Output_Ports_u|RAM[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[0][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[0][4]~q\);

-- Location: FF_X1_Y21_N19
\Output_Ports_u|RAM[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[0][5]~q\);

-- Location: FF_X1_Y21_N21
\Output_Ports_u|RAM[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[0][6]~q\);

-- Location: FF_X1_Y21_N23
\Output_Ports_u|RAM[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[0][7]~q\);

-- Location: LCCOMB_X26_Y27_N16
\Output_Ports_u|RAM[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[1][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[1][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N4
\Output_Ports_u|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~2_combout\ = (\write~input_o\ & (\output_port_addr[0]~0_combout\ & (!\output_port_addr[2]~2_combout\ & !\output_port_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \output_port_addr[0]~0_combout\,
	datac => \output_port_addr[2]~2_combout\,
	datad => \output_port_addr[1]~1_combout\,
	combout => \Output_Ports_u|Decoder0~2_combout\);

-- Location: LCCOMB_X20_Y4_N6
\Output_Ports_u|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~3_combout\ = (\Output_Ports_u|Decoder0~2_combout\ & !\output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~2_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~3_combout\);

-- Location: FF_X26_Y27_N17
\Output_Ports_u|RAM[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[1][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[1][0]~q\);

-- Location: LCCOMB_X26_Y27_N26
\Output_Ports_u|RAM[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[1][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[1][1]~feeder_combout\);

-- Location: FF_X26_Y27_N27
\Output_Ports_u|RAM[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[1][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[1][1]~q\);

-- Location: LCCOMB_X26_Y27_N28
\Output_Ports_u|RAM[1][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[1][2]~feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \Output_Ports_u|RAM[1][2]~feeder_combout\);

-- Location: FF_X26_Y27_N29
\Output_Ports_u|RAM[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[1][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[1][2]~q\);

-- Location: LCCOMB_X26_Y27_N6
\Output_Ports_u|RAM[1][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[1][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[1][3]~feeder_combout\);

-- Location: FF_X26_Y27_N7
\Output_Ports_u|RAM[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[1][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[1][3]~q\);

-- Location: FF_X26_Y27_N9
\Output_Ports_u|RAM[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[1][4]~q\);

-- Location: FF_X26_Y27_N11
\Output_Ports_u|RAM[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[1][5]~q\);

-- Location: LCCOMB_X26_Y27_N12
\Output_Ports_u|RAM[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[1][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[1][6]~feeder_combout\);

-- Location: FF_X26_Y27_N13
\Output_Ports_u|RAM[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[1][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[1][6]~q\);

-- Location: FF_X26_Y27_N31
\Output_Ports_u|RAM[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[1][7]~q\);

-- Location: LCCOMB_X20_Y5_N30
\Output_Ports_u|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~4_combout\ = (\write~input_o\ & (!\output_port_addr[0]~0_combout\ & (!\output_port_addr[2]~2_combout\ & \output_port_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \output_port_addr[0]~0_combout\,
	datac => \output_port_addr[2]~2_combout\,
	datad => \output_port_addr[1]~1_combout\,
	combout => \Output_Ports_u|Decoder0~4_combout\);

-- Location: LCCOMB_X20_Y4_N16
\Output_Ports_u|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~5_combout\ = (\Output_Ports_u|Decoder0~4_combout\ & !\output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Output_Ports_u|Decoder0~4_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~5_combout\);

-- Location: FF_X1_Y10_N1
\Output_Ports_u|RAM[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[2][0]~q\);

-- Location: LCCOMB_X1_Y10_N10
\Output_Ports_u|RAM[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[2][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[2][1]~feeder_combout\);

-- Location: FF_X1_Y10_N11
\Output_Ports_u|RAM[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[2][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[2][1]~q\);

-- Location: FF_X20_Y4_N25
\Output_Ports_u|RAM[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[2][2]~q\);

-- Location: FF_X1_Y10_N13
\Output_Ports_u|RAM[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[2][3]~q\);

-- Location: LCCOMB_X20_Y4_N2
\Output_Ports_u|RAM[2][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[2][4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \Output_Ports_u|RAM[2][4]~feeder_combout\);

-- Location: FF_X20_Y4_N3
\Output_Ports_u|RAM[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[2][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[2][4]~q\);

-- Location: FF_X1_Y10_N31
\Output_Ports_u|RAM[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[2][5]~q\);

-- Location: FF_X1_Y10_N17
\Output_Ports_u|RAM[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[2][6]~q\);

-- Location: FF_X20_Y4_N21
\Output_Ports_u|RAM[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[2][7]~q\);

-- Location: LCCOMB_X1_Y7_N8
\Output_Ports_u|RAM[3][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[3][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[3][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N24
\Output_Ports_u|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~6_combout\ = (\write~input_o\ & (\output_port_addr[0]~0_combout\ & (!\output_port_addr[2]~2_combout\ & \output_port_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \output_port_addr[0]~0_combout\,
	datac => \output_port_addr[2]~2_combout\,
	datad => \output_port_addr[1]~1_combout\,
	combout => \Output_Ports_u|Decoder0~6_combout\);

-- Location: LCCOMB_X20_Y4_N10
\Output_Ports_u|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~7_combout\ = (\Output_Ports_u|Decoder0~6_combout\ & !\output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Output_Ports_u|Decoder0~6_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~7_combout\);

-- Location: FF_X1_Y7_N9
\Output_Ports_u|RAM[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[3][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[3][0]~q\);

-- Location: LCCOMB_X1_Y7_N10
\Output_Ports_u|RAM[3][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[3][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[3][1]~feeder_combout\);

-- Location: FF_X1_Y7_N11
\Output_Ports_u|RAM[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[3][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[3][1]~q\);

-- Location: FF_X1_Y7_N21
\Output_Ports_u|RAM[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[3][2]~q\);

-- Location: FF_X1_Y7_N31
\Output_Ports_u|RAM[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[3][3]~q\);

-- Location: FF_X1_Y7_N25
\Output_Ports_u|RAM[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[3][4]~q\);

-- Location: FF_X1_Y7_N3
\Output_Ports_u|RAM[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[3][5]~q\);

-- Location: LCCOMB_X1_Y7_N4
\Output_Ports_u|RAM[3][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[3][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[3][6]~feeder_combout\);

-- Location: FF_X1_Y7_N5
\Output_Ports_u|RAM[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[3][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[3][6]~q\);

-- Location: LCCOMB_X1_Y7_N22
\Output_Ports_u|RAM[3][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[3][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[3][7]~feeder_combout\);

-- Location: FF_X1_Y7_N23
\Output_Ports_u|RAM[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[3][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[3][7]~q\);

-- Location: LCCOMB_X26_Y1_N8
\Output_Ports_u|RAM[4][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[4][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[4][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N16
\Output_Ports_u|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~8_combout\ = (\write~input_o\ & (!\output_port_addr[0]~0_combout\ & (!\output_port_addr[1]~1_combout\ & \output_port_addr[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \output_port_addr[0]~0_combout\,
	datac => \output_port_addr[1]~1_combout\,
	datad => \output_port_addr[2]~2_combout\,
	combout => \Output_Ports_u|Decoder0~8_combout\);

-- Location: LCCOMB_X21_Y17_N18
\Output_Ports_u|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~9_combout\ = (\Output_Ports_u|Decoder0~8_combout\ & !\output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~8_combout\,
	datac => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~9_combout\);

-- Location: FF_X26_Y1_N9
\Output_Ports_u|RAM[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[4][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[4][0]~q\);

-- Location: FF_X26_Y1_N11
\Output_Ports_u|RAM[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[4][1]~q\);

-- Location: FF_X26_Y1_N5
\Output_Ports_u|RAM[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[4][2]~q\);

-- Location: LCCOMB_X26_Y1_N30
\Output_Ports_u|RAM[4][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[4][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[4][3]~feeder_combout\);

-- Location: FF_X26_Y1_N31
\Output_Ports_u|RAM[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[4][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[4][3]~q\);

-- Location: FF_X26_Y1_N25
\Output_Ports_u|RAM[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[4][4]~q\);

-- Location: LCCOMB_X26_Y1_N2
\Output_Ports_u|RAM[4][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[4][5]~feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \Output_Ports_u|RAM[4][5]~feeder_combout\);

-- Location: FF_X26_Y1_N3
\Output_Ports_u|RAM[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[4][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[4][5]~q\);

-- Location: FF_X26_Y1_N29
\Output_Ports_u|RAM[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[4][6]~q\);

-- Location: LCCOMB_X26_Y1_N6
\Output_Ports_u|RAM[4][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[4][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[4][7]~feeder_combout\);

-- Location: FF_X26_Y1_N7
\Output_Ports_u|RAM[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[4][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[4][7]~q\);

-- Location: LCCOMB_X11_Y1_N16
\Output_Ports_u|RAM[5][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[5][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[5][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N18
\Output_Ports_u|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~10_combout\ = (\write~input_o\ & (\output_port_addr[0]~0_combout\ & (\output_port_addr[2]~2_combout\ & !\output_port_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \output_port_addr[0]~0_combout\,
	datac => \output_port_addr[2]~2_combout\,
	datad => \output_port_addr[1]~1_combout\,
	combout => \Output_Ports_u|Decoder0~10_combout\);

-- Location: LCCOMB_X20_Y5_N28
\Output_Ports_u|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~11_combout\ = (\Output_Ports_u|Decoder0~10_combout\ & !\output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~10_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~11_combout\);

-- Location: FF_X11_Y1_N17
\Output_Ports_u|RAM[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[5][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[5][0]~q\);

-- Location: LCCOMB_X11_Y1_N26
\Output_Ports_u|RAM[5][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[5][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[5][1]~feeder_combout\);

-- Location: FF_X11_Y1_N27
\Output_Ports_u|RAM[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[5][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[5][1]~q\);

-- Location: FF_X11_Y1_N5
\Output_Ports_u|RAM[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[5][2]~q\);

-- Location: LCCOMB_X11_Y1_N30
\Output_Ports_u|RAM[5][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[5][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[5][3]~feeder_combout\);

-- Location: FF_X11_Y1_N31
\Output_Ports_u|RAM[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[5][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[5][3]~q\);

-- Location: FF_X11_Y1_N9
\Output_Ports_u|RAM[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[5][4]~q\);

-- Location: FF_X11_Y1_N3
\Output_Ports_u|RAM[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[5][5]~q\);

-- Location: LCCOMB_X11_Y1_N28
\Output_Ports_u|RAM[5][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[5][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[5][6]~feeder_combout\);

-- Location: FF_X11_Y1_N29
\Output_Ports_u|RAM[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[5][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[5][6]~q\);

-- Location: LCCOMB_X11_Y1_N6
\Output_Ports_u|RAM[5][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[5][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[5][7]~feeder_combout\);

-- Location: FF_X11_Y1_N7
\Output_Ports_u|RAM[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[5][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[5][7]~q\);

-- Location: LCCOMB_X20_Y5_N22
\Output_Ports_u|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~12_combout\ = (\write~input_o\ & (!\output_port_addr[0]~0_combout\ & (\output_port_addr[2]~2_combout\ & \output_port_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \output_port_addr[0]~0_combout\,
	datac => \output_port_addr[2]~2_combout\,
	datad => \output_port_addr[1]~1_combout\,
	combout => \Output_Ports_u|Decoder0~12_combout\);

-- Location: LCCOMB_X20_Y5_N8
\Output_Ports_u|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~13_combout\ = (\Output_Ports_u|Decoder0~12_combout\ & !\output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Output_Ports_u|Decoder0~12_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~13_combout\);

-- Location: FF_X1_Y4_N9
\Output_Ports_u|RAM[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[6][0]~q\);

-- Location: FF_X1_Y4_N27
\Output_Ports_u|RAM[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[6][1]~q\);

-- Location: FF_X1_Y4_N29
\Output_Ports_u|RAM[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[6][2]~q\);

-- Location: LCCOMB_X1_Y4_N6
\Output_Ports_u|RAM[6][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[6][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[6][3]~feeder_combout\);

-- Location: FF_X1_Y4_N7
\Output_Ports_u|RAM[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[6][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[6][3]~q\);

-- Location: LCCOMB_X1_Y4_N0
\Output_Ports_u|RAM[6][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[6][4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \Output_Ports_u|RAM[6][4]~feeder_combout\);

-- Location: FF_X1_Y4_N1
\Output_Ports_u|RAM[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[6][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[6][4]~q\);

-- Location: FF_X1_Y4_N11
\Output_Ports_u|RAM[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[6][5]~q\);

-- Location: LCCOMB_X1_Y4_N4
\Output_Ports_u|RAM[6][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[6][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[6][6]~feeder_combout\);

-- Location: FF_X1_Y4_N5
\Output_Ports_u|RAM[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[6][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[6][6]~q\);

-- Location: LCCOMB_X1_Y4_N30
\Output_Ports_u|RAM[6][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[6][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[6][7]~feeder_combout\);

-- Location: FF_X1_Y4_N31
\Output_Ports_u|RAM[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[6][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[6][7]~q\);

-- Location: LCCOMB_X20_Y5_N10
\Output_Ports_u|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~14_combout\ = (\write~input_o\ & (\output_port_addr[0]~0_combout\ & (\output_port_addr[2]~2_combout\ & \output_port_addr[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \output_port_addr[0]~0_combout\,
	datac => \output_port_addr[2]~2_combout\,
	datad => \output_port_addr[1]~1_combout\,
	combout => \Output_Ports_u|Decoder0~14_combout\);

-- Location: LCCOMB_X20_Y5_N12
\Output_Ports_u|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~15_combout\ = (\Output_Ports_u|Decoder0~14_combout\ & !\output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Output_Ports_u|Decoder0~14_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~15_combout\);

-- Location: FF_X4_Y1_N25
\Output_Ports_u|RAM[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[7][0]~q\);

-- Location: FF_X4_Y1_N11
\Output_Ports_u|RAM[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[7][1]~q\);

-- Location: LCCOMB_X4_Y1_N28
\Output_Ports_u|RAM[7][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[7][2]~feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \Output_Ports_u|RAM[7][2]~feeder_combout\);

-- Location: FF_X4_Y1_N29
\Output_Ports_u|RAM[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[7][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[7][2]~q\);

-- Location: LCCOMB_X4_Y1_N22
\Output_Ports_u|RAM[7][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[7][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[7][3]~feeder_combout\);

-- Location: FF_X4_Y1_N23
\Output_Ports_u|RAM[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[7][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[7][3]~q\);

-- Location: LCCOMB_X4_Y1_N16
\Output_Ports_u|RAM[7][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[7][4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \Output_Ports_u|RAM[7][4]~feeder_combout\);

-- Location: FF_X4_Y1_N17
\Output_Ports_u|RAM[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[7][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[7][4]~q\);

-- Location: LCCOMB_X4_Y1_N26
\Output_Ports_u|RAM[7][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[7][5]~feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \Output_Ports_u|RAM[7][5]~feeder_combout\);

-- Location: FF_X4_Y1_N27
\Output_Ports_u|RAM[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[7][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[7][5]~q\);

-- Location: LCCOMB_X4_Y1_N12
\Output_Ports_u|RAM[7][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[7][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[7][6]~feeder_combout\);

-- Location: FF_X4_Y1_N13
\Output_Ports_u|RAM[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[7][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[7][6]~q\);

-- Location: LCCOMB_X4_Y1_N30
\Output_Ports_u|RAM[7][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[7][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[7][7]~feeder_combout\);

-- Location: FF_X4_Y1_N31
\Output_Ports_u|RAM[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[7][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[7][7]~q\);

-- Location: LCCOMB_X20_Y5_N6
\Output_Ports_u|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~16_combout\ = (\Output_Ports_u|Decoder0~0_combout\ & \output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~0_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~16_combout\);

-- Location: FF_X1_Y4_N17
\Output_Ports_u|RAM[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[8][0]~q\);

-- Location: FF_X1_Y4_N3
\Output_Ports_u|RAM[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[8][1]~q\);

-- Location: FF_X1_Y4_N13
\Output_Ports_u|RAM[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[8][2]~q\);

-- Location: LCCOMB_X1_Y4_N22
\Output_Ports_u|RAM[8][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[8][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[8][3]~feeder_combout\);

-- Location: FF_X1_Y4_N23
\Output_Ports_u|RAM[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[8][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[8][3]~q\);

-- Location: LCCOMB_X1_Y4_N24
\Output_Ports_u|RAM[8][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[8][4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \Output_Ports_u|RAM[8][4]~feeder_combout\);

-- Location: FF_X1_Y4_N25
\Output_Ports_u|RAM[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[8][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[8][4]~q\);

-- Location: FF_X1_Y4_N19
\Output_Ports_u|RAM[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[8][5]~q\);

-- Location: LCCOMB_X1_Y4_N20
\Output_Ports_u|RAM[8][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[8][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[8][6]~feeder_combout\);

-- Location: FF_X1_Y4_N21
\Output_Ports_u|RAM[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[8][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[8][6]~q\);

-- Location: LCCOMB_X1_Y4_N14
\Output_Ports_u|RAM[8][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[8][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[8][7]~feeder_combout\);

-- Location: FF_X1_Y4_N15
\Output_Ports_u|RAM[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[8][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[8][7]~q\);

-- Location: LCCOMB_X11_Y1_N24
\Output_Ports_u|RAM[9][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[9][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[9][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y4_N4
\Output_Ports_u|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~17_combout\ = (\Output_Ports_u|Decoder0~2_combout\ & \output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~2_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~17_combout\);

-- Location: FF_X11_Y1_N25
\Output_Ports_u|RAM[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[9][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[9][0]~q\);

-- Location: LCCOMB_X11_Y1_N10
\Output_Ports_u|RAM[9][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[9][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[9][1]~feeder_combout\);

-- Location: FF_X11_Y1_N11
\Output_Ports_u|RAM[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[9][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[9][1]~q\);

-- Location: FF_X11_Y1_N21
\Output_Ports_u|RAM[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[9][2]~q\);

-- Location: LCCOMB_X11_Y1_N14
\Output_Ports_u|RAM[9][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[9][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[9][3]~feeder_combout\);

-- Location: FF_X11_Y1_N15
\Output_Ports_u|RAM[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[9][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[9][3]~q\);

-- Location: FF_X11_Y1_N1
\Output_Ports_u|RAM[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[9][4]~q\);

-- Location: FF_X11_Y1_N19
\Output_Ports_u|RAM[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[9][5]~q\);

-- Location: LCCOMB_X11_Y1_N12
\Output_Ports_u|RAM[9][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[9][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[9][6]~feeder_combout\);

-- Location: FF_X11_Y1_N13
\Output_Ports_u|RAM[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[9][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[9][6]~q\);

-- Location: LCCOMB_X11_Y1_N22
\Output_Ports_u|RAM[9][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[9][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[9][7]~feeder_combout\);

-- Location: FF_X11_Y1_N23
\Output_Ports_u|RAM[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[9][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[9][7]~q\);

-- Location: LCCOMB_X20_Y4_N22
\Output_Ports_u|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~18_combout\ = (\Output_Ports_u|Decoder0~4_combout\ & \output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Output_Ports_u|Decoder0~4_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~18_combout\);

-- Location: FF_X20_Y4_N31
\Output_Ports_u|RAM[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[10][0]~q\);

-- Location: LCCOMB_X20_Y4_N0
\Output_Ports_u|RAM[10][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[10][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[10][1]~feeder_combout\);

-- Location: FF_X20_Y4_N1
\Output_Ports_u|RAM[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[10][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[10][1]~q\);

-- Location: FF_X20_Y4_N19
\Output_Ports_u|RAM[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[10][2]~q\);

-- Location: FF_X20_Y4_N13
\Output_Ports_u|RAM[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[10][3]~q\);

-- Location: LCCOMB_X20_Y4_N14
\Output_Ports_u|RAM[10][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[10][4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \Output_Ports_u|RAM[10][4]~feeder_combout\);

-- Location: FF_X20_Y4_N15
\Output_Ports_u|RAM[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[10][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[10][4]~q\);

-- Location: FF_X20_Y4_N9
\Output_Ports_u|RAM[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[10][5]~q\);

-- Location: FF_X20_Y4_N27
\Output_Ports_u|RAM[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[10][6]~q\);

-- Location: FF_X20_Y4_N29
\Output_Ports_u|RAM[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[10][7]~q\);

-- Location: LCCOMB_X26_Y1_N16
\Output_Ports_u|RAM[11][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[11][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[11][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N0
\Output_Ports_u|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~19_combout\ = (\Output_Ports_u|Decoder0~6_combout\ & \output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~6_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~19_combout\);

-- Location: FF_X26_Y1_N17
\Output_Ports_u|RAM[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[11][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[11][0]~q\);

-- Location: FF_X26_Y1_N19
\Output_Ports_u|RAM[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[11][1]~q\);

-- Location: FF_X26_Y1_N13
\Output_Ports_u|RAM[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[11][2]~q\);

-- Location: LCCOMB_X26_Y1_N22
\Output_Ports_u|RAM[11][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[11][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[11][3]~feeder_combout\);

-- Location: FF_X26_Y1_N23
\Output_Ports_u|RAM[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[11][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[11][3]~q\);

-- Location: FF_X26_Y1_N1
\Output_Ports_u|RAM[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[11][4]~q\);

-- Location: LCCOMB_X26_Y1_N26
\Output_Ports_u|RAM[11][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[11][5]~feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \Output_Ports_u|RAM[11][5]~feeder_combout\);

-- Location: FF_X26_Y1_N27
\Output_Ports_u|RAM[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[11][5]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[11][5]~q\);

-- Location: FF_X26_Y1_N21
\Output_Ports_u|RAM[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[11][6]~q\);

-- Location: LCCOMB_X26_Y1_N14
\Output_Ports_u|RAM[11][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[11][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[11][7]~feeder_combout\);

-- Location: FF_X26_Y1_N15
\Output_Ports_u|RAM[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[11][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[11][7]~q\);

-- Location: LCCOMB_X1_Y7_N0
\Output_Ports_u|RAM[12][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[12][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[12][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N4
\Output_Ports_u|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~20_combout\ = (\Output_Ports_u|Decoder0~8_combout\ & \output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~8_combout\,
	datac => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~20_combout\);

-- Location: FF_X1_Y7_N1
\Output_Ports_u|RAM[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[12][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[12][0]~q\);

-- Location: LCCOMB_X1_Y7_N18
\Output_Ports_u|RAM[12][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[12][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[12][1]~feeder_combout\);

-- Location: FF_X1_Y7_N19
\Output_Ports_u|RAM[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[12][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[12][1]~q\);

-- Location: FF_X1_Y7_N29
\Output_Ports_u|RAM[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[12][2]~q\);

-- Location: FF_X1_Y7_N15
\Output_Ports_u|RAM[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[12][3]~q\);

-- Location: FF_X1_Y7_N17
\Output_Ports_u|RAM[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[12][4]~q\);

-- Location: FF_X1_Y7_N27
\Output_Ports_u|RAM[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[12][5]~q\);

-- Location: LCCOMB_X1_Y7_N12
\Output_Ports_u|RAM[12][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[12][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[12][6]~feeder_combout\);

-- Location: FF_X1_Y7_N13
\Output_Ports_u|RAM[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[12][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[12][6]~q\);

-- Location: LCCOMB_X1_Y7_N6
\Output_Ports_u|RAM[12][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[12][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[12][7]~feeder_combout\);

-- Location: FF_X1_Y7_N7
\Output_Ports_u|RAM[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[12][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[12][7]~q\);

-- Location: LCCOMB_X20_Y5_N2
\Output_Ports_u|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~21_combout\ = (\Output_Ports_u|Decoder0~10_combout\ & \output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Output_Ports_u|Decoder0~10_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~21_combout\);

-- Location: FF_X1_Y10_N27
\Output_Ports_u|RAM[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[13][0]~q\);

-- Location: LCCOMB_X1_Y10_N4
\Output_Ports_u|RAM[13][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[13][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[13][1]~feeder_combout\);

-- Location: FF_X1_Y10_N5
\Output_Ports_u|RAM[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[13][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[13][1]~q\);

-- Location: FF_X1_Y10_N7
\Output_Ports_u|RAM[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[13][2]~q\);

-- Location: FF_X1_Y10_N25
\Output_Ports_u|RAM[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[13][3]~q\);

-- Location: FF_X1_Y10_N3
\Output_Ports_u|RAM[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[13][4]~q\);

-- Location: FF_X1_Y10_N29
\Output_Ports_u|RAM[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[13][5]~q\);

-- Location: FF_X1_Y10_N23
\Output_Ports_u|RAM[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[13][6]~q\);

-- Location: LCCOMB_X1_Y10_N8
\Output_Ports_u|RAM[13][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[13][7]~feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \Output_Ports_u|RAM[13][7]~feeder_combout\);

-- Location: FF_X1_Y10_N9
\Output_Ports_u|RAM[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[13][7]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[13][7]~q\);

-- Location: LCCOMB_X26_Y27_N0
\Output_Ports_u|RAM[14][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[14][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[14][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N20
\Output_Ports_u|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~22_combout\ = (\Output_Ports_u|Decoder0~12_combout\ & \output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Output_Ports_u|Decoder0~12_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~22_combout\);

-- Location: FF_X26_Y27_N1
\Output_Ports_u|RAM[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[14][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[14][0]~q\);

-- Location: LCCOMB_X26_Y27_N18
\Output_Ports_u|RAM[14][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[14][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[14][1]~feeder_combout\);

-- Location: FF_X26_Y27_N19
\Output_Ports_u|RAM[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[14][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[14][1]~q\);

-- Location: LCCOMB_X26_Y27_N20
\Output_Ports_u|RAM[14][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[14][2]~feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \Output_Ports_u|RAM[14][2]~feeder_combout\);

-- Location: FF_X26_Y27_N21
\Output_Ports_u|RAM[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[14][2]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[14][2]~q\);

-- Location: LCCOMB_X26_Y27_N22
\Output_Ports_u|RAM[14][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[14][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[14][3]~feeder_combout\);

-- Location: FF_X26_Y27_N23
\Output_Ports_u|RAM[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[14][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[14][3]~q\);

-- Location: FF_X26_Y27_N25
\Output_Ports_u|RAM[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[14][4]~q\);

-- Location: FF_X26_Y27_N3
\Output_Ports_u|RAM[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[14][5]~q\);

-- Location: LCCOMB_X26_Y27_N4
\Output_Ports_u|RAM[14][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[14][6]~feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \Output_Ports_u|RAM[14][6]~feeder_combout\);

-- Location: FF_X26_Y27_N5
\Output_Ports_u|RAM[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[14][6]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[14][6]~q\);

-- Location: FF_X26_Y27_N15
\Output_Ports_u|RAM[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[14][7]~q\);

-- Location: LCCOMB_X1_Y21_N24
\Output_Ports_u|RAM[15][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[15][0]~feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \Output_Ports_u|RAM[15][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N14
\Output_Ports_u|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|Decoder0~23_combout\ = (\Output_Ports_u|Decoder0~14_combout\ & \output_port_addr[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Output_Ports_u|Decoder0~14_combout\,
	datad => \output_port_addr[3]~3_combout\,
	combout => \Output_Ports_u|Decoder0~23_combout\);

-- Location: FF_X1_Y21_N25
\Output_Ports_u|RAM[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[15][0]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[15][0]~q\);

-- Location: LCCOMB_X1_Y21_N2
\Output_Ports_u|RAM[15][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[15][1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \Output_Ports_u|RAM[15][1]~feeder_combout\);

-- Location: FF_X1_Y21_N3
\Output_Ports_u|RAM[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[15][1]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[15][1]~q\);

-- Location: FF_X1_Y21_N29
\Output_Ports_u|RAM[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[15][2]~q\);

-- Location: LCCOMB_X1_Y21_N30
\Output_Ports_u|RAM[15][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[15][3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \Output_Ports_u|RAM[15][3]~feeder_combout\);

-- Location: FF_X1_Y21_N31
\Output_Ports_u|RAM[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[15][3]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[15][3]~q\);

-- Location: LCCOMB_X1_Y21_N16
\Output_Ports_u|RAM[15][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Output_Ports_u|RAM[15][4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \Output_Ports_u|RAM[15][4]~feeder_combout\);

-- Location: FF_X1_Y21_N17
\Output_Ports_u|RAM[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Output_Ports_u|RAM[15][4]~feeder_combout\,
	clrn => \reset~inputclkctrl_outclk\,
	ena => \Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[15][4]~q\);

-- Location: FF_X1_Y21_N27
\Output_Ports_u|RAM[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[15][5]~q\);

-- Location: FF_X1_Y21_N13
\Output_Ports_u|RAM[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[15][6]~q\);

-- Location: FF_X1_Y21_N7
\Output_Ports_u|RAM[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	clrn => \reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Output_Ports_u|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Output_Ports_u|RAM[15][7]~q\);

ww_data_out(0) <= \data_out[0]~output_o\;

ww_data_out(1) <= \data_out[1]~output_o\;

ww_data_out(2) <= \data_out[2]~output_o\;

ww_data_out(3) <= \data_out[3]~output_o\;

ww_data_out(4) <= \data_out[4]~output_o\;

ww_data_out(5) <= \data_out[5]~output_o\;

ww_data_out(6) <= \data_out[6]~output_o\;

ww_data_out(7) <= \data_out[7]~output_o\;

ww_port_out_00(0) <= \port_out_00[0]~output_o\;

ww_port_out_00(1) <= \port_out_00[1]~output_o\;

ww_port_out_00(2) <= \port_out_00[2]~output_o\;

ww_port_out_00(3) <= \port_out_00[3]~output_o\;

ww_port_out_00(4) <= \port_out_00[4]~output_o\;

ww_port_out_00(5) <= \port_out_00[5]~output_o\;

ww_port_out_00(6) <= \port_out_00[6]~output_o\;

ww_port_out_00(7) <= \port_out_00[7]~output_o\;

ww_port_out_01(0) <= \port_out_01[0]~output_o\;

ww_port_out_01(1) <= \port_out_01[1]~output_o\;

ww_port_out_01(2) <= \port_out_01[2]~output_o\;

ww_port_out_01(3) <= \port_out_01[3]~output_o\;

ww_port_out_01(4) <= \port_out_01[4]~output_o\;

ww_port_out_01(5) <= \port_out_01[5]~output_o\;

ww_port_out_01(6) <= \port_out_01[6]~output_o\;

ww_port_out_01(7) <= \port_out_01[7]~output_o\;

ww_port_out_02(0) <= \port_out_02[0]~output_o\;

ww_port_out_02(1) <= \port_out_02[1]~output_o\;

ww_port_out_02(2) <= \port_out_02[2]~output_o\;

ww_port_out_02(3) <= \port_out_02[3]~output_o\;

ww_port_out_02(4) <= \port_out_02[4]~output_o\;

ww_port_out_02(5) <= \port_out_02[5]~output_o\;

ww_port_out_02(6) <= \port_out_02[6]~output_o\;

ww_port_out_02(7) <= \port_out_02[7]~output_o\;

ww_port_out_03(0) <= \port_out_03[0]~output_o\;

ww_port_out_03(1) <= \port_out_03[1]~output_o\;

ww_port_out_03(2) <= \port_out_03[2]~output_o\;

ww_port_out_03(3) <= \port_out_03[3]~output_o\;

ww_port_out_03(4) <= \port_out_03[4]~output_o\;

ww_port_out_03(5) <= \port_out_03[5]~output_o\;

ww_port_out_03(6) <= \port_out_03[6]~output_o\;

ww_port_out_03(7) <= \port_out_03[7]~output_o\;

ww_port_out_04(0) <= \port_out_04[0]~output_o\;

ww_port_out_04(1) <= \port_out_04[1]~output_o\;

ww_port_out_04(2) <= \port_out_04[2]~output_o\;

ww_port_out_04(3) <= \port_out_04[3]~output_o\;

ww_port_out_04(4) <= \port_out_04[4]~output_o\;

ww_port_out_04(5) <= \port_out_04[5]~output_o\;

ww_port_out_04(6) <= \port_out_04[6]~output_o\;

ww_port_out_04(7) <= \port_out_04[7]~output_o\;

ww_port_out_05(0) <= \port_out_05[0]~output_o\;

ww_port_out_05(1) <= \port_out_05[1]~output_o\;

ww_port_out_05(2) <= \port_out_05[2]~output_o\;

ww_port_out_05(3) <= \port_out_05[3]~output_o\;

ww_port_out_05(4) <= \port_out_05[4]~output_o\;

ww_port_out_05(5) <= \port_out_05[5]~output_o\;

ww_port_out_05(6) <= \port_out_05[6]~output_o\;

ww_port_out_05(7) <= \port_out_05[7]~output_o\;

ww_port_out_06(0) <= \port_out_06[0]~output_o\;

ww_port_out_06(1) <= \port_out_06[1]~output_o\;

ww_port_out_06(2) <= \port_out_06[2]~output_o\;

ww_port_out_06(3) <= \port_out_06[3]~output_o\;

ww_port_out_06(4) <= \port_out_06[4]~output_o\;

ww_port_out_06(5) <= \port_out_06[5]~output_o\;

ww_port_out_06(6) <= \port_out_06[6]~output_o\;

ww_port_out_06(7) <= \port_out_06[7]~output_o\;

ww_port_out_07(0) <= \port_out_07[0]~output_o\;

ww_port_out_07(1) <= \port_out_07[1]~output_o\;

ww_port_out_07(2) <= \port_out_07[2]~output_o\;

ww_port_out_07(3) <= \port_out_07[3]~output_o\;

ww_port_out_07(4) <= \port_out_07[4]~output_o\;

ww_port_out_07(5) <= \port_out_07[5]~output_o\;

ww_port_out_07(6) <= \port_out_07[6]~output_o\;

ww_port_out_07(7) <= \port_out_07[7]~output_o\;

ww_port_out_08(0) <= \port_out_08[0]~output_o\;

ww_port_out_08(1) <= \port_out_08[1]~output_o\;

ww_port_out_08(2) <= \port_out_08[2]~output_o\;

ww_port_out_08(3) <= \port_out_08[3]~output_o\;

ww_port_out_08(4) <= \port_out_08[4]~output_o\;

ww_port_out_08(5) <= \port_out_08[5]~output_o\;

ww_port_out_08(6) <= \port_out_08[6]~output_o\;

ww_port_out_08(7) <= \port_out_08[7]~output_o\;

ww_port_out_09(0) <= \port_out_09[0]~output_o\;

ww_port_out_09(1) <= \port_out_09[1]~output_o\;

ww_port_out_09(2) <= \port_out_09[2]~output_o\;

ww_port_out_09(3) <= \port_out_09[3]~output_o\;

ww_port_out_09(4) <= \port_out_09[4]~output_o\;

ww_port_out_09(5) <= \port_out_09[5]~output_o\;

ww_port_out_09(6) <= \port_out_09[6]~output_o\;

ww_port_out_09(7) <= \port_out_09[7]~output_o\;

ww_port_out_10(0) <= \port_out_10[0]~output_o\;

ww_port_out_10(1) <= \port_out_10[1]~output_o\;

ww_port_out_10(2) <= \port_out_10[2]~output_o\;

ww_port_out_10(3) <= \port_out_10[3]~output_o\;

ww_port_out_10(4) <= \port_out_10[4]~output_o\;

ww_port_out_10(5) <= \port_out_10[5]~output_o\;

ww_port_out_10(6) <= \port_out_10[6]~output_o\;

ww_port_out_10(7) <= \port_out_10[7]~output_o\;

ww_port_out_11(0) <= \port_out_11[0]~output_o\;

ww_port_out_11(1) <= \port_out_11[1]~output_o\;

ww_port_out_11(2) <= \port_out_11[2]~output_o\;

ww_port_out_11(3) <= \port_out_11[3]~output_o\;

ww_port_out_11(4) <= \port_out_11[4]~output_o\;

ww_port_out_11(5) <= \port_out_11[5]~output_o\;

ww_port_out_11(6) <= \port_out_11[6]~output_o\;

ww_port_out_11(7) <= \port_out_11[7]~output_o\;

ww_port_out_12(0) <= \port_out_12[0]~output_o\;

ww_port_out_12(1) <= \port_out_12[1]~output_o\;

ww_port_out_12(2) <= \port_out_12[2]~output_o\;

ww_port_out_12(3) <= \port_out_12[3]~output_o\;

ww_port_out_12(4) <= \port_out_12[4]~output_o\;

ww_port_out_12(5) <= \port_out_12[5]~output_o\;

ww_port_out_12(6) <= \port_out_12[6]~output_o\;

ww_port_out_12(7) <= \port_out_12[7]~output_o\;

ww_port_out_13(0) <= \port_out_13[0]~output_o\;

ww_port_out_13(1) <= \port_out_13[1]~output_o\;

ww_port_out_13(2) <= \port_out_13[2]~output_o\;

ww_port_out_13(3) <= \port_out_13[3]~output_o\;

ww_port_out_13(4) <= \port_out_13[4]~output_o\;

ww_port_out_13(5) <= \port_out_13[5]~output_o\;

ww_port_out_13(6) <= \port_out_13[6]~output_o\;

ww_port_out_13(7) <= \port_out_13[7]~output_o\;

ww_port_out_14(0) <= \port_out_14[0]~output_o\;

ww_port_out_14(1) <= \port_out_14[1]~output_o\;

ww_port_out_14(2) <= \port_out_14[2]~output_o\;

ww_port_out_14(3) <= \port_out_14[3]~output_o\;

ww_port_out_14(4) <= \port_out_14[4]~output_o\;

ww_port_out_14(5) <= \port_out_14[5]~output_o\;

ww_port_out_14(6) <= \port_out_14[6]~output_o\;

ww_port_out_14(7) <= \port_out_14[7]~output_o\;

ww_port_out_15(0) <= \port_out_15[0]~output_o\;

ww_port_out_15(1) <= \port_out_15[1]~output_o\;

ww_port_out_15(2) <= \port_out_15[2]~output_o\;

ww_port_out_15(3) <= \port_out_15[3]~output_o\;

ww_port_out_15(4) <= \port_out_15[4]~output_o\;

ww_port_out_15(5) <= \port_out_15[5]~output_o\;

ww_port_out_15(6) <= \port_out_15[6]~output_o\;

ww_port_out_15(7) <= \port_out_15[7]~output_o\;
END structure;


