Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Fri May 23 16:02:35 2025
| Host         : ares running 64-bit Linux Mint 21.2
| Command      : report_timing -max_paths 10 -file ./report/axil_conv2D_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 4.009ns (64.387%)  route 2.217ns (35.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          2.217     7.199    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 4.009ns (66.408%)  route 2.028ns (33.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          2.028     7.010    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 4.009ns (68.693%)  route 1.827ns (31.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.827     6.809    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 4.009ns (68.754%)  route 1.822ns (31.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.822     6.804    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 4.009ns (68.754%)  route 1.822ns (31.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.822     6.804    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 4.009ns (68.853%)  route 1.814ns (31.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.814     6.796    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 4.009ns (71.140%)  route 1.626ns (28.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.626     6.608    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 4.009ns (71.169%)  route 1.624ns (28.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.624     6.606    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 4.009ns (73.673%)  route 1.433ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.433     6.415    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 4.009ns (73.799%)  route 1.423ns (26.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.423     6.405    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.783    




