/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  reg [10:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [21:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [19:0] celloutsig_0_25z;
  wire [25:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[4] ? in_data[114] : in_data[182];
  assign celloutsig_1_8z = celloutsig_1_5z[12] ? celloutsig_1_3z[13] : celloutsig_1_1z;
  assign celloutsig_0_28z = celloutsig_0_26z[6] ? celloutsig_0_19z : in_data[86];
  assign celloutsig_0_0z = ~((in_data[48] | in_data[89]) & (in_data[40] | in_data[94]));
  assign celloutsig_1_14z = ~((celloutsig_1_5z[7] | celloutsig_1_11z) & (celloutsig_1_0z[3] | celloutsig_1_10z));
  assign celloutsig_1_19z = ~((celloutsig_1_0z[4] | celloutsig_1_15z[5]) & (celloutsig_1_1z | celloutsig_1_8z));
  assign celloutsig_0_16z = ~((celloutsig_0_4z | celloutsig_0_14z[0]) & (celloutsig_0_0z | celloutsig_0_13z));
  assign celloutsig_0_5z = celloutsig_0_2z | celloutsig_0_1z[8];
  assign celloutsig_0_2z = in_data[91] | in_data[93];
  assign celloutsig_0_22z = celloutsig_0_12z[7:4] & { celloutsig_0_11z[6], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_11z[8:0], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_15z } / { 1'h1, in_data[39:37], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_9z = { in_data[103:96], celloutsig_1_2z, celloutsig_1_0z } === { celloutsig_1_6z[7:0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_9z[5:0], celloutsig_0_18z, celloutsig_0_10z } === { celloutsig_0_10z[9:7], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[149:141] > in_data[169:161];
  assign celloutsig_0_8z = in_data[22:19] > { in_data[8:7], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[32:29] && { in_data[60], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_15z = in_data[21:12] && { celloutsig_0_1z[12:9], celloutsig_0_6z };
  assign celloutsig_1_2z = ! in_data[121:100];
  assign celloutsig_1_10z = ! { in_data[158:157], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_11z = ! celloutsig_1_3z[6:4];
  assign celloutsig_0_7z = ! in_data[78:63];
  assign celloutsig_1_3z = { in_data[103:100], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[164:151] };
  assign celloutsig_1_15z = { celloutsig_1_12z[6:3], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z } % { 1'h1, celloutsig_1_12z[4:0], celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_3z[1:0], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[4:1], celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_1z[5:2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z } % { 1'h1, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_6z[2:1], celloutsig_0_2z, celloutsig_0_9z } % { 1'h1, in_data[72:66], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_1z[9:2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, in_data[4], celloutsig_0_9z, in_data[0] };
  assign celloutsig_0_27z = { celloutsig_0_25z[9:7], celloutsig_0_24z } % { 1'h1, celloutsig_0_25z[18:15], celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_23z = celloutsig_0_4z ? { celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_19z } : { celloutsig_0_1z[20:18], celloutsig_0_8z, 1'h0 };
  assign celloutsig_0_24z = celloutsig_0_23z[4] ? celloutsig_0_1z[21:18] : { celloutsig_0_18z[1:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_15z ? { celloutsig_0_25z[18:4], celloutsig_0_10z } : { celloutsig_0_9z[6:3], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_30z = celloutsig_0_6z[3] ? { celloutsig_0_25z[16:7], celloutsig_0_2z } : { celloutsig_0_1z[6:4], celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_13z = { celloutsig_0_10z[3:2], celloutsig_0_0z } != { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_13z = | { celloutsig_1_3z[7:0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_30z[3], celloutsig_0_13z, celloutsig_0_28z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_17z = ~^ celloutsig_0_12z[7:0];
  assign celloutsig_0_1z = in_data[26:5] >> in_data[87:66];
  assign celloutsig_1_0z = in_data[167:163] << in_data[136:132];
  assign celloutsig_1_12z = { celloutsig_1_5z[3], celloutsig_1_0z, celloutsig_1_11z } >> celloutsig_1_5z[9:3];
  assign celloutsig_1_5z = { celloutsig_1_3z[8:2], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } >>> in_data[120:105];
  assign celloutsig_1_6z = { in_data[172:169], celloutsig_1_0z, celloutsig_1_4z } >>> { celloutsig_1_3z[10:8], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } >>> celloutsig_0_1z[5:0];
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } >>> { celloutsig_0_12z[5:3], celloutsig_0_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_11z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_10z[10:1], celloutsig_0_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_14z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_11z[7:4], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_20z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_20z = celloutsig_0_14z[5:3];
  assign { out_data[133:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
