# FPGA Digital Signal Processing Accelerator

## 🚀 Project Overview
A high-performance Verilog implementation of a Digital Signal Processing (DSP) accelerator focusing on low-pass FIR filtering and signal generation techniques.

## ✨ Key Features
- Custom sine wave generation
- Low-pass filtering implementation
- Configurable signal processing parameters
- Modular Verilog design

## 🛠 Technical Specifications
- **Language:** Verilog HDL
- **Filtering Technique:** Finite Impulse Response (FIR)
- **Data Width:** 16-bit
- **Sampling Capabilities:** Configurable clock-based sampling

## 📊 Performance Highlights
- Parallel multiplication architecture
- Low computational overhead
- Efficient FPGA resource utilization

## 🔍 Components
1. **Sine Wave Generator:** Creates synthetic signal inputs
2. **Low-Pass Filter:** Implements signal smoothing algorithm
3. **Testbench:** Comprehensive simulation environment

## 🧰 Development Tools
- Xilinx Vivado
- ModelSim
- VS Code with Verilog extensions

## 🚀 Getting Started
1. Clone repository
2. Open in FPGA development environment
3. Synthesize and simulate

## 📝 Research Applications
- Signal processing acceleration
- Real-time filtering
- Educational DSP demonstrations

## 🤝 Contributions
Open to collaboration and improvements!

## 📄 License
[MIT GNU]

Results

![Screenshot_20-11-2024_225051_www edaplayground com](https://github.com/user-attachments/assets/1af204cf-95c7-419f-bf7c-0cced9a85fe7)

![Screenshot_20-11-2024_225124_www edaplayground com](https://github.com/user-attachments/assets/234eb16b-2dc9-4c21-8b7e-d3dc5942d020)

![Screenshot_20-11-2024_225154_www edaplayground com](https://github.com/user-attachments/assets/3e6e97be-e30c-4943-acf2-ba8b328a19f6)
