#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 12 08:48:48 2023
# Process ID: 24546
# Current directory: /home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/sobel/xsim_script.tcl}
# Log file: /home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/luoyanl2/ece527_taskpar/fpga_kernels/sobel_hls/test.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/sobel/xsim_script.tcl
source sobel.tcl
