#-----------------------------------------------------------
# Vivado v2019.2_AR72614 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  8 10:44:36 2020
# Process ID: 14822
# Current directory: /home/nicola/Documents/vivado/logs
# Command line: vivado -jvm -patch-module=java.desktop=/opt/Xilinx/Vivado/2019.2/lib/classes/AR72614/AR72614.jar
# Log file: /home/nicola/Documents/vivado/logs/vivado.log
# Journal file: /home/nicola/Documents/vivado/logs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6622.016 ; gain = 175.965 ; free physical = 6486 ; free virtual = 28600
open_bd_design {/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/top_bd.bd}
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:axi4_counter:1.0 - axi4_counter_0
Successfully read diagram <top_bd> from BD file </home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/top_bd.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 6794.090 ; gain = 63.121 ; free physical = 6310 ; free virtual = 28487
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi4_counter_0/m_axi>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi4_counter_0/m_axi>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-927] Following properties on pin /axi4_counter_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/top_bd.bd> 
VHDL Output written to : /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd
VHDL Output written to : /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/sim/top_bd.vhd
VHDL Output written to : /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ip/top_bd_axi_uartlite_0_0/top_bd_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_counter_0 .
Exporting to file /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri May  8 10:45:25 2020] Launched top_bd_util_vector_logic_0_0_synth_1, top_bd_axi_uartlite_0_0_synth_1, top_bd_clk_wiz_0_0_synth_1, top_bd_axi4_counter_0_0_synth_1, synth_1...
Run output will be captured here:
top_bd_util_vector_logic_0_0_synth_1: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/top_bd_util_vector_logic_0_0_synth_1/runme.log
top_bd_axi_uartlite_0_0_synth_1: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/top_bd_axi_uartlite_0_0_synth_1/runme.log
top_bd_clk_wiz_0_0_synth_1: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/top_bd_clk_wiz_0_0_synth_1/runme.log
top_bd_axi4_counter_0_0_synth_1: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/top_bd_axi4_counter_0_0_synth_1/runme.log
synth_1: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/runme.log
[Fri May  8 10:45:25 2020] Launched impl_1...
Run output will be captured here: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6990.641 ; gain = 174.566 ; free physical = 6175 ; free virtual = 28357
close [ open /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_read_counter.vhd w ]
add_files /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_read_counter.vhd
close [ open /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_write_counter.vhd w ]
add_files /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_write_counter.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:133]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:158]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:179]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:133]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:158]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:179]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:133]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:150]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:158]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:179]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:158]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/new/axi4_counter.vhd:179]
update_module_reference top_bd_axi4_counter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/ip_repo/myip_1.0'.
Upgrading '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/top_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded top_bd_axi4_counter_0_0 from axi4_counter_v1_0 1.0 to axi4_counter_v1_0 1.0
Wrote  : </home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/top_bd.bd> 
Wrote  : </home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi4_counter_0/m_axi>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-927] Following properties on pin /axi4_counter_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
update_compile_order -fileset sources_1
update_module_reference top_bd_axi4_counter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/ip_repo/myip_1.0'.
Upgrading '/home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/top_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded top_bd_axi4_counter_0_0 from axi4_counter_v1_0 1.0 to axi4_counter_v1_0 1.0
Wrote  : </home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/top_bd.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi4_counter_0/m_axi>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi4_counter_0/m_axi>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-927] Following properties on pin /axi4_counter_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : </home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/top_bd.bd> 
VHDL Output written to : /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.vhd
VHDL Output written to : /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/sim/top_bd.vhd
VHDL Output written to : /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_counter_0 .
Exporting to file /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.srcs/sources_1/bd/top_bd/synth/top_bd.hwdef
[Fri May  8 11:11:03 2020] Launched top_bd_axi4_counter_0_0_synth_1, synth_1...
Run output will be captured here:
top_bd_axi4_counter_0_0_synth_1: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/top_bd_axi4_counter_0_0_synth_1/runme.log
synth_1: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/synth_1/runme.log
[Fri May  8 11:11:03 2020] Launched impl_1...
Run output will be captured here: /home/nicola/Documents/vivado/axi4lite_serial1/axi4lite_serial1.runs/impl_1/runme.log
regenerate_bd_layout
open_project /home/nicola/Documents/vivado/DESD/moving_average/moving_average.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
archive_project /home/nicola/Documents/vivado/DESD/moving_average.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-14822-debianDesktop' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
