
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkill_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401548 <.init>:
  401548:	stp	x29, x30, [sp, #-16]!
  40154c:	mov	x29, sp
  401550:	bl	401980 <ferror@plt+0x60>
  401554:	ldp	x29, x30, [sp], #16
  401558:	ret

Disassembly of section .plt:

0000000000401560 <dev_to_tty@plt-0x20>:
  401560:	stp	x16, x30, [sp, #-16]!
  401564:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401568:	ldr	x17, [x16, #4088]
  40156c:	add	x16, x16, #0xff8
  401570:	br	x17
  401574:	nop
  401578:	nop
  40157c:	nop

0000000000401580 <dev_to_tty@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401584:	ldr	x17, [x16]
  401588:	add	x16, x16, #0x0
  40158c:	br	x17

0000000000401590 <memmove@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401594:	ldr	x17, [x16, #8]
  401598:	add	x16, x16, #0x8
  40159c:	br	x17

00000000004015a0 <signal_name_to_number@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015a4:	ldr	x17, [x16, #16]
  4015a8:	add	x16, x16, #0x10
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015b4:	ldr	x17, [x16, #24]
  4015b8:	add	x16, x16, #0x18
  4015bc:	br	x17

00000000004015c0 <strtoul@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015c4:	ldr	x17, [x16, #32]
  4015c8:	add	x16, x16, #0x20
  4015cc:	br	x17

00000000004015d0 <strlen@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015d4:	ldr	x17, [x16, #40]
  4015d8:	add	x16, x16, #0x28
  4015dc:	br	x17

00000000004015e0 <getsid@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015e4:	ldr	x17, [x16, #48]
  4015e8:	add	x16, x16, #0x30
  4015ec:	br	x17

00000000004015f0 <fputs@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4015f4:	ldr	x17, [x16, #56]
  4015f8:	add	x16, x16, #0x38
  4015fc:	br	x17

0000000000401600 <exit@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401604:	ldr	x17, [x16, #64]
  401608:	add	x16, x16, #0x40
  40160c:	br	x17

0000000000401610 <get_ns_id@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401614:	ldr	x17, [x16, #72]
  401618:	add	x16, x16, #0x48
  40161c:	br	x17

0000000000401620 <error@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401624:	ldr	x17, [x16, #80]
  401628:	add	x16, x16, #0x50
  40162c:	br	x17

0000000000401630 <getgrnam@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401634:	ldr	x17, [x16, #88]
  401638:	add	x16, x16, #0x58
  40163c:	br	x17

0000000000401640 <sprintf@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401644:	ldr	x17, [x16, #96]
  401648:	add	x16, x16, #0x60
  40164c:	br	x17

0000000000401650 <__cxa_atexit@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401654:	ldr	x17, [x16, #104]
  401658:	add	x16, x16, #0x68
  40165c:	br	x17

0000000000401660 <kill@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401664:	ldr	x17, [x16, #112]
  401668:	add	x16, x16, #0x70
  40166c:	br	x17

0000000000401670 <__fpending@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401674:	ldr	x17, [x16, #120]
  401678:	add	x16, x16, #0x78
  40167c:	br	x17

0000000000401680 <snprintf@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401684:	ldr	x17, [x16, #128]
  401688:	add	x16, x16, #0x80
  40168c:	br	x17

0000000000401690 <fclose@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401694:	ldr	x17, [x16, #136]
  401698:	add	x16, x16, #0x88
  40169c:	br	x17

00000000004016a0 <getpid@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016a4:	ldr	x17, [x16, #144]
  4016a8:	add	x16, x16, #0x90
  4016ac:	br	x17

00000000004016b0 <malloc@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016b4:	ldr	x17, [x16, #152]
  4016b8:	add	x16, x16, #0x98
  4016bc:	br	x17

00000000004016c0 <open@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016c4:	ldr	x17, [x16, #160]
  4016c8:	add	x16, x16, #0xa0
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016d4:	ldr	x17, [x16, #168]
  4016d8:	add	x16, x16, #0xa8
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016e4:	ldr	x17, [x16, #176]
  4016e8:	add	x16, x16, #0xb0
  4016ec:	br	x17

00000000004016f0 <flock@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4016f4:	ldr	x17, [x16, #184]
  4016f8:	add	x16, x16, #0xb8
  4016fc:	br	x17

0000000000401700 <memset@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401704:	ldr	x17, [x16, #192]
  401708:	add	x16, x16, #0xc0
  40170c:	br	x17

0000000000401710 <getpwnam@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401714:	ldr	x17, [x16, #200]
  401718:	add	x16, x16, #0xc8
  40171c:	br	x17

0000000000401720 <realloc@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401724:	ldr	x17, [x16, #208]
  401728:	add	x16, x16, #0xd0
  40172c:	br	x17

0000000000401730 <strdup@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401734:	ldr	x17, [x16, #216]
  401738:	add	x16, x16, #0xd8
  40173c:	br	x17

0000000000401740 <close@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401744:	ldr	x17, [x16, #224]
  401748:	add	x16, x16, #0xe0
  40174c:	br	x17

0000000000401750 <__gmon_start__@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401754:	ldr	x17, [x16, #232]
  401758:	add	x16, x16, #0xe8
  40175c:	br	x17

0000000000401760 <abort@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401764:	ldr	x17, [x16, #240]
  401768:	add	x16, x16, #0xf0
  40176c:	br	x17

0000000000401770 <textdomain@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401774:	ldr	x17, [x16, #248]
  401778:	add	x16, x16, #0xf8
  40177c:	br	x17

0000000000401780 <getopt_long@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401784:	ldr	x17, [x16, #256]
  401788:	add	x16, x16, #0x100
  40178c:	br	x17

0000000000401790 <strcmp@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401794:	ldr	x17, [x16, #264]
  401798:	add	x16, x16, #0x108
  40179c:	br	x17

00000000004017a0 <__ctype_b_loc@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017a4:	ldr	x17, [x16, #272]
  4017a8:	add	x16, x16, #0x110
  4017ac:	br	x17

00000000004017b0 <get_ns_name@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017b4:	ldr	x17, [x16, #280]
  4017b8:	add	x16, x16, #0x118
  4017bc:	br	x17

00000000004017c0 <strtol@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017c4:	ldr	x17, [x16, #288]
  4017c8:	add	x16, x16, #0x120
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017d4:	ldr	x17, [x16, #296]
  4017d8:	add	x16, x16, #0x128
  4017dc:	br	x17

00000000004017e0 <getpgrp@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017e4:	ldr	x17, [x16, #304]
  4017e8:	add	x16, x16, #0x130
  4017ec:	br	x17

00000000004017f0 <closeproc@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4017f4:	ldr	x17, [x16, #312]
  4017f8:	add	x16, x16, #0x138
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401804:	ldr	x17, [x16, #320]
  401808:	add	x16, x16, #0x140
  40180c:	br	x17

0000000000401810 <fcntl@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401814:	ldr	x17, [x16, #328]
  401818:	add	x16, x16, #0x148
  40181c:	br	x17

0000000000401820 <readproc@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401824:	ldr	x17, [x16, #336]
  401828:	add	x16, x16, #0x150
  40182c:	br	x17

0000000000401830 <openproc@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401834:	ldr	x17, [x16, #344]
  401838:	add	x16, x16, #0x158
  40183c:	br	x17

0000000000401840 <read@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401844:	ldr	x17, [x16, #352]
  401848:	add	x16, x16, #0x160
  40184c:	br	x17

0000000000401850 <__fxstat@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401854:	ldr	x17, [x16, #360]
  401858:	add	x16, x16, #0x168
  40185c:	br	x17

0000000000401860 <strstr@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401864:	ldr	x17, [x16, #368]
  401868:	add	x16, x16, #0x170
  40186c:	br	x17

0000000000401870 <dcgettext@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401874:	ldr	x17, [x16, #376]
  401878:	add	x16, x16, #0x178
  40187c:	br	x17

0000000000401880 <regexec@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401884:	ldr	x17, [x16, #384]
  401888:	add	x16, x16, #0x180
  40188c:	br	x17

0000000000401890 <regcomp@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401894:	ldr	x17, [x16, #392]
  401898:	add	x16, x16, #0x188
  40189c:	br	x17

00000000004018a0 <strncpy@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018a4:	ldr	x17, [x16, #400]
  4018a8:	add	x16, x16, #0x190
  4018ac:	br	x17

00000000004018b0 <printf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018b4:	ldr	x17, [x16, #408]
  4018b8:	add	x16, x16, #0x198
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018c4:	ldr	x17, [x16, #416]
  4018c8:	add	x16, x16, #0x1a0
  4018cc:	br	x17

00000000004018d0 <regerror@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018d4:	ldr	x17, [x16, #424]
  4018d8:	add	x16, x16, #0x1a8
  4018dc:	br	x17

00000000004018e0 <__xstat@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018e4:	ldr	x17, [x16, #432]
  4018e8:	add	x16, x16, #0x1b0
  4018ec:	br	x17

00000000004018f0 <fprintf@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x146e0>
  4018f4:	ldr	x17, [x16, #440]
  4018f8:	add	x16, x16, #0x1b8
  4018fc:	br	x17

0000000000401900 <readtask@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401904:	ldr	x17, [x16, #448]
  401908:	add	x16, x16, #0x1c0
  40190c:	br	x17

0000000000401910 <setlocale@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401914:	ldr	x17, [x16, #456]
  401918:	add	x16, x16, #0x1c8
  40191c:	br	x17

0000000000401920 <ferror@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401924:	ldr	x17, [x16, #464]
  401928:	add	x16, x16, #0x1d0
  40192c:	br	x17

Disassembly of section .text:

0000000000401930 <.text>:
  401930:	mov	x29, #0x0                   	// #0
  401934:	mov	x30, #0x0                   	// #0
  401938:	mov	x5, x0
  40193c:	ldr	x1, [sp]
  401940:	add	x2, sp, #0x8
  401944:	mov	x6, sp
  401948:	movz	x0, #0x0, lsl #48
  40194c:	movk	x0, #0x0, lsl #32
  401950:	movk	x0, #0x40, lsl #16
  401954:	movk	x0, #0x1a3c
  401958:	movz	x3, #0x0, lsl #48
  40195c:	movk	x3, #0x0, lsl #32
  401960:	movk	x3, #0x40, lsl #16
  401964:	movk	x3, #0x3e60
  401968:	movz	x4, #0x0, lsl #48
  40196c:	movk	x4, #0x0, lsl #32
  401970:	movk	x4, #0x40, lsl #16
  401974:	movk	x4, #0x3ee0
  401978:	bl	4016e0 <__libc_start_main@plt>
  40197c:	bl	401760 <abort@plt>
  401980:	adrp	x0, 415000 <ferror@plt+0x136e0>
  401984:	ldr	x0, [x0, #4064]
  401988:	cbz	x0, 401990 <ferror@plt+0x70>
  40198c:	b	401750 <__gmon_start__@plt>
  401990:	ret
  401994:	nop
  401998:	adrp	x0, 416000 <ferror@plt+0x146e0>
  40199c:	add	x0, x0, #0x200
  4019a0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4019a4:	add	x1, x1, #0x200
  4019a8:	cmp	x1, x0
  4019ac:	b.eq	4019c4 <ferror@plt+0xa4>  // b.none
  4019b0:	adrp	x1, 403000 <ferror@plt+0x16e0>
  4019b4:	ldr	x1, [x1, #3856]
  4019b8:	cbz	x1, 4019c4 <ferror@plt+0xa4>
  4019bc:	mov	x16, x1
  4019c0:	br	x16
  4019c4:	ret
  4019c8:	adrp	x0, 416000 <ferror@plt+0x146e0>
  4019cc:	add	x0, x0, #0x200
  4019d0:	adrp	x1, 416000 <ferror@plt+0x146e0>
  4019d4:	add	x1, x1, #0x200
  4019d8:	sub	x1, x1, x0
  4019dc:	lsr	x2, x1, #63
  4019e0:	add	x1, x2, x1, asr #3
  4019e4:	cmp	xzr, x1, asr #1
  4019e8:	asr	x1, x1, #1
  4019ec:	b.eq	401a04 <ferror@plt+0xe4>  // b.none
  4019f0:	adrp	x2, 403000 <ferror@plt+0x16e0>
  4019f4:	ldr	x2, [x2, #3864]
  4019f8:	cbz	x2, 401a04 <ferror@plt+0xe4>
  4019fc:	mov	x16, x2
  401a00:	br	x16
  401a04:	ret
  401a08:	stp	x29, x30, [sp, #-32]!
  401a0c:	mov	x29, sp
  401a10:	str	x19, [sp, #16]
  401a14:	adrp	x19, 416000 <ferror@plt+0x146e0>
  401a18:	ldrb	w0, [x19, #560]
  401a1c:	cbnz	w0, 401a2c <ferror@plt+0x10c>
  401a20:	bl	401998 <ferror@plt+0x78>
  401a24:	mov	w0, #0x1                   	// #1
  401a28:	strb	w0, [x19, #560]
  401a2c:	ldr	x19, [sp, #16]
  401a30:	ldp	x29, x30, [sp], #32
  401a34:	ret
  401a38:	b	4019c8 <ferror@plt+0xa8>
  401a3c:	stp	x29, x30, [sp, #-96]!
  401a40:	stp	x28, x27, [sp, #16]
  401a44:	stp	x26, x25, [sp, #32]
  401a48:	stp	x24, x23, [sp, #48]
  401a4c:	stp	x22, x21, [sp, #64]
  401a50:	stp	x20, x19, [sp, #80]
  401a54:	mov	x29, sp
  401a58:	sub	sp, sp, #0x3, lsl #12
  401a5c:	sub	sp, sp, #0xd60
  401a60:	adrp	x19, 416000 <ferror@plt+0x146e0>
  401a64:	ldr	x8, [x19, #552]
  401a68:	mov	x20, x1
  401a6c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401a70:	mov	w21, w0
  401a74:	adrp	x9, 416000 <ferror@plt+0x146e0>
  401a78:	add	x1, x1, #0x893
  401a7c:	mov	w0, #0x6                   	// #6
  401a80:	str	x8, [x9, #512]
  401a84:	bl	401910 <setlocale@plt>
  401a88:	adrp	x22, 404000 <ferror@plt+0x26e0>
  401a8c:	add	x22, x22, #0x488
  401a90:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401a94:	add	x1, x1, #0x492
  401a98:	mov	x0, x22
  401a9c:	bl	4016d0 <bindtextdomain@plt>
  401aa0:	mov	x0, x22
  401aa4:	bl	401770 <textdomain@plt>
  401aa8:	adrp	x0, 403000 <ferror@plt+0x16e0>
  401aac:	add	x0, x0, #0xadc
  401ab0:	bl	403ee8 <ferror@plt+0x25c8>
  401ab4:	ldr	x0, [x19, #552]
  401ab8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401abc:	movi	v0.2d, #0x0
  401ac0:	add	x1, x1, #0x57e
  401ac4:	str	q0, [sp, #5472]
  401ac8:	str	q0, [sp, #5456]
  401acc:	str	q0, [sp, #5440]
  401ad0:	str	q0, [sp, #5424]
  401ad4:	bl	401860 <strstr@plt>
  401ad8:	adrp	x9, 416000 <ferror@plt+0x146e0>
  401adc:	cbz	x0, 401b6c <ferror@plt+0x24c>
  401ae0:	mov	w23, w21
  401ae4:	mov	w8, #0x1                   	// #1
  401ae8:	subs	w21, w21, #0x1
  401aec:	strb	w8, [x9, #568]
  401af0:	b.le	401b48 <ferror@plt+0x228>
  401af4:	mov	w24, #0x1                   	// #1
  401af8:	b	401b08 <ferror@plt+0x1e8>
  401afc:	add	x24, x24, #0x1
  401b00:	cmp	x23, x24
  401b04:	b.eq	401b48 <ferror@plt+0x228>  // b.none
  401b08:	ldr	x8, [x20, x24, lsl #3]
  401b0c:	ldrb	w9, [x8]
  401b10:	cmp	w9, #0x2d
  401b14:	b.ne	401afc <ferror@plt+0x1dc>  // b.any
  401b18:	add	x0, x8, #0x1
  401b1c:	bl	4015a0 <signal_name_to_number@plt>
  401b20:	tbnz	w0, #31, 401afc <ferror@plt+0x1dc>
  401b24:	mov	w22, w0
  401b28:	add	x0, x20, w24, uxtw #3
  401b2c:	sub	w8, w23, w24
  401b30:	add	x1, x0, #0x8
  401b34:	sbfiz	x2, x8, #3, #32
  401b38:	bl	401590 <memmove@plt>
  401b3c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401b40:	str	w22, [x8, #488]
  401b44:	b	401b4c <ferror@plt+0x22c>
  401b48:	mov	w21, w23
  401b4c:	add	x0, sp, #0x1, lsl #12
  401b50:	add	x0, x0, #0x530
  401b54:	add	x22, sp, #0x1, lsl #12
  401b58:	add	x22, x22, #0x530
  401b5c:	bl	4015d0 <strlen@plt>
  401b60:	mov	w8, #0x65                  	// #101
  401b64:	strh	w8, [x22, x0]
  401b68:	b	401b9c <ferror@plt+0x27c>
  401b6c:	add	x0, sp, #0x1, lsl #12
  401b70:	add	x0, x0, #0x530
  401b74:	add	x22, sp, #0x1, lsl #12
  401b78:	add	x22, x22, #0x530
  401b7c:	bl	4015d0 <strlen@plt>
  401b80:	mov	w9, #0x616c                	// #24940
  401b84:	mov	w10, #0x763a                	// #30266
  401b88:	add	x8, x22, x0
  401b8c:	movk	w9, #0x3a64, lsl #16
  401b90:	movk	w10, #0x77, lsl #16
  401b94:	str	w9, [x8]
  401b98:	stur	w10, [x8, #3]
  401b9c:	add	x0, sp, #0x1, lsl #12
  401ba0:	add	x0, x0, #0x530
  401ba4:	add	x22, sp, #0x1, lsl #12
  401ba8:	add	x22, x22, #0x530
  401bac:	bl	4015d0 <strlen@plt>
  401bb0:	adrp	x8, 404000 <ferror@plt+0x26e0>
  401bb4:	add	x8, x8, #0x58b
  401bb8:	ldr	q0, [x8]
  401bbc:	ldur	q1, [x8, #11]
  401bc0:	add	x8, x22, x0
  401bc4:	adrp	x22, 404000 <ferror@plt+0x26e0>
  401bc8:	adrp	x23, 403000 <ferror@plt+0x16e0>
  401bcc:	mov	w25, wzr
  401bd0:	add	x22, x22, #0x128
  401bd4:	add	x23, x23, #0xf20
  401bd8:	adrp	x24, 416000 <ferror@plt+0x146e0>
  401bdc:	str	q0, [x8]
  401be0:	stur	q1, [x8, #11]
  401be4:	add	x2, sp, #0x1, lsl #12
  401be8:	add	x2, x2, #0x530
  401bec:	mov	w0, w21
  401bf0:	mov	x1, x20
  401bf4:	mov	x3, x22
  401bf8:	mov	x4, xzr
  401bfc:	bl	401780 <getopt_long@plt>
  401c00:	add	w8, w0, #0x1
  401c04:	cmp	w8, #0x103
  401c08:	b.hi	401be4 <ferror@plt+0x2c4>  // b.pmore
  401c0c:	adr	x9, 401be4 <ferror@plt+0x2c4>
  401c10:	ldrh	w10, [x23, x8, lsl #1]
  401c14:	add	x9, x9, x10, lsl #2
  401c18:	br	x9
  401c1c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401c20:	ldr	x0, [x8, #528]
  401c24:	cbz	x0, 401c48 <ferror@plt+0x328>
  401c28:	bl	401730 <strdup@plt>
  401c2c:	cbnz	x0, 401c48 <ferror@plt+0x328>
  401c30:	adrp	x2, 404000 <ferror@plt+0x26e0>
  401c34:	add	x2, x2, #0x6ca
  401c38:	mov	w0, #0x3                   	// #3
  401c3c:	mov	w1, wzr
  401c40:	bl	401620 <error@plt>
  401c44:	mov	x0, xzr
  401c48:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401c4c:	str	x0, [x8, #592]
  401c50:	add	w25, w25, #0x1
  401c54:	b	401be4 <ferror@plt+0x2c4>
  401c58:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401c5c:	mov	w9, #0x1                   	// #1
  401c60:	strb	w9, [x8, #632]
  401c64:	b	401be4 <ferror@plt+0x2c4>
  401c68:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401c6c:	ldrb	w9, [x8, #652]
  401c70:	tbnz	w9, #0, 402f6c <ferror@plt+0x164c>
  401c74:	adrp	x9, 416000 <ferror@plt+0x146e0>
  401c78:	ldrb	w9, [x9, #656]
  401c7c:	tbnz	w9, #0, 402f6c <ferror@plt+0x164c>
  401c80:	adrp	x9, 416000 <ferror@plt+0x146e0>
  401c84:	ldrb	w9, [x9, #660]
  401c88:	cbnz	w9, 402f6c <ferror@plt+0x164c>
  401c8c:	mov	w9, #0x1                   	// #1
  401c90:	strb	w9, [x8, #652]
  401c94:	add	w25, w25, #0x1
  401c98:	b	401be4 <ferror@plt+0x2c4>
  401c9c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401ca0:	ldr	x0, [x8, #528]
  401ca4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401ca8:	add	x1, x1, #0x9d0
  401cac:	bl	402fd8 <ferror@plt+0x16b8>
  401cb0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401cb4:	str	x0, [x8, #704]
  401cb8:	cbnz	x0, 401be4 <ferror@plt+0x2c4>
  401cbc:	b	402f6c <ferror@plt+0x164c>
  401cc0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401cc4:	mov	w9, #0x1                   	// #1
  401cc8:	strb	w9, [x8, #580]
  401ccc:	b	401be4 <ferror@plt+0x2c4>
  401cd0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401cd4:	ldr	x0, [x8, #528]
  401cd8:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401cdc:	add	x1, x1, #0x984
  401ce0:	bl	402fd8 <ferror@plt+0x16b8>
  401ce4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401ce8:	str	x0, [x8, #672]
  401cec:	cbz	x0, 402f6c <ferror@plt+0x164c>
  401cf0:	add	w25, w25, #0x1
  401cf4:	b	401be4 <ferror@plt+0x2c4>
  401cf8:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401cfc:	ldr	x0, [x8, #528]
  401d00:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401d04:	add	x1, x1, #0x60c
  401d08:	bl	402fd8 <ferror@plt+0x16b8>
  401d0c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401d10:	str	x0, [x8, #616]
  401d14:	cbz	x0, 402f6c <ferror@plt+0x164c>
  401d18:	add	w25, w25, #0x1
  401d1c:	b	401be4 <ferror@plt+0x2c4>
  401d20:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401d24:	mov	w9, #0x1                   	// #1
  401d28:	strb	w9, [x8, #584]
  401d2c:	b	401be4 <ferror@plt+0x2c4>
  401d30:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401d34:	mov	w9, #0x1                   	// #1
  401d38:	strb	w9, [x8, #576]
  401d3c:	b	401be4 <ferror@plt+0x2c4>
  401d40:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401d44:	mov	w9, #0x1                   	// #1
  401d48:	strb	w9, [x8, #688]
  401d4c:	b	401be4 <ferror@plt+0x2c4>
  401d50:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401d54:	mov	w9, #0x1                   	// #1
  401d58:	strb	w9, [x8, #692]
  401d5c:	b	401be4 <ferror@plt+0x2c4>
  401d60:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401d64:	ldr	x0, [x8, #528]
  401d68:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401d6c:	add	x1, x1, #0x6dc
  401d70:	bl	402fd8 <ferror@plt+0x16b8>
  401d74:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401d78:	str	x0, [x8, #680]
  401d7c:	cbz	x0, 402f6c <ferror@plt+0x164c>
  401d80:	add	w25, w25, #0x1
  401d84:	b	401be4 <ferror@plt+0x2c4>
  401d88:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401d8c:	ldr	x0, [x8, #528]
  401d90:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401d94:	add	x1, x1, #0x6dc
  401d98:	bl	402fd8 <ferror@plt+0x16b8>
  401d9c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401da0:	str	x0, [x8, #624]
  401da4:	cbz	x0, 402f6c <ferror@plt+0x164c>
  401da8:	add	w25, w25, #0x1
  401dac:	b	401be4 <ferror@plt+0x2c4>
  401db0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401db4:	ldr	w9, [x8, #608]
  401db8:	add	w9, w9, #0x1
  401dbc:	str	w9, [x8, #608]
  401dc0:	b	401be4 <ferror@plt+0x2c4>
  401dc4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401dc8:	mov	w9, #0x1                   	// #1
  401dcc:	strb	w9, [x8, #572]
  401dd0:	b	401be4 <ferror@plt+0x2c4>
  401dd4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401dd8:	ldr	x0, [x8, #528]
  401ddc:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401de0:	add	x1, x1, #0x154
  401de4:	bl	402fd8 <ferror@plt+0x16b8>
  401de8:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401dec:	str	x0, [x8, #600]
  401df0:	cbz	x0, 402f6c <ferror@plt+0x164c>
  401df4:	add	w25, w25, #0x1
  401df8:	b	401be4 <ferror@plt+0x2c4>
  401dfc:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401e00:	ldr	x0, [x8, #528]
  401e04:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401e08:	add	x1, x1, #0x7c0
  401e0c:	bl	402fd8 <ferror@plt+0x16b8>
  401e10:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401e14:	str	x0, [x8, #640]
  401e18:	cbz	x0, 402f6c <ferror@plt+0x164c>
  401e1c:	add	w25, w25, #0x1
  401e20:	b	401be4 <ferror@plt+0x2c4>
  401e24:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401e28:	ldr	x0, [x8, #528]
  401e2c:	cbz	x0, 401e50 <ferror@plt+0x530>
  401e30:	bl	401730 <strdup@plt>
  401e34:	cbnz	x0, 401e50 <ferror@plt+0x530>
  401e38:	adrp	x2, 404000 <ferror@plt+0x26e0>
  401e3c:	add	x2, x2, #0x6ca
  401e40:	mov	w0, #0x3                   	// #3
  401e44:	mov	w1, wzr
  401e48:	bl	401620 <error@plt>
  401e4c:	mov	x0, xzr
  401e50:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401e54:	str	x0, [x8, #496]
  401e58:	b	401be4 <ferror@plt+0x2c4>
  401e5c:	ldr	x0, [x24, #528]
  401e60:	bl	4015a0 <signal_name_to_number@plt>
  401e64:	cmn	w0, #0x1
  401e68:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401e6c:	str	w0, [x8, #488]
  401e70:	b.ne	401be4 <ferror@plt+0x2c4>  // b.any
  401e74:	bl	4017a0 <__ctype_b_loc@plt>
  401e78:	mov	x8, x0
  401e7c:	ldr	x0, [x24, #528]
  401e80:	ldr	x8, [x8]
  401e84:	ldrb	w9, [x0]
  401e88:	ldrh	w8, [x8, x9, lsl #1]
  401e8c:	tbz	w8, #11, 401be4 <ferror@plt+0x2c4>
  401e90:	mov	w2, #0xa                   	// #10
  401e94:	mov	x1, xzr
  401e98:	bl	4017c0 <strtol@plt>
  401e9c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401ea0:	str	w0, [x8, #488]
  401ea4:	b	401be4 <ferror@plt+0x2c4>
  401ea8:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401eac:	ldrb	w8, [x8, #652]
  401eb0:	tbnz	w8, #0, 402f6c <ferror@plt+0x164c>
  401eb4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401eb8:	ldrb	w8, [x8, #656]
  401ebc:	tbnz	w8, #0, 402f6c <ferror@plt+0x164c>
  401ec0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401ec4:	ldrb	w9, [x8, #660]
  401ec8:	cbnz	w9, 402f6c <ferror@plt+0x164c>
  401ecc:	mov	w9, #0x1                   	// #1
  401ed0:	strb	w9, [x8, #660]
  401ed4:	add	w25, w25, #0x1
  401ed8:	b	401be4 <ferror@plt+0x2c4>
  401edc:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401ee0:	ldrb	w8, [x8, #652]
  401ee4:	tbnz	w8, #0, 402f6c <ferror@plt+0x164c>
  401ee8:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401eec:	ldrb	w9, [x8, #656]
  401ef0:	tbnz	w9, #0, 402f6c <ferror@plt+0x164c>
  401ef4:	adrp	x9, 416000 <ferror@plt+0x146e0>
  401ef8:	ldrb	w9, [x9, #660]
  401efc:	cbnz	w9, 402f6c <ferror@plt+0x164c>
  401f00:	mov	w9, #0x1                   	// #1
  401f04:	strb	w9, [x8, #656]
  401f08:	b	401be4 <ferror@plt+0x2c4>
  401f0c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401f10:	ldr	x0, [x8, #528]
  401f14:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401f18:	add	x1, x1, #0x8a0
  401f1c:	bl	402fd8 <ferror@plt+0x16b8>
  401f20:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401f24:	str	x0, [x8, #664]
  401f28:	cbz	x0, 402f6c <ferror@plt+0x164c>
  401f2c:	add	w25, w25, #0x1
  401f30:	b	401be4 <ferror@plt+0x2c4>
  401f34:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401f38:	ldr	x0, [x8, #528]
  401f3c:	mov	w2, #0xa                   	// #10
  401f40:	mov	x1, xzr
  401f44:	bl	4017c0 <strtol@plt>
  401f48:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401f4c:	str	w0, [x8, #696]
  401f50:	cbz	w0, 402f6c <ferror@plt+0x164c>
  401f54:	add	w25, w25, #0x1
  401f58:	b	401be4 <ferror@plt+0x2c4>
  401f5c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  401f60:	ldrb	w9, [x8, #648]
  401f64:	cmp	w9, #0x1
  401f68:	b.eq	402f74 <ferror@plt+0x1654>  // b.none
  401f6c:	mov	w9, #0x1                   	// #1
  401f70:	strb	w9, [x8, #648]
  401f74:	b	401be4 <ferror@plt+0x2c4>
  401f78:	adrp	x23, 416000 <ferror@plt+0x146e0>
  401f7c:	adrp	x22, 416000 <ferror@plt+0x146e0>
  401f80:	ldr	w8, [x23, #608]
  401f84:	ldr	x0, [x22, #592]
  401f88:	cbz	w8, 401fb8 <ferror@plt+0x698>
  401f8c:	cbnz	x0, 401fb8 <ferror@plt+0x698>
  401f90:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401f94:	add	x1, x1, #0x5c3
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	bl	401870 <dcgettext@plt>
  401fa0:	ldr	x3, [x19, #552]
  401fa4:	mov	x2, x0
  401fa8:	mov	w0, #0x2                   	// #2
  401fac:	mov	w1, wzr
  401fb0:	bl	401620 <error@plt>
  401fb4:	ldr	x0, [x22, #592]
  401fb8:	cbz	x0, 40211c <ferror@plt+0x7fc>
  401fbc:	mov	w1, #0x900                 	// #2304
  401fc0:	bl	4016c0 <open@plt>
  401fc4:	tbnz	w0, #31, 4020e4 <ferror@plt+0x7c4>
  401fc8:	mov	w22, w0
  401fcc:	add	x2, sp, #0x2, lsl #12
  401fd0:	add	x2, x2, #0x538
  401fd4:	mov	w0, wzr
  401fd8:	mov	w1, w22
  401fdc:	bl	401850 <__fxstat@plt>
  401fe0:	cbnz	w0, 4020d4 <ferror@plt+0x7b4>
  401fe4:	ldr	w8, [sp, #9544]
  401fe8:	and	w8, w8, #0xf000
  401fec:	cmp	w8, #0x8, lsl #12
  401ff0:	b.ne	4020d4 <ferror@plt+0x7b4>  // b.any
  401ff4:	ldr	x8, [sp, #9576]
  401ff8:	cmp	x8, #0x1
  401ffc:	b.lt	4020d4 <ferror@plt+0x7b4>  // b.tstop
  402000:	ldr	w8, [x23, #608]
  402004:	cbz	w8, 402068 <ferror@plt+0x748>
  402008:	mov	w1, #0x5                   	// #5
  40200c:	mov	w0, w22
  402010:	bl	4016f0 <flock@plt>
  402014:	cmn	w0, #0x1
  402018:	b.ne	40202c <ferror@plt+0x70c>  // b.any
  40201c:	bl	4018c0 <__errno_location@plt>
  402020:	ldr	w8, [x0]
  402024:	cmp	w8, #0xb
  402028:	b.eq	402068 <ferror@plt+0x748>  // b.none
  40202c:	add	x2, sp, #0x530
  402030:	mov	w1, #0x6                   	// #6
  402034:	mov	w0, w22
  402038:	str	wzr, [sp, #1328]
  40203c:	str	xzr, [sp, #1344]
  402040:	str	xzr, [sp, #1336]
  402044:	bl	401810 <fcntl@plt>
  402048:	cmn	w0, #0x1
  40204c:	b.ne	4020d4 <ferror@plt+0x7b4>  // b.any
  402050:	bl	4018c0 <__errno_location@plt>
  402054:	ldr	w8, [x0]
  402058:	cmp	w8, #0xd
  40205c:	b.eq	402068 <ferror@plt+0x748>  // b.none
  402060:	cmp	w8, #0xb
  402064:	b.ne	4020d4 <ferror@plt+0x7b4>  // b.any
  402068:	add	x1, sp, #0x530
  40206c:	mov	w2, #0xb                   	// #11
  402070:	mov	w0, w22
  402074:	str	wzr, [sp, #1336]
  402078:	str	xzr, [sp, #1328]
  40207c:	add	x23, sp, #0x530
  402080:	bl	401840 <read@plt>
  402084:	cmp	w0, #0x1
  402088:	b.lt	4020d4 <ferror@plt+0x7b4>  // b.tstop
  40208c:	add	x1, sp, #0x3, lsl #12
  402090:	add	x0, sp, #0x530
  402094:	add	x1, x1, #0x948
  402098:	mov	w2, #0xa                   	// #10
  40209c:	bl	4015c0 <strtoul@plt>
  4020a0:	ldr	x8, [sp, #14664]
  4020a4:	cmp	x8, x23
  4020a8:	mov	x23, xzr
  4020ac:	b.ls	4020d8 <ferror@plt+0x7b8>  // b.plast
  4020b0:	mov	x24, x0
  4020b4:	cmp	w24, #0x1
  4020b8:	b.lt	4020d8 <ferror@plt+0x7b8>  // b.tstop
  4020bc:	ldrb	w23, [x8]
  4020c0:	cbz	x23, 402f04 <ferror@plt+0x15e4>
  4020c4:	bl	4017a0 <__ctype_b_loc@plt>
  4020c8:	ldr	x8, [x0]
  4020cc:	ldrh	w8, [x8, x23, lsl #1]
  4020d0:	tbnz	w8, #13, 402f04 <ferror@plt+0x15e4>
  4020d4:	mov	x23, xzr
  4020d8:	mov	w0, w22
  4020dc:	bl	401740 <close@plt>
  4020e0:	b	4020e8 <ferror@plt+0x7c8>
  4020e4:	mov	x23, xzr
  4020e8:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4020ec:	str	x23, [x8, #712]
  4020f0:	cbnz	x23, 40211c <ferror@plt+0x7fc>
  4020f4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4020f8:	add	x1, x1, #0x606
  4020fc:	mov	w2, #0x5                   	// #5
  402100:	mov	x0, xzr
  402104:	bl	401870 <dcgettext@plt>
  402108:	ldr	x3, [x19, #552]
  40210c:	mov	x2, x0
  402110:	mov	w0, #0x1                   	// #1
  402114:	mov	w1, wzr
  402118:	bl	401620 <error@plt>
  40211c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402120:	ldrsw	x8, [x8, #536]
  402124:	adrp	x28, 416000 <ferror@plt+0x146e0>
  402128:	sub	w9, w21, w8
  40212c:	cmp	w9, #0x1
  402130:	b.ne	402140 <ferror@plt+0x820>  // b.any
  402134:	ldr	x8, [x20, x8, lsl #3]
  402138:	str	x8, [x28, #720]
  40213c:	b	402180 <ferror@plt+0x860>
  402140:	cmp	w9, #0x2
  402144:	b.lt	402154 <ferror@plt+0x834>  // b.tstop
  402148:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40214c:	add	x1, x1, #0x63e
  402150:	b	402160 <ferror@plt+0x840>
  402154:	cbnz	w25, 402180 <ferror@plt+0x860>
  402158:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40215c:	add	x1, x1, #0x685
  402160:	mov	w2, #0x5                   	// #5
  402164:	mov	x0, xzr
  402168:	bl	401870 <dcgettext@plt>
  40216c:	ldr	x3, [x19, #552]
  402170:	mov	x2, x0
  402174:	mov	w0, #0x2                   	// #2
  402178:	mov	w1, wzr
  40217c:	bl	401620 <error@plt>
  402180:	bl	4016a0 <getpid@plt>
  402184:	mov	w20, w0
  402188:	add	x0, sp, #0x2, lsl #12
  40218c:	add	x0, x0, #0x538
  402190:	mov	w2, #0x1000                	// #4096
  402194:	mov	w1, wzr
  402198:	bl	401700 <memset@plt>
  40219c:	add	x0, sp, #0x1, lsl #12
  4021a0:	add	x0, x0, #0x530
  4021a4:	mov	w2, #0x1000                	// #4096
  4021a8:	mov	w1, wzr
  4021ac:	bl	401700 <memset@plt>
  4021b0:	add	x0, sp, #0x530
  4021b4:	mov	w2, #0x1000                	// #4096
  4021b8:	mov	w1, wzr
  4021bc:	bl	401700 <memset@plt>
  4021c0:	ldr	x8, [x28, #720]
  4021c4:	adrp	x10, 416000 <ferror@plt+0x146e0>
  4021c8:	adrp	x11, 416000 <ferror@plt+0x146e0>
  4021cc:	ldr	x10, [x10, #624]
  4021d0:	ldr	x11, [x11, #600]
  4021d4:	adrp	x12, 416000 <ferror@plt+0x146e0>
  4021d8:	adrp	x13, 416000 <ferror@plt+0x146e0>
  4021dc:	adrp	x15, 416000 <ferror@plt+0x146e0>
  4021e0:	ldrb	w12, [x12, #652]
  4021e4:	ldrb	w13, [x13, #660]
  4021e8:	adrp	x14, 416000 <ferror@plt+0x146e0>
  4021ec:	cmp	x8, #0x0
  4021f0:	ldrb	w8, [x15, #632]
  4021f4:	orr	x10, x10, x11
  4021f8:	ldrb	w11, [x14, #584]
  4021fc:	orr	w12, w12, w13
  402200:	cset	w13, ne  // ne = any
  402204:	orr	w8, w13, w8
  402208:	orr	w8, w8, w11
  40220c:	mov	w9, #0x2                   	// #2
  402210:	adrp	x16, 416000 <ferror@plt+0x146e0>
  402214:	tst	w8, #0x1
  402218:	adrp	x17, 416000 <ferror@plt+0x146e0>
  40221c:	ldr	x11, [x16, #640]
  402220:	csel	w9, w9, wzr, ne  // ne = any
  402224:	adrp	x13, 416000 <ferror@plt+0x146e0>
  402228:	ldr	x8, [x17, #664]
  40222c:	cmp	x10, #0x0
  402230:	orr	w10, w9, #0x20
  402234:	csel	w9, w10, w9, ne  // ne = any
  402238:	ldr	x10, [x13, #672]
  40223c:	cmp	x11, #0x0
  402240:	cset	w11, ne  // ne = any
  402244:	cmp	x8, #0x0
  402248:	orr	w8, w12, w11
  40224c:	cset	w11, ne  // ne = any
  402250:	cmp	x10, #0x0
  402254:	adrp	x26, 416000 <ferror@plt+0x146e0>
  402258:	orr	w8, w8, w11
  40225c:	cset	w10, ne  // ne = any
  402260:	orr	w8, w8, w10
  402264:	ldr	w10, [x26, #696]
  402268:	tst	w8, #0x1
  40226c:	orr	w8, w9, #0x40
  402270:	mov	w13, #0x20                  	// #32
  402274:	csel	w9, w8, w9, ne  // ne = any
  402278:	adrp	x8, 416000 <ferror@plt+0x146e0>
  40227c:	cmp	w10, #0x0
  402280:	ldr	x8, [x8, #680]
  402284:	bic	w10, w13, w9, lsr #1
  402288:	orr	w9, w10, w9
  40228c:	orr	w10, w9, #0x8000
  402290:	csel	w21, w9, w10, eq  // eq = none
  402294:	adrp	x9, 416000 <ferror@plt+0x146e0>
  402298:	cbz	x8, 4023b0 <ferror@plt+0xa90>
  40229c:	ldrb	w9, [x9, #656]
  4022a0:	tbnz	w9, #0, 4023b0 <ferror@plt+0xa90>
  4022a4:	ldr	x22, [x8]
  4022a8:	and	x19, x22, #0xffffffff
  4022ac:	sbfiz	x24, x19, #2, #32
  4022b0:	mov	x0, x24
  4022b4:	lsl	x25, x19, #32
  4022b8:	bl	4016b0 <malloc@plt>
  4022bc:	mov	x23, x0
  4022c0:	cbz	x25, 4022e0 <ferror@plt+0x9c0>
  4022c4:	cbnz	x23, 4022e0 <ferror@plt+0x9c0>
  4022c8:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4022cc:	add	x2, x2, #0x6f3
  4022d0:	mov	w0, #0x3                   	// #3
  4022d4:	mov	w1, wzr
  4022d8:	mov	x3, x24
  4022dc:	bl	401620 <error@plt>
  4022e0:	cmp	w22, #0x1
  4022e4:	b.lt	40239c <ferror@plt+0xa7c>  // b.tstop
  4022e8:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4022ec:	cmp	x19, #0x0
  4022f0:	ldr	x8, [x8, #680]
  4022f4:	cset	w9, ne  // ne = any
  4022f8:	sub	x9, x19, x9
  4022fc:	add	x10, x9, #0x1
  402300:	cmp	x10, #0x2
  402304:	asr	x9, x25, #32
  402308:	b.cc	402370 <ferror@plt+0xa50>  // b.lo, b.ul, b.last
  40230c:	cmp	x19, #0x0
  402310:	cset	w11, ne  // ne = any
  402314:	sub	x11, x19, x11
  402318:	cmp	w11, w22
  40231c:	b.hi	402370 <ferror@plt+0xa50>  // b.pmore
  402320:	lsr	x11, x11, #32
  402324:	cbnz	x11, 402370 <ferror@plt+0xa50>
  402328:	and	x11, x10, #0xfffffffffffffffe
  40232c:	sub	x9, x9, x11
  402330:	sub	x19, x19, x11
  402334:	sxtw	x12, w22
  402338:	mov	x13, x11
  40233c:	sub	w14, w12, #0x1
  402340:	and	x15, x12, #0xffffffff
  402344:	lsl	x15, x15, #4
  402348:	lsl	x14, x14, #4
  40234c:	ldr	x15, [x8, x15]
  402350:	ldr	x14, [x8, x14]
  402354:	add	x16, x23, x12, lsl #2
  402358:	subs	x13, x13, #0x2
  40235c:	sub	x12, x12, #0x2
  402360:	stp	w14, w15, [x16, #-8]
  402364:	b.ne	40233c <ferror@plt+0xa1c>  // b.any
  402368:	cmp	x10, x11
  40236c:	b.eq	40239c <ferror@plt+0xa7c>  // b.none
  402370:	sub	x10, x23, #0x4
  402374:	add	x11, x19, #0x1
  402378:	and	x12, x9, #0xffffffff
  40237c:	lsl	x12, x12, #4
  402380:	ldr	x12, [x8, x12]
  402384:	sub	x11, x11, #0x1
  402388:	sub	x13, x9, #0x1
  40238c:	cmp	x11, #0x1
  402390:	str	w12, [x10, x9, lsl #2]
  402394:	mov	x9, x13
  402398:	b.gt	402378 <ferror@plt+0xa58>
  40239c:	orr	w0, w21, #0x4000
  4023a0:	mov	x1, x23
  4023a4:	mov	w2, w22
  4023a8:	bl	401830 <openproc@plt>
  4023ac:	b	4023b8 <ferror@plt+0xa98>
  4023b0:	mov	w0, w21
  4023b4:	bl	401830 <openproc@plt>
  4023b8:	ldr	x24, [x28, #720]
  4023bc:	mov	x22, x0
  4023c0:	cbz	x24, 402454 <ferror@plt+0xb34>
  4023c4:	mov	w0, #0x40                  	// #64
  4023c8:	bl	4016b0 <malloc@plt>
  4023cc:	str	x0, [sp]
  4023d0:	cbnz	x0, 4023f0 <ferror@plt+0xad0>
  4023d4:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4023d8:	add	x2, x2, #0x6f3
  4023dc:	mov	w0, #0x3                   	// #3
  4023e0:	mov	w3, #0x40                  	// #64
  4023e4:	mov	w1, wzr
  4023e8:	bl	401620 <error@plt>
  4023ec:	ldr	x24, [x28, #720]
  4023f0:	adrp	x19, 416000 <ferror@plt+0x146e0>
  4023f4:	ldrb	w8, [x19, #692]
  4023f8:	cmp	w8, #0x1
  4023fc:	b.ne	40245c <ferror@plt+0xb3c>  // b.any
  402400:	mov	x0, x24
  402404:	bl	4015d0 <strlen@plt>
  402408:	add	x25, x0, #0x5
  40240c:	mov	x0, x25
  402410:	bl	4016b0 <malloc@plt>
  402414:	mov	x21, x0
  402418:	cbz	x25, 40243c <ferror@plt+0xb1c>
  40241c:	cbnz	x21, 40243c <ferror@plt+0xb1c>
  402420:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402424:	add	x2, x2, #0x6f3
  402428:	mov	w0, #0x3                   	// #3
  40242c:	mov	w1, wzr
  402430:	mov	x3, x25
  402434:	bl	401620 <error@plt>
  402438:	ldr	x24, [x28, #720]
  40243c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402440:	add	x1, x1, #0xe64
  402444:	mov	x0, x21
  402448:	mov	x2, x24
  40244c:	bl	401640 <sprintf@plt>
  402450:	b	402460 <ferror@plt+0xb40>
  402454:	str	xzr, [sp]
  402458:	b	4024a0 <ferror@plt+0xb80>
  40245c:	mov	x21, x24
  402460:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402464:	ldrb	w8, [x8, #648]
  402468:	ldr	x0, [sp]
  40246c:	mov	w9, #0x9                   	// #9
  402470:	mov	x1, x21
  402474:	cmp	w8, #0x0
  402478:	mov	w8, #0xb                   	// #11
  40247c:	csel	w2, w8, w9, ne  // ne = any
  402480:	bl	401890 <regcomp@plt>
  402484:	ldrb	w8, [x19, #692]
  402488:	mov	w24, w0
  40248c:	cmp	w8, #0x1
  402490:	b.ne	40249c <ferror@plt+0xb7c>  // b.any
  402494:	mov	x0, x21
  402498:	bl	4017d0 <free@plt>
  40249c:	cbnz	w24, 402f7c <ferror@plt+0x165c>
  4024a0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4024a4:	ldrb	w8, [x8, #652]
  4024a8:	adrp	x9, 416000 <ferror@plt+0x146e0>
  4024ac:	ldr	w0, [x26, #696]
  4024b0:	ldrb	w23, [x9, #660]
  4024b4:	cmp	w8, #0x0
  4024b8:	mov	w8, #0x7fffffff            	// #2147483647
  4024bc:	csel	w19, w8, wzr, ne  // ne = any
  4024c0:	cbz	w0, 4024d0 <ferror@plt+0xbb0>
  4024c4:	add	x1, sp, #0x120
  4024c8:	bl	403c18 <ferror@plt+0x22f8>
  4024cc:	cbnz	w0, 402fb0 <ferror@plt+0x1690>
  4024d0:	add	x0, sp, #0x3, lsl #12
  4024d4:	add	x0, x0, #0x948
  4024d8:	mov	w2, #0x410                 	// #1040
  4024dc:	add	x25, sp, #0x3, lsl #12
  4024e0:	mov	w1, wzr
  4024e4:	add	x25, x25, #0x948
  4024e8:	bl	401700 <memset@plt>
  4024ec:	add	x0, sp, #0x3, lsl #12
  4024f0:	add	x0, x0, #0x538
  4024f4:	mov	w2, #0x410                 	// #1040
  4024f8:	mov	w1, wzr
  4024fc:	bl	401700 <memset@plt>
  402500:	add	x1, sp, #0x3, lsl #12
  402504:	add	x1, x1, #0x948
  402508:	mov	x0, x22
  40250c:	bl	401820 <readproc@plt>
  402510:	cbz	x0, 402d08 <ferror@plt+0x13e8>
  402514:	mvn	w8, w23
  402518:	mov	x24, xzr
  40251c:	mov	w21, wzr
  402520:	add	x9, x25, #0x308
  402524:	sbfx	x26, x8, #0, #1
  402528:	str	w19, [sp, #12]
  40252c:	stp	xzr, x9, [sp, #16]
  402530:	b	402554 <ferror@plt+0xc34>
  402534:	mov	w21, w0
  402538:	mov	x26, x8
  40253c:	str	w9, [sp, #12]
  402540:	add	x1, sp, #0x3, lsl #12
  402544:	add	x1, x1, #0x948
  402548:	mov	x0, x22
  40254c:	bl	401820 <readproc@plt>
  402550:	cbz	x0, 402d10 <ferror@plt+0x13f0>
  402554:	ldr	w3, [sp, #14664]
  402558:	cmp	w3, w20
  40255c:	b.eq	402540 <ferror@plt+0xc20>  // b.none
  402560:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402564:	ldrb	w9, [x8, #660]
  402568:	ldr	x8, [sp, #14728]
  40256c:	cmp	w9, #0x1
  402570:	b.ne	40257c <ferror@plt+0xc5c>  // b.any
  402574:	cmp	x8, x26
  402578:	b.cc	402590 <ferror@plt+0xc70>  // b.lo, b.ul, b.last
  40257c:	cmp	x8, x26
  402580:	b.ls	402634 <ferror@plt+0xd14>  // b.plast
  402584:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402588:	ldrb	w8, [x8, #652]
  40258c:	tbz	w8, #0, 402634 <ferror@plt+0xd14>
  402590:	mov	w27, wzr
  402594:	ldr	x8, [sp, #15136]
  402598:	mov	x19, x28
  40259c:	cbz	x8, 402700 <ferror@plt+0xde0>
  4025a0:	adrp	x9, 416000 <ferror@plt+0x146e0>
  4025a4:	ldrb	w9, [x9, #584]
  4025a8:	tbnz	w9, #0, 4025b8 <ferror@plt+0xc98>
  4025ac:	adrp	x9, 416000 <ferror@plt+0x146e0>
  4025b0:	ldrb	w9, [x9, #632]
  4025b4:	cbz	w9, 402700 <ferror@plt+0xde0>
  4025b8:	add	x9, sp, #0x1, lsl #12
  4025bc:	add	x9, x9, #0x539
  4025c0:	strb	wzr, [x9, #4095]
  4025c4:	ldr	x4, [x8]
  4025c8:	cbz	x4, 402700 <ferror@plt+0xde0>
  4025cc:	add	x25, sp, #0x2, lsl #12
  4025d0:	mov	w28, #0x1000                	// #4096
  4025d4:	add	x25, x25, #0x538
  4025d8:	mov	w23, #0x1                   	// #1
  4025dc:	adrp	x8, 404000 <ferror@plt+0x26e0>
  4025e0:	adrp	x9, 404000 <ferror@plt+0x26e0>
  4025e4:	cmp	x23, #0x1
  4025e8:	add	x8, x8, #0x893
  4025ec:	add	x9, x9, #0xe53
  4025f0:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4025f4:	mov	w1, w28
  4025f8:	csel	x3, x8, x9, eq  // eq = none
  4025fc:	mov	x0, x25
  402600:	add	x2, x2, #0xe6f
  402604:	bl	401680 <snprintf@plt>
  402608:	tbnz	w0, #31, 4026fc <ferror@plt+0xddc>
  40260c:	subs	w28, w28, w0
  402610:	b.le	402700 <ferror@plt+0xde0>
  402614:	cmp	w28, #0x2
  402618:	b.lt	402700 <ferror@plt+0xde0>  // b.tstop
  40261c:	ldr	x8, [sp, #15136]
  402620:	add	x25, x25, w0, uxtw
  402624:	ldr	x4, [x8, x23, lsl #3]
  402628:	add	x23, x23, #0x1
  40262c:	cbnz	x4, 4025dc <ferror@plt+0xcbc>
  402630:	b	402700 <ferror@plt+0xde0>
  402634:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402638:	ldr	x8, [x8, #616]
  40263c:	cbz	x8, 402674 <ferror@plt+0xd54>
  402640:	ldr	w9, [x8]
  402644:	cmp	w9, #0x1
  402648:	b.lt	402590 <ferror@plt+0xc70>  // b.tstop
  40264c:	ldrsw	x10, [sp, #14668]
  402650:	mov	w11, w9
  402654:	lsl	x11, x11, #4
  402658:	ldr	x11, [x8, x11]
  40265c:	cmp	x11, x10
  402660:	b.eq	402674 <ferror@plt+0xd54>  // b.none
  402664:	cmp	w9, #0x2
  402668:	sub	w9, w9, #0x1
  40266c:	b.ge	402650 <ferror@plt+0xd30>  // b.tcont
  402670:	b	402590 <ferror@plt+0xc70>
  402674:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402678:	ldr	x8, [x8, #712]
  40267c:	cbz	x8, 4026b8 <ferror@plt+0xd98>
  402680:	ldr	w9, [x8]
  402684:	cmp	w9, #0x1
  402688:	b.lt	402590 <ferror@plt+0xc70>  // b.tstop
  40268c:	ldrsw	x10, [sp, #15532]
  402690:	mov	w11, w9
  402694:	lsl	x11, x11, #4
  402698:	ldr	x11, [x8, x11]
  40269c:	cmp	x11, x10
  4026a0:	b.eq	4026b8 <ferror@plt+0xd98>  // b.none
  4026a4:	mov	w27, wzr
  4026a8:	cmp	w9, #0x2
  4026ac:	sub	w9, w9, #0x1
  4026b0:	b.ge	402690 <ferror@plt+0xd70>  // b.tcont
  4026b4:	b	402594 <ferror@plt+0xc74>
  4026b8:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4026bc:	ldr	x8, [x8, #640]
  4026c0:	cbz	x8, 402af4 <ferror@plt+0x11d4>
  4026c4:	ldr	w9, [x8]
  4026c8:	cmp	w9, #0x1
  4026cc:	b.lt	402590 <ferror@plt+0xc70>  // b.tstop
  4026d0:	ldrsw	x10, [sp, #15520]
  4026d4:	mov	w11, w9
  4026d8:	lsl	x11, x11, #4
  4026dc:	ldr	x11, [x8, x11]
  4026e0:	cmp	x11, x10
  4026e4:	b.eq	402af4 <ferror@plt+0x11d4>  // b.none
  4026e8:	mov	w27, wzr
  4026ec:	cmp	w9, #0x2
  4026f0:	sub	w9, w9, #0x1
  4026f4:	b.ge	4026d4 <ferror@plt+0xdb4>  // b.tcont
  4026f8:	b	402594 <ferror@plt+0xc74>
  4026fc:	strb	wzr, [x25]
  402700:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402704:	ldrb	w9, [x8, #580]
  402708:	adrp	x8, 416000 <ferror@plt+0x146e0>
  40270c:	ldrb	w8, [x8, #584]
  402710:	mov	x28, x19
  402714:	tbnz	w9, #0, 402728 <ferror@plt+0xe08>
  402718:	tbnz	w8, #0, 402728 <ferror@plt+0xe08>
  40271c:	ldr	x9, [x28, #720]
  402720:	cbz	w27, 402768 <ferror@plt+0xe48>
  402724:	cbz	x9, 402768 <ferror@plt+0xe48>
  402728:	ldr	x9, [sp, #15136]
  40272c:	eor	w8, w8, #0x1
  402730:	add	x0, sp, #0x530
  402734:	mov	w2, #0xfff                 	// #4095
  402738:	cmp	x9, #0x0
  40273c:	cset	w9, eq  // eq = none
  402740:	orr	w8, w9, w8
  402744:	cmp	w8, #0x0
  402748:	ldr	x8, [sp, #24]
  40274c:	add	x9, sp, #0x2, lsl #12
  402750:	add	x9, x9, #0x538
  402754:	csel	x1, x8, x9, ne  // ne = any
  402758:	bl	4018a0 <strncpy@plt>
  40275c:	ldr	x9, [x28, #720]
  402760:	add	x8, sp, #0x530
  402764:	strb	wzr, [x8, #4095]
  402768:	cbz	w27, 4027dc <ferror@plt+0xebc>
  40276c:	cbz	x9, 4027dc <ferror@plt+0xebc>
  402770:	ldr	x8, [sp, #15136]
  402774:	adrp	x9, 416000 <ferror@plt+0x146e0>
  402778:	ldrb	w9, [x9, #632]
  40277c:	add	x0, sp, #0x1, lsl #12
  402780:	cmp	x8, #0x0
  402784:	cset	w8, eq  // eq = none
  402788:	orn	w8, w8, w9
  40278c:	tst	w8, #0x1
  402790:	ldr	x8, [sp, #24]
  402794:	add	x9, sp, #0x2, lsl #12
  402798:	add	x9, x9, #0x538
  40279c:	add	x0, x0, #0x530
  4027a0:	csel	x1, x8, x9, ne  // ne = any
  4027a4:	mov	w2, #0xfff                 	// #4095
  4027a8:	bl	4018a0 <strncpy@plt>
  4027ac:	ldr	x0, [sp]
  4027b0:	add	x8, sp, #0x1, lsl #12
  4027b4:	add	x1, sp, #0x1, lsl #12
  4027b8:	add	x8, x8, #0x530
  4027bc:	add	x1, x1, #0x530
  4027c0:	mov	x2, xzr
  4027c4:	mov	x3, xzr
  4027c8:	mov	w4, wzr
  4027cc:	strb	wzr, [x8, #4095]
  4027d0:	bl	401880 <regexec@plt>
  4027d4:	cmp	w0, #0x0
  4027d8:	csel	w27, w27, wzr, eq  // eq = none
  4027dc:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4027e0:	ldrb	w8, [x8, #656]
  4027e4:	cmp	w27, w8
  4027e8:	b.eq	402540 <ferror@plt+0xc20>  // b.none
  4027ec:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4027f0:	ldrb	w8, [x8, #660]
  4027f4:	cmp	w8, #0x1
  4027f8:	b.ne	402820 <ferror@plt+0xf00>  // b.any
  4027fc:	ldr	x8, [sp, #14728]
  402800:	ldr	w9, [sp, #14664]
  402804:	mov	w0, wzr
  402808:	cmp	x26, x8
  40280c:	b.ne	40282c <ferror@plt+0xf0c>  // b.any
  402810:	ldr	w10, [sp, #12]
  402814:	cmp	w10, w9
  402818:	b.gt	402540 <ferror@plt+0xc20>
  40281c:	b	40282c <ferror@plt+0xf0c>
  402820:	ldr	w9, [sp, #12]
  402824:	mov	w0, w21
  402828:	mov	x8, x26
  40282c:	adrp	x10, 416000 <ferror@plt+0x146e0>
  402830:	ldrb	w10, [x10, #652]
  402834:	cmp	w10, #0x1
  402838:	b.ne	402860 <ferror@plt+0xf40>  // b.any
  40283c:	ldr	x26, [sp, #14728]
  402840:	ldr	w10, [sp, #14664]
  402844:	mov	w21, wzr
  402848:	cmp	x8, x26
  40284c:	str	w10, [sp, #12]
  402850:	b.ne	40286c <ferror@plt+0xf4c>  // b.any
  402854:	cmp	w9, w10
  402858:	b.lt	402534 <ferror@plt+0xc14>  // b.tstop
  40285c:	b	40286c <ferror@plt+0xf4c>
  402860:	mov	w21, w0
  402864:	mov	x26, x8
  402868:	str	w9, [sp, #12]
  40286c:	ldr	x9, [sp, #16]
  402870:	cmp	w21, w9
  402874:	b.ne	402908 <ferror@plt+0xfe8>  // b.any
  402878:	mov	w8, #0x9998                	// #39320
  40287c:	movk	w8, #0x199, lsl #16
  402880:	cmp	w9, w8
  402884:	b.ls	4028b0 <ferror@plt+0xf90>  // b.plast
  402888:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40288c:	mov	w2, #0x5                   	// #5
  402890:	mov	x0, xzr
  402894:	add	x1, x1, #0x6e2
  402898:	bl	401870 <dcgettext@plt>
  40289c:	mov	x2, x0
  4028a0:	mov	w0, #0x1                   	// #1
  4028a4:	mov	w1, wzr
  4028a8:	bl	401620 <error@plt>
  4028ac:	ldr	x9, [sp, #16]
  4028b0:	add	w8, w9, w9, lsl #2
  4028b4:	add	w9, w8, #0x3
  4028b8:	cmp	w8, #0x0
  4028bc:	csel	w8, w9, w8, lt  // lt = tstop
  4028c0:	asr	w8, w8, #2
  4028c4:	add	w19, w8, #0x4
  4028c8:	sbfiz	x25, x19, #4, #32
  4028cc:	mov	x0, x24
  4028d0:	mov	x1, x25
  4028d4:	bl	401720 <realloc@plt>
  4028d8:	mov	x24, x0
  4028dc:	mov	x9, x19
  4028e0:	cbz	w9, 402908 <ferror@plt+0xfe8>
  4028e4:	cbnz	x24, 402908 <ferror@plt+0xfe8>
  4028e8:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4028ec:	mov	w0, #0x3                   	// #3
  4028f0:	mov	w1, wzr
  4028f4:	add	x2, x2, #0x6f3
  4028f8:	mov	x3, x25
  4028fc:	mov	x19, x9
  402900:	bl	401620 <error@plt>
  402904:	mov	x9, x19
  402908:	str	x9, [sp, #16]
  40290c:	cbz	x24, 40294c <ferror@plt+0x102c>
  402910:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402914:	ldrb	w9, [x8, #580]
  402918:	ldrsw	x8, [sp, #14664]
  40291c:	tbnz	w9, #0, 402974 <ferror@plt+0x1054>
  402920:	adrp	x9, 416000 <ferror@plt+0x146e0>
  402924:	ldrb	w9, [x9, #584]
  402928:	tbnz	w9, #0, 402974 <ferror@plt+0x1054>
  40292c:	adrp	x9, 416000 <ferror@plt+0x146e0>
  402930:	ldrb	w9, [x9, #572]
  402934:	cbnz	w9, 402974 <ferror@plt+0x1054>
  402938:	sbfiz	x9, x21, #4, #32
  40293c:	add	w10, w21, #0x1
  402940:	str	x8, [x24, x9]
  402944:	mov	w21, w10
  402948:	b	4029b0 <ferror@plt+0x1090>
  40294c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402950:	mov	w2, #0x5                   	// #5
  402954:	mov	x0, xzr
  402958:	add	x1, x1, #0xe55
  40295c:	bl	401870 <dcgettext@plt>
  402960:	mov	x2, x0
  402964:	mov	w0, #0x1                   	// #1
  402968:	mov	w1, wzr
  40296c:	bl	401620 <error@plt>
  402970:	b	4029b0 <ferror@plt+0x1090>
  402974:	sbfiz	x9, x21, #4, #32
  402978:	add	x0, sp, #0x530
  40297c:	sxtw	x23, w21
  402980:	str	x8, [x24, x9]
  402984:	bl	401730 <strdup@plt>
  402988:	mov	x25, x0
  40298c:	cbnz	x0, 4029a4 <ferror@plt+0x1084>
  402990:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402994:	mov	w0, #0x3                   	// #3
  402998:	mov	w1, wzr
  40299c:	add	x2, x2, #0x6ca
  4029a0:	bl	401620 <error@plt>
  4029a4:	add	x8, x24, x23, lsl #4
  4029a8:	add	w21, w21, #0x1
  4029ac:	str	x25, [x8, #8]
  4029b0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4029b4:	ldrb	w8, [x8, #568]
  4029b8:	tbnz	w8, #0, 402540 <ferror@plt+0xc20>
  4029bc:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4029c0:	ldrb	w8, [x8, #688]
  4029c4:	cbz	w8, 402540 <ferror@plt+0xc20>
  4029c8:	sxtw	x21, w21
  4029cc:	add	x1, sp, #0x3, lsl #12
  4029d0:	add	x2, sp, #0x3, lsl #12
  4029d4:	add	x1, x1, #0x948
  4029d8:	add	x2, x2, #0x538
  4029dc:	mov	x0, x22
  4029e0:	bl	401900 <readtask@plt>
  4029e4:	cbz	x0, 402540 <ferror@plt+0xc20>
  4029e8:	ldr	w8, [sp, #14664]
  4029ec:	ldr	w9, [sp, #13624]
  4029f0:	cmp	w8, w9
  4029f4:	b.eq	4029cc <ferror@plt+0x10ac>  // b.none
  4029f8:	ldr	x9, [sp, #16]
  4029fc:	cmp	w9, w21
  402a00:	b.ne	402a94 <ferror@plt+0x1174>  // b.any
  402a04:	mov	w8, #0x9998                	// #39320
  402a08:	movk	w8, #0x199, lsl #16
  402a0c:	cmp	w9, w8
  402a10:	b.ls	402a3c <ferror@plt+0x111c>  // b.plast
  402a14:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	add	x1, x1, #0x6e2
  402a24:	bl	401870 <dcgettext@plt>
  402a28:	mov	x2, x0
  402a2c:	mov	w0, #0x1                   	// #1
  402a30:	mov	w1, wzr
  402a34:	bl	401620 <error@plt>
  402a38:	ldr	x9, [sp, #16]
  402a3c:	add	w8, w9, w9, lsl #2
  402a40:	add	w9, w8, #0x3
  402a44:	cmp	w8, #0x0
  402a48:	csel	w8, w9, w8, lt  // lt = tstop
  402a4c:	asr	w8, w8, #2
  402a50:	add	w19, w8, #0x4
  402a54:	sbfiz	x25, x19, #4, #32
  402a58:	mov	x0, x24
  402a5c:	mov	x1, x25
  402a60:	bl	401720 <realloc@plt>
  402a64:	mov	x24, x0
  402a68:	mov	x9, x19
  402a6c:	cbz	w9, 402a94 <ferror@plt+0x1174>
  402a70:	cbnz	x24, 402a94 <ferror@plt+0x1174>
  402a74:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402a78:	mov	w0, #0x3                   	// #3
  402a7c:	mov	w1, wzr
  402a80:	add	x2, x2, #0x6f3
  402a84:	mov	x3, x25
  402a88:	mov	x19, x9
  402a8c:	bl	401620 <error@plt>
  402a90:	mov	x9, x19
  402a94:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402a98:	ldrb	w8, [x8, #580]
  402a9c:	str	x9, [sp, #16]
  402aa0:	tbnz	w8, #0, 402ab0 <ferror@plt+0x1190>
  402aa4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402aa8:	ldrb	w8, [x8, #584]
  402aac:	cbz	w8, 402adc <ferror@plt+0x11bc>
  402ab0:	add	x0, sp, #0x530
  402ab4:	bl	401730 <strdup@plt>
  402ab8:	mov	x25, x0
  402abc:	cbnz	x0, 402ad4 <ferror@plt+0x11b4>
  402ac0:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402ac4:	mov	w0, #0x3                   	// #3
  402ac8:	mov	w1, wzr
  402acc:	add	x2, x2, #0x6ca
  402ad0:	bl	401620 <error@plt>
  402ad4:	add	x8, x24, x21, lsl #4
  402ad8:	str	x25, [x8, #8]
  402adc:	ldr	w8, [sp, #13624]
  402ae0:	lsl	x9, x21, #4
  402ae4:	add	x21, x21, #0x1
  402ae8:	sxtw	x8, w8
  402aec:	str	x8, [x24, x9]
  402af0:	b	4029cc <ferror@plt+0x10ac>
  402af4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402af8:	ldr	x8, [x8, #680]
  402afc:	cbz	x8, 402b38 <ferror@plt+0x1218>
  402b00:	ldr	w9, [x8]
  402b04:	cmp	w9, #0x1
  402b08:	b.lt	402590 <ferror@plt+0xc70>  // b.tstop
  402b0c:	ldrsw	x10, [sp, #15540]
  402b10:	mov	w11, w9
  402b14:	lsl	x11, x11, #4
  402b18:	ldr	x11, [x8, x11]
  402b1c:	cmp	x11, x10
  402b20:	b.eq	402b38 <ferror@plt+0x1218>  // b.none
  402b24:	mov	w27, wzr
  402b28:	cmp	w9, #0x2
  402b2c:	sub	w9, w9, #0x1
  402b30:	b.ge	402b10 <ferror@plt+0x11f0>  // b.tcont
  402b34:	b	402594 <ferror@plt+0xc74>
  402b38:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402b3c:	ldr	x8, [x8, #624]
  402b40:	cbz	x8, 402b7c <ferror@plt+0x125c>
  402b44:	ldr	w9, [x8]
  402b48:	cmp	w9, #0x1
  402b4c:	b.lt	402590 <ferror@plt+0xc70>  // b.tstop
  402b50:	ldrsw	x10, [sp, #15548]
  402b54:	mov	w11, w9
  402b58:	lsl	x11, x11, #4
  402b5c:	ldr	x11, [x8, x11]
  402b60:	cmp	x11, x10
  402b64:	b.eq	402b7c <ferror@plt+0x125c>  // b.none
  402b68:	mov	w27, wzr
  402b6c:	cmp	w9, #0x2
  402b70:	sub	w9, w9, #0x1
  402b74:	b.ge	402b54 <ferror@plt+0x1234>  // b.tcont
  402b78:	b	402594 <ferror@plt+0xc74>
  402b7c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402b80:	ldr	x8, [x8, #600]
  402b84:	cbz	x8, 402bc0 <ferror@plt+0x12a0>
  402b88:	ldr	w9, [x8]
  402b8c:	cmp	w9, #0x1
  402b90:	b.lt	402590 <ferror@plt+0xc70>  // b.tstop
  402b94:	ldrsw	x10, [sp, #15552]
  402b98:	mov	w11, w9
  402b9c:	lsl	x11, x11, #4
  402ba0:	ldr	x11, [x8, x11]
  402ba4:	cmp	x11, x10
  402ba8:	b.eq	402bc0 <ferror@plt+0x12a0>  // b.none
  402bac:	mov	w27, wzr
  402bb0:	cmp	w9, #0x2
  402bb4:	sub	w9, w9, #0x1
  402bb8:	b.ge	402b98 <ferror@plt+0x1278>  // b.tcont
  402bbc:	b	402594 <ferror@plt+0xc74>
  402bc0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402bc4:	ldr	x8, [x8, #664]
  402bc8:	cbz	x8, 402c04 <ferror@plt+0x12e4>
  402bcc:	ldr	w9, [x8]
  402bd0:	cmp	w9, #0x1
  402bd4:	b.lt	402590 <ferror@plt+0xc70>  // b.tstop
  402bd8:	ldrsw	x10, [sp, #15524]
  402bdc:	mov	w11, w9
  402be0:	lsl	x11, x11, #4
  402be4:	ldr	x11, [x8, x11]
  402be8:	cmp	x11, x10
  402bec:	b.eq	402c04 <ferror@plt+0x12e4>  // b.none
  402bf0:	mov	w27, wzr
  402bf4:	cmp	w9, #0x2
  402bf8:	sub	w9, w9, #0x1
  402bfc:	b.ge	402bdc <ferror@plt+0x12bc>  // b.tcont
  402c00:	b	402594 <ferror@plt+0xc74>
  402c04:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402c08:	ldr	w8, [x8, #696]
  402c0c:	cbz	w8, 402c90 <ferror@plt+0x1370>
  402c10:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402c14:	ldr	w8, [x8, #504]
  402c18:	tbz	w8, #0, 402c2c <ferror@plt+0x130c>
  402c1c:	ldr	x9, [sp, #15592]
  402c20:	ldr	x10, [sp, #1216]
  402c24:	cmp	x9, x10
  402c28:	b.ne	402590 <ferror@plt+0xc70>  // b.any
  402c2c:	tbz	w8, #1, 402c40 <ferror@plt+0x1320>
  402c30:	ldr	x9, [sp, #15600]
  402c34:	ldr	x10, [sp, #1224]
  402c38:	cmp	x9, x10
  402c3c:	b.ne	402590 <ferror@plt+0xc70>  // b.any
  402c40:	tbz	w8, #2, 402c54 <ferror@plt+0x1334>
  402c44:	ldr	x9, [sp, #15608]
  402c48:	ldr	x10, [sp, #1232]
  402c4c:	cmp	x9, x10
  402c50:	b.ne	402590 <ferror@plt+0xc70>  // b.any
  402c54:	tbz	w8, #3, 402c68 <ferror@plt+0x1348>
  402c58:	ldr	x9, [sp, #15616]
  402c5c:	ldr	x10, [sp, #1240]
  402c60:	cmp	x9, x10
  402c64:	b.ne	402590 <ferror@plt+0xc70>  // b.any
  402c68:	tbz	w8, #4, 402c7c <ferror@plt+0x135c>
  402c6c:	ldr	x9, [sp, #15624]
  402c70:	ldr	x10, [sp, #1248]
  402c74:	cmp	x9, x10
  402c78:	b.ne	402590 <ferror@plt+0xc70>  // b.any
  402c7c:	tbz	w8, #5, 402c90 <ferror@plt+0x1370>
  402c80:	ldr	x8, [sp, #15632]
  402c84:	ldr	x9, [sp, #1256]
  402c88:	cmp	x8, x9
  402c8c:	b.ne	402590 <ferror@plt+0xc70>  // b.any
  402c90:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402c94:	ldr	x8, [x8, #672]
  402c98:	cbz	x8, 402d00 <ferror@plt+0x13e0>
  402c9c:	ldrsw	x2, [sp, #15536]
  402ca0:	cbz	w2, 402590 <ferror@plt+0xc70>
  402ca4:	add	x0, sp, #0x20
  402ca8:	mov	w1, #0xff                  	// #255
  402cac:	mov	w4, #0x1                   	// #1
  402cb0:	bl	401580 <dev_to_tty@plt>
  402cb4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402cb8:	ldr	x8, [x8, #672]
  402cbc:	cbz	x8, 402590 <ferror@plt+0xc70>
  402cc0:	ldr	x9, [x8]
  402cc4:	cmp	w9, #0x1
  402cc8:	b.lt	402590 <ferror@plt+0xc70>  // b.tstop
  402ccc:	and	x9, x9, #0xffffffff
  402cd0:	add	x8, x8, x9, lsl #4
  402cd4:	add	x23, x9, #0x1
  402cd8:	add	x25, x8, #0x8
  402cdc:	ldr	x0, [x25]
  402ce0:	add	x1, sp, #0x20
  402ce4:	bl	401790 <strcmp@plt>
  402ce8:	cbz	w0, 402d00 <ferror@plt+0x13e0>
  402cec:	sub	x23, x23, #0x1
  402cf0:	cmp	x23, #0x2
  402cf4:	sub	x25, x25, #0x10
  402cf8:	b.ge	402cdc <ferror@plt+0x13bc>  // b.tcont
  402cfc:	b	402590 <ferror@plt+0xc70>
  402d00:	mov	w27, #0x1                   	// #1
  402d04:	b	402594 <ferror@plt+0xc74>
  402d08:	mov	w21, wzr
  402d0c:	mov	x24, xzr
  402d10:	mov	x0, x22
  402d14:	bl	4017f0 <closeproc@plt>
  402d18:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402d1c:	ldrb	w8, [x8, #568]
  402d20:	cmp	w8, #0x1
  402d24:	b.ne	402ddc <ferror@plt+0x14bc>  // b.any
  402d28:	cmp	w21, #0x1
  402d2c:	b.lt	402e60 <ferror@plt+0x1540>  // b.tstop
  402d30:	adrp	x19, 404000 <ferror@plt+0x26e0>
  402d34:	adrp	x20, 404000 <ferror@plt+0x26e0>
  402d38:	mov	w23, wzr
  402d3c:	mov	w25, w21
  402d40:	add	x19, x19, #0x4b9
  402d44:	adrp	x26, 416000 <ferror@plt+0x146e0>
  402d48:	add	x20, x20, #0x4a4
  402d4c:	adrp	x22, 416000 <ferror@plt+0x146e0>
  402d50:	b	402d64 <ferror@plt+0x1444>
  402d54:	add	w23, w23, #0x1
  402d58:	subs	x25, x25, #0x1
  402d5c:	add	x24, x24, #0x10
  402d60:	b.eq	402e64 <ferror@plt+0x1544>  // b.none
  402d64:	ldr	w0, [x24]
  402d68:	ldr	w1, [x22, #488]
  402d6c:	bl	401660 <kill@plt>
  402d70:	cmn	w0, #0x1
  402d74:	b.eq	402da0 <ferror@plt+0x1480>  // b.none
  402d78:	ldrb	w8, [x26, #572]
  402d7c:	cmp	w8, #0x1
  402d80:	b.ne	402d54 <ferror@plt+0x1434>  // b.any
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	mov	x0, xzr
  402d8c:	mov	x1, x20
  402d90:	bl	401870 <dcgettext@plt>
  402d94:	ldp	x2, x1, [x24]
  402d98:	bl	4018b0 <printf@plt>
  402d9c:	b	402d54 <ferror@plt+0x1434>
  402da0:	bl	4018c0 <__errno_location@plt>
  402da4:	ldr	w22, [x0]
  402da8:	cmp	w22, #0x3
  402dac:	b.eq	402dd4 <ferror@plt+0x14b4>  // b.none
  402db0:	mov	w2, #0x5                   	// #5
  402db4:	mov	x0, xzr
  402db8:	mov	x1, x19
  402dbc:	bl	401870 <dcgettext@plt>
  402dc0:	ldr	x3, [x24]
  402dc4:	mov	x2, x0
  402dc8:	mov	w0, wzr
  402dcc:	mov	w1, w22
  402dd0:	bl	401620 <error@plt>
  402dd4:	adrp	x22, 416000 <ferror@plt+0x146e0>
  402dd8:	b	402d58 <ferror@plt+0x1438>
  402ddc:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402de0:	ldrb	w8, [x8, #576]
  402de4:	cmp	w8, #0x1
  402de8:	b.ne	402e08 <ferror@plt+0x14e8>  // b.any
  402dec:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402df0:	ldr	x0, [x8, #544]
  402df4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402df8:	add	x1, x1, #0x4d0
  402dfc:	mov	w2, w21
  402e00:	bl	4018f0 <fprintf@plt>
  402e04:	b	402ed4 <ferror@plt+0x15b4>
  402e08:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402e0c:	ldrb	w8, [x8, #580]
  402e10:	tbnz	w8, #0, 402e90 <ferror@plt+0x1570>
  402e14:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402e18:	ldrb	w8, [x8, #584]
  402e1c:	cbnz	w8, 402e90 <ferror@plt+0x1570>
  402e20:	cmp	w21, #0x1
  402e24:	b.lt	402ed4 <ferror@plt+0x15b4>  // b.tstop
  402e28:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402e2c:	ldr	x20, [x8, #496]
  402e30:	adrp	x23, 404000 <ferror@plt+0x26e0>
  402e34:	adrp	x19, 404000 <ferror@plt+0x26e0>
  402e38:	mov	w22, w21
  402e3c:	add	x23, x23, #0x892
  402e40:	add	x19, x19, #0xe74
  402e44:	ldr	x1, [x24], #16
  402e48:	subs	x22, x22, #0x1
  402e4c:	csel	x2, x23, x20, eq  // eq = none
  402e50:	mov	x0, x19
  402e54:	bl	4018b0 <printf@plt>
  402e58:	cbnz	x22, 402e44 <ferror@plt+0x1524>
  402e5c:	b	402ed4 <ferror@plt+0x15b4>
  402e60:	mov	w23, wzr
  402e64:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402e68:	ldrb	w8, [x8, #576]
  402e6c:	cmp	w8, #0x1
  402e70:	b.ne	402ed8 <ferror@plt+0x15b8>  // b.any
  402e74:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402e78:	ldr	x0, [x8, #544]
  402e7c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402e80:	add	x1, x1, #0x4d0
  402e84:	mov	w2, w21
  402e88:	bl	4018f0 <fprintf@plt>
  402e8c:	b	402ed8 <ferror@plt+0x15b8>
  402e90:	cmp	w21, #0x1
  402e94:	b.lt	402ed4 <ferror@plt+0x15b4>  // b.tstop
  402e98:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402e9c:	ldr	x20, [x8, #496]
  402ea0:	add	x23, x24, #0x8
  402ea4:	adrp	x24, 404000 <ferror@plt+0x26e0>
  402ea8:	adrp	x19, 404000 <ferror@plt+0x26e0>
  402eac:	mov	w22, w21
  402eb0:	add	x24, x24, #0x892
  402eb4:	add	x19, x19, #0xe6b
  402eb8:	ldp	x1, x2, [x23, #-8]
  402ebc:	subs	x22, x22, #0x1
  402ec0:	csel	x3, x24, x20, eq  // eq = none
  402ec4:	mov	x0, x19
  402ec8:	bl	4018b0 <printf@plt>
  402ecc:	add	x23, x23, #0x10
  402ed0:	cbnz	x22, 402eb8 <ferror@plt+0x1598>
  402ed4:	mov	w23, w21
  402ed8:	cmp	w23, #0x0
  402edc:	cset	w0, eq  // eq = none
  402ee0:	add	sp, sp, #0x3, lsl #12
  402ee4:	add	sp, sp, #0xd60
  402ee8:	ldp	x20, x19, [sp, #80]
  402eec:	ldp	x22, x21, [sp, #64]
  402ef0:	ldp	x24, x23, [sp, #48]
  402ef4:	ldp	x26, x25, [sp, #32]
  402ef8:	ldp	x28, x27, [sp, #16]
  402efc:	ldp	x29, x30, [sp], #96
  402f00:	ret
  402f04:	mov	w0, #0x20                  	// #32
  402f08:	bl	4016b0 <malloc@plt>
  402f0c:	mov	x23, x0
  402f10:	cbnz	x0, 402f2c <ferror@plt+0x160c>
  402f14:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402f18:	add	x2, x2, #0x6f3
  402f1c:	mov	w0, #0x3                   	// #3
  402f20:	mov	w3, #0x20                  	// #32
  402f24:	mov	w1, wzr
  402f28:	bl	401620 <error@plt>
  402f2c:	mov	w8, #0x1                   	// #1
  402f30:	sxtw	x9, w24
  402f34:	str	x8, [x23]
  402f38:	str	x9, [x23, #16]
  402f3c:	b	4020d8 <ferror@plt+0x7b8>
  402f40:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402f44:	add	x1, x1, #0x5a6
  402f48:	mov	w2, #0x5                   	// #5
  402f4c:	mov	x0, xzr
  402f50:	bl	401870 <dcgettext@plt>
  402f54:	ldr	x1, [x19, #552]
  402f58:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402f5c:	add	x2, x2, #0x5b2
  402f60:	bl	4018b0 <printf@plt>
  402f64:	mov	w0, wzr
  402f68:	bl	401600 <exit@plt>
  402f6c:	mov	w0, #0x3f                  	// #63
  402f70:	bl	403238 <ferror@plt+0x1918>
  402f74:	mov	w0, #0x69                  	// #105
  402f78:	bl	403238 <ferror@plt+0x1918>
  402f7c:	ldr	x1, [sp]
  402f80:	add	x2, sp, #0x3, lsl #12
  402f84:	add	x2, x2, #0x948
  402f88:	mov	w3, #0x100                 	// #256
  402f8c:	mov	w0, w24
  402f90:	bl	4018d0 <regerror@plt>
  402f94:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402f98:	ldr	x1, [x8, #520]
  402f9c:	add	x0, sp, #0x3, lsl #12
  402fa0:	add	x0, x0, #0x948
  402fa4:	bl	4015f0 <fputs@plt>
  402fa8:	mov	w0, #0x2                   	// #2
  402fac:	bl	401600 <exit@plt>
  402fb0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402fb4:	add	x1, x1, #0xe24
  402fb8:	mov	w2, #0x5                   	// #5
  402fbc:	mov	x0, xzr
  402fc0:	bl	401870 <dcgettext@plt>
  402fc4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  402fc8:	ldr	x1, [x8, #520]
  402fcc:	bl	4015f0 <fputs@plt>
  402fd0:	mov	w0, #0x3                   	// #3
  402fd4:	bl	401600 <exit@plt>
  402fd8:	sub	sp, sp, #0x70
  402fdc:	ldrb	w8, [x0]
  402fe0:	stp	x29, x30, [sp, #16]
  402fe4:	stp	x28, x27, [sp, #32]
  402fe8:	stp	x26, x25, [sp, #48]
  402fec:	stp	x24, x23, [sp, #64]
  402ff0:	stp	x22, x21, [sp, #80]
  402ff4:	stp	x20, x19, [sp, #96]
  402ff8:	add	x29, sp, #0x10
  402ffc:	cbz	w8, 40312c <ferror@plt+0x180c>
  403000:	mov	x19, x1
  403004:	bl	401730 <strdup@plt>
  403008:	mov	x24, x0
  40300c:	cbnz	x0, 403024 <ferror@plt+0x1704>
  403010:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403014:	add	x2, x2, #0x6ca
  403018:	mov	w0, #0x3                   	// #3
  40301c:	mov	w1, wzr
  403020:	bl	401620 <error@plt>
  403024:	mov	w27, #0x9999                	// #39321
  403028:	adrp	x22, 404000 <ferror@plt+0x26e0>
  40302c:	adrp	x23, 404000 <ferror@plt+0x26e0>
  403030:	mov	w26, wzr
  403034:	mov	w28, wzr
  403038:	mov	x21, xzr
  40303c:	movk	w27, #0x199, lsl #16
  403040:	add	x22, x22, #0x6e2
  403044:	add	x23, x23, #0x6f3
  403048:	str	x24, [sp, #8]
  40304c:	b	403058 <ferror@plt+0x1738>
  403050:	add	x24, x25, #0x1
  403054:	cbz	x25, 40310c <ferror@plt+0x17ec>
  403058:	cmp	w26, w28
  40305c:	b.ne	4030d4 <ferror@plt+0x17b4>  // b.any
  403060:	cmp	w26, w27
  403064:	b.cc	403088 <ferror@plt+0x1768>  // b.lo, b.ul, b.last
  403068:	mov	w2, #0x5                   	// #5
  40306c:	mov	x0, xzr
  403070:	mov	x1, x22
  403074:	bl	401870 <dcgettext@plt>
  403078:	mov	x2, x0
  40307c:	mov	w0, #0x1                   	// #1
  403080:	mov	w1, wzr
  403084:	bl	401620 <error@plt>
  403088:	add	w8, w26, w26, lsl #2
  40308c:	add	w9, w8, #0x3
  403090:	cmp	w8, #0x0
  403094:	csel	w8, w9, w8, lt  // lt = tstop
  403098:	asr	w8, w8, #2
  40309c:	add	w20, w8, #0x5
  4030a0:	sbfiz	x25, x20, #4, #32
  4030a4:	mov	x0, x21
  4030a8:	mov	x1, x25
  4030ac:	add	w28, w8, #0x4
  4030b0:	bl	401720 <realloc@plt>
  4030b4:	mov	x21, x0
  4030b8:	cbz	w20, 4030d4 <ferror@plt+0x17b4>
  4030bc:	cbnz	x21, 4030d4 <ferror@plt+0x17b4>
  4030c0:	mov	w0, #0x3                   	// #3
  4030c4:	mov	w1, wzr
  4030c8:	mov	x2, x23
  4030cc:	mov	x3, x25
  4030d0:	bl	401620 <error@plt>
  4030d4:	mov	w1, #0x2c                  	// #44
  4030d8:	mov	x0, x24
  4030dc:	bl	401800 <strchr@plt>
  4030e0:	mov	x25, x0
  4030e4:	cbz	x0, 4030ec <ferror@plt+0x17cc>
  4030e8:	strb	wzr, [x25]
  4030ec:	cbz	x21, 403050 <ferror@plt+0x1730>
  4030f0:	add	w26, w26, #0x1
  4030f4:	add	x1, x21, w26, sxtw #4
  4030f8:	mov	x0, x24
  4030fc:	blr	x19
  403100:	cbnz	w0, 403050 <ferror@plt+0x1730>
  403104:	mov	w0, #0x2                   	// #2
  403108:	bl	401600 <exit@plt>
  40310c:	ldr	x0, [sp, #8]
  403110:	bl	4017d0 <free@plt>
  403114:	cbz	w26, 403124 <ferror@plt+0x1804>
  403118:	sxtw	x8, w26
  40311c:	str	x8, [x21]
  403120:	b	403130 <ferror@plt+0x1810>
  403124:	mov	x0, x21
  403128:	bl	4017d0 <free@plt>
  40312c:	mov	x21, xzr
  403130:	mov	x0, x21
  403134:	ldp	x20, x19, [sp, #96]
  403138:	ldp	x22, x21, [sp, #80]
  40313c:	ldp	x24, x23, [sp, #64]
  403140:	ldp	x26, x25, [sp, #48]
  403144:	ldp	x28, x27, [sp, #32]
  403148:	ldp	x29, x30, [sp, #16]
  40314c:	add	sp, sp, #0x70
  403150:	ret
  403154:	stp	x29, x30, [sp, #-64]!
  403158:	stp	x22, x21, [sp, #32]
  40315c:	ldrb	w22, [x0]
  403160:	stp	x20, x19, [sp, #48]
  403164:	mov	x20, x1
  403168:	mov	x19, x0
  40316c:	cmp	w22, #0x2b
  403170:	mov	w21, #0x1                   	// #1
  403174:	str	x23, [sp, #16]
  403178:	mov	x29, sp
  40317c:	b.eq	403190 <ferror@plt+0x1870>  // b.none
  403180:	cmp	w22, #0x2d
  403184:	mov	x23, x19
  403188:	b.ne	403198 <ferror@plt+0x1878>  // b.any
  40318c:	mov	x21, #0xffffffffffffffff    	// #-1
  403190:	mov	x23, x19
  403194:	ldrb	w22, [x23, #1]!
  403198:	cbz	w22, 4031d4 <ferror@plt+0x18b4>
  40319c:	bl	4017a0 <__ctype_b_loc@plt>
  4031a0:	ldr	x9, [x0]
  4031a4:	mov	x8, xzr
  4031a8:	add	x10, x23, #0x1
  4031ac:	mov	w11, #0xa                   	// #10
  4031b0:	and	x12, x22, #0xff
  4031b4:	ldrh	w13, [x9, x12, lsl #1]
  4031b8:	tbz	w13, #11, 4031e0 <ferror@plt+0x18c0>
  4031bc:	ldrb	w22, [x10], #1
  4031c0:	madd	x8, x8, x11, x12
  4031c4:	sub	x8, x8, #0x30
  4031c8:	cbnz	w22, 4031b0 <ferror@plt+0x1890>
  4031cc:	mul	x8, x8, x21
  4031d0:	b	4031f0 <ferror@plt+0x18d0>
  4031d4:	mov	x8, xzr
  4031d8:	mul	x8, xzr, x21
  4031dc:	b	4031f0 <ferror@plt+0x18d0>
  4031e0:	mov	x0, x19
  4031e4:	bl	401630 <getgrnam@plt>
  4031e8:	cbz	x0, 40320c <ferror@plt+0x18ec>
  4031ec:	ldr	w8, [x0, #16]
  4031f0:	mov	w0, #0x1                   	// #1
  4031f4:	str	x8, [x20]
  4031f8:	ldp	x20, x19, [sp, #48]
  4031fc:	ldp	x22, x21, [sp, #32]
  403200:	ldr	x23, [sp, #16]
  403204:	ldp	x29, x30, [sp], #64
  403208:	ret
  40320c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403210:	add	x1, x1, #0x70d
  403214:	mov	w2, #0x5                   	// #5
  403218:	bl	401870 <dcgettext@plt>
  40321c:	mov	x2, x0
  403220:	mov	w0, wzr
  403224:	mov	w1, wzr
  403228:	mov	x3, x19
  40322c:	bl	401620 <error@plt>
  403230:	mov	w0, wzr
  403234:	b	4031f8 <ferror@plt+0x18d8>
  403238:	stp	x29, x30, [sp, #-32]!
  40323c:	adrp	x8, 416000 <ferror@plt+0x146e0>
  403240:	adrp	x9, 416000 <ferror@plt+0x146e0>
  403244:	add	x8, x8, #0x208
  403248:	add	x9, x9, #0x220
  40324c:	cmp	w0, #0x3f
  403250:	stp	x20, x19, [sp, #16]
  403254:	csel	x8, x8, x9, eq  // eq = none
  403258:	ldr	x19, [x8]
  40325c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403260:	add	x1, x1, #0x724
  403264:	mov	w2, #0x5                   	// #5
  403268:	mov	x0, xzr
  40326c:	mov	x29, sp
  403270:	bl	401870 <dcgettext@plt>
  403274:	mov	x1, x19
  403278:	bl	4015f0 <fputs@plt>
  40327c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403280:	add	x1, x1, #0x72d
  403284:	mov	w2, #0x5                   	// #5
  403288:	mov	x0, xzr
  40328c:	bl	401870 <dcgettext@plt>
  403290:	adrp	x8, 416000 <ferror@plt+0x146e0>
  403294:	ldr	x2, [x8, #552]
  403298:	mov	x1, x0
  40329c:	mov	x0, x19
  4032a0:	bl	4018f0 <fprintf@plt>
  4032a4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4032a8:	add	x1, x1, #0x746
  4032ac:	mov	w2, #0x5                   	// #5
  4032b0:	mov	x0, xzr
  4032b4:	bl	401870 <dcgettext@plt>
  4032b8:	mov	x1, x19
  4032bc:	bl	4015f0 <fputs@plt>
  4032c0:	adrp	x20, 416000 <ferror@plt+0x146e0>
  4032c4:	ldrb	w8, [x20, #568]
  4032c8:	tbnz	w8, #0, 403364 <ferror@plt+0x1a44>
  4032cc:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4032d0:	add	x1, x1, #0x751
  4032d4:	mov	w2, #0x5                   	// #5
  4032d8:	mov	x0, xzr
  4032dc:	bl	401870 <dcgettext@plt>
  4032e0:	mov	x1, x19
  4032e4:	bl	4015f0 <fputs@plt>
  4032e8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4032ec:	add	x1, x1, #0x786
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, xzr
  4032f8:	bl	401870 <dcgettext@plt>
  4032fc:	mov	x1, x19
  403300:	bl	4015f0 <fputs@plt>
  403304:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403308:	add	x1, x1, #0x7bc
  40330c:	mov	w2, #0x5                   	// #5
  403310:	mov	x0, xzr
  403314:	bl	401870 <dcgettext@plt>
  403318:	mov	x1, x19
  40331c:	bl	4015f0 <fputs@plt>
  403320:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403324:	add	x1, x1, #0x7f7
  403328:	mov	w2, #0x5                   	// #5
  40332c:	mov	x0, xzr
  403330:	bl	401870 <dcgettext@plt>
  403334:	mov	x1, x19
  403338:	bl	4015f0 <fputs@plt>
  40333c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403340:	add	x1, x1, #0x828
  403344:	mov	w2, #0x5                   	// #5
  403348:	mov	x0, xzr
  40334c:	bl	401870 <dcgettext@plt>
  403350:	mov	x1, x19
  403354:	bl	4015f0 <fputs@plt>
  403358:	ldrb	w8, [x20, #568]
  40335c:	cmp	w8, #0x1
  403360:	b.ne	40339c <ferror@plt+0x1a7c>  // b.any
  403364:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403368:	add	x1, x1, #0x851
  40336c:	mov	w2, #0x5                   	// #5
  403370:	mov	x0, xzr
  403374:	bl	401870 <dcgettext@plt>
  403378:	mov	x1, x19
  40337c:	bl	4015f0 <fputs@plt>
  403380:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403384:	add	x1, x1, #0x894
  403388:	mov	w2, #0x5                   	// #5
  40338c:	mov	x0, xzr
  403390:	bl	401870 <dcgettext@plt>
  403394:	mov	x1, x19
  403398:	bl	4015f0 <fputs@plt>
  40339c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4033a0:	add	x1, x1, #0x8c7
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	mov	x0, xzr
  4033ac:	bl	401870 <dcgettext@plt>
  4033b0:	mov	x1, x19
  4033b4:	bl	4015f0 <fputs@plt>
  4033b8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4033bc:	add	x1, x1, #0x8ff
  4033c0:	mov	w2, #0x5                   	// #5
  4033c4:	mov	x0, xzr
  4033c8:	bl	401870 <dcgettext@plt>
  4033cc:	mov	x1, x19
  4033d0:	bl	4015f0 <fputs@plt>
  4033d4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4033d8:	add	x1, x1, #0x93a
  4033dc:	mov	w2, #0x5                   	// #5
  4033e0:	mov	x0, xzr
  4033e4:	bl	401870 <dcgettext@plt>
  4033e8:	mov	x1, x19
  4033ec:	bl	4015f0 <fputs@plt>
  4033f0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4033f4:	add	x1, x1, #0x975
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	mov	x0, xzr
  403400:	bl	401870 <dcgettext@plt>
  403404:	mov	x1, x19
  403408:	bl	4015f0 <fputs@plt>
  40340c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403410:	add	x1, x1, #0x9a6
  403414:	mov	w2, #0x5                   	// #5
  403418:	mov	x0, xzr
  40341c:	bl	401870 <dcgettext@plt>
  403420:	mov	x1, x19
  403424:	bl	4015f0 <fputs@plt>
  403428:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40342c:	add	x1, x1, #0x9db
  403430:	mov	w2, #0x5                   	// #5
  403434:	mov	x0, xzr
  403438:	bl	401870 <dcgettext@plt>
  40343c:	mov	x1, x19
  403440:	bl	4015f0 <fputs@plt>
  403444:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403448:	add	x1, x1, #0xa14
  40344c:	mov	w2, #0x5                   	// #5
  403450:	mov	x0, xzr
  403454:	bl	401870 <dcgettext@plt>
  403458:	mov	x1, x19
  40345c:	bl	4015f0 <fputs@plt>
  403460:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403464:	add	x1, x1, #0xa4e
  403468:	mov	w2, #0x5                   	// #5
  40346c:	mov	x0, xzr
  403470:	bl	401870 <dcgettext@plt>
  403474:	mov	x1, x19
  403478:	bl	4015f0 <fputs@plt>
  40347c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403480:	add	x1, x1, #0xa99
  403484:	mov	w2, #0x5                   	// #5
  403488:	mov	x0, xzr
  40348c:	bl	401870 <dcgettext@plt>
  403490:	mov	x1, x19
  403494:	bl	4015f0 <fputs@plt>
  403498:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40349c:	add	x1, x1, #0xac7
  4034a0:	mov	w2, #0x5                   	// #5
  4034a4:	mov	x0, xzr
  4034a8:	bl	401870 <dcgettext@plt>
  4034ac:	mov	x1, x19
  4034b0:	bl	4015f0 <fputs@plt>
  4034b4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4034b8:	add	x1, x1, #0xb01
  4034bc:	mov	w2, #0x5                   	// #5
  4034c0:	mov	x0, xzr
  4034c4:	bl	401870 <dcgettext@plt>
  4034c8:	mov	x1, x19
  4034cc:	bl	4015f0 <fputs@plt>
  4034d0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4034d4:	add	x1, x1, #0xb34
  4034d8:	mov	w2, #0x5                   	// #5
  4034dc:	mov	x0, xzr
  4034e0:	bl	401870 <dcgettext@plt>
  4034e4:	mov	x1, x19
  4034e8:	bl	4015f0 <fputs@plt>
  4034ec:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4034f0:	add	x1, x1, #0xb62
  4034f4:	mov	w2, #0x5                   	// #5
  4034f8:	mov	x0, xzr
  4034fc:	bl	401870 <dcgettext@plt>
  403500:	mov	x1, x19
  403504:	bl	4015f0 <fputs@plt>
  403508:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40350c:	add	x1, x1, #0xba2
  403510:	mov	w2, #0x5                   	// #5
  403514:	mov	x0, xzr
  403518:	bl	401870 <dcgettext@plt>
  40351c:	mov	x1, x19
  403520:	bl	4015f0 <fputs@plt>
  403524:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403528:	add	x1, x1, #0xbd2
  40352c:	mov	w2, #0x5                   	// #5
  403530:	mov	x0, xzr
  403534:	bl	401870 <dcgettext@plt>
  403538:	mov	x1, x19
  40353c:	bl	4015f0 <fputs@plt>
  403540:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403544:	add	x1, x1, #0xc0d
  403548:	mov	w2, #0x5                   	// #5
  40354c:	mov	x0, xzr
  403550:	bl	401870 <dcgettext@plt>
  403554:	mov	x1, x19
  403558:	bl	4015f0 <fputs@plt>
  40355c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403560:	add	x1, x1, #0xc83
  403564:	mov	w2, #0x5                   	// #5
  403568:	mov	x0, xzr
  40356c:	bl	401870 <dcgettext@plt>
  403570:	mov	x1, x19
  403574:	bl	4015f0 <fputs@plt>
  403578:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40357c:	add	x1, x1, #0x892
  403580:	mov	w2, #0x5                   	// #5
  403584:	mov	x0, xzr
  403588:	bl	401870 <dcgettext@plt>
  40358c:	mov	x1, x19
  403590:	bl	4015f0 <fputs@plt>
  403594:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403598:	add	x1, x1, #0xd47
  40359c:	mov	w2, #0x5                   	// #5
  4035a0:	mov	x0, xzr
  4035a4:	bl	401870 <dcgettext@plt>
  4035a8:	mov	x1, x19
  4035ac:	bl	4015f0 <fputs@plt>
  4035b0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4035b4:	add	x1, x1, #0xd73
  4035b8:	mov	w2, #0x5                   	// #5
  4035bc:	mov	x0, xzr
  4035c0:	bl	401870 <dcgettext@plt>
  4035c4:	mov	x1, x19
  4035c8:	bl	4015f0 <fputs@plt>
  4035cc:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4035d0:	add	x1, x1, #0xda8
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	mov	x0, xzr
  4035dc:	bl	401870 <dcgettext@plt>
  4035e0:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4035e4:	mov	x1, x0
  4035e8:	add	x2, x2, #0xdc3
  4035ec:	mov	x0, x19
  4035f0:	bl	4018f0 <fprintf@plt>
  4035f4:	adrp	x8, 416000 <ferror@plt+0x146e0>
  4035f8:	ldr	x8, [x8, #520]
  4035fc:	cmp	x19, x8
  403600:	cset	w8, eq  // eq = none
  403604:	lsl	w0, w8, #1
  403608:	bl	401600 <exit@plt>
  40360c:	stp	x29, x30, [sp, #-64]!
  403610:	stp	x22, x21, [sp, #32]
  403614:	ldrb	w22, [x0]
  403618:	stp	x20, x19, [sp, #48]
  40361c:	mov	x20, x1
  403620:	mov	x19, x0
  403624:	cmp	w22, #0x2b
  403628:	mov	w21, #0x1                   	// #1
  40362c:	str	x23, [sp, #16]
  403630:	mov	x29, sp
  403634:	b.eq	403648 <ferror@plt+0x1d28>  // b.none
  403638:	cmp	w22, #0x2d
  40363c:	mov	x23, x19
  403640:	b.ne	403650 <ferror@plt+0x1d30>  // b.any
  403644:	mov	x21, #0xffffffffffffffff    	// #-1
  403648:	mov	x23, x19
  40364c:	ldrb	w22, [x23, #1]!
  403650:	cbz	w22, 403688 <ferror@plt+0x1d68>
  403654:	bl	4017a0 <__ctype_b_loc@plt>
  403658:	ldr	x9, [x0]
  40365c:	mov	x8, xzr
  403660:	add	x10, x23, #0x1
  403664:	mov	w11, #0xa                   	// #10
  403668:	and	x12, x22, #0xff
  40366c:	ldrh	w13, [x9, x12, lsl #1]
  403670:	tbz	w13, #11, 40369c <ferror@plt+0x1d7c>
  403674:	ldrb	w22, [x10], #1
  403678:	madd	x8, x8, x11, x12
  40367c:	sub	x8, x8, #0x30
  403680:	cbnz	w22, 403668 <ferror@plt+0x1d48>
  403684:	b	40368c <ferror@plt+0x1d6c>
  403688:	mov	x8, xzr
  40368c:	mul	x8, x8, x21
  403690:	str	x8, [x20]
  403694:	mov	w0, #0x1                   	// #1
  403698:	b	4036c8 <ferror@plt+0x1da8>
  40369c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4036a0:	add	x1, x1, #0xdcc
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	mov	x0, xzr
  4036ac:	bl	401870 <dcgettext@plt>
  4036b0:	mov	x2, x0
  4036b4:	mov	w0, wzr
  4036b8:	mov	w1, wzr
  4036bc:	mov	x3, x19
  4036c0:	bl	401620 <error@plt>
  4036c4:	mov	w0, wzr
  4036c8:	ldp	x20, x19, [sp, #48]
  4036cc:	ldp	x22, x21, [sp, #32]
  4036d0:	ldr	x23, [sp, #16]
  4036d4:	ldp	x29, x30, [sp], #64
  4036d8:	ret
  4036dc:	stp	x29, x30, [sp, #-64]!
  4036e0:	stp	x22, x21, [sp, #32]
  4036e4:	ldrb	w22, [x0]
  4036e8:	stp	x20, x19, [sp, #48]
  4036ec:	mov	x20, x1
  4036f0:	mov	x19, x0
  4036f4:	cmp	w22, #0x2b
  4036f8:	mov	w21, #0x1                   	// #1
  4036fc:	str	x23, [sp, #16]
  403700:	mov	x29, sp
  403704:	b.eq	403718 <ferror@plt+0x1df8>  // b.none
  403708:	cmp	w22, #0x2d
  40370c:	mov	x23, x19
  403710:	b.ne	403720 <ferror@plt+0x1e00>  // b.any
  403714:	mov	x21, #0xffffffffffffffff    	// #-1
  403718:	mov	x23, x19
  40371c:	ldrb	w22, [x23, #1]!
  403720:	cbz	w22, 40375c <ferror@plt+0x1e3c>
  403724:	bl	4017a0 <__ctype_b_loc@plt>
  403728:	ldr	x9, [x0]
  40372c:	mov	x8, xzr
  403730:	add	x10, x23, #0x1
  403734:	mov	w11, #0xa                   	// #10
  403738:	and	x12, x22, #0xff
  40373c:	ldrh	w13, [x9, x12, lsl #1]
  403740:	tbz	w13, #11, 403768 <ferror@plt+0x1e48>
  403744:	ldrb	w22, [x10], #1
  403748:	madd	x8, x8, x11, x12
  40374c:	sub	x8, x8, #0x30
  403750:	cbnz	w22, 403738 <ferror@plt+0x1e18>
  403754:	mul	x8, x8, x21
  403758:	b	403778 <ferror@plt+0x1e58>
  40375c:	mov	x8, xzr
  403760:	mul	x8, xzr, x21
  403764:	b	403778 <ferror@plt+0x1e58>
  403768:	mov	x0, x19
  40376c:	bl	401710 <getpwnam@plt>
  403770:	cbz	x0, 403794 <ferror@plt+0x1e74>
  403774:	ldr	w8, [x0, #16]
  403778:	mov	w0, #0x1                   	// #1
  40377c:	str	x8, [x20]
  403780:	ldp	x20, x19, [sp, #48]
  403784:	ldp	x22, x21, [sp, #32]
  403788:	ldr	x23, [sp, #16]
  40378c:	ldp	x29, x30, [sp], #64
  403790:	ret
  403794:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403798:	add	x1, x1, #0xddd
  40379c:	mov	w2, #0x5                   	// #5
  4037a0:	bl	401870 <dcgettext@plt>
  4037a4:	mov	x2, x0
  4037a8:	mov	w0, wzr
  4037ac:	mov	w1, wzr
  4037b0:	mov	x3, x19
  4037b4:	bl	401620 <error@plt>
  4037b8:	mov	w0, wzr
  4037bc:	b	403780 <ferror@plt+0x1e60>
  4037c0:	stp	x29, x30, [sp, #-64]!
  4037c4:	stp	x22, x21, [sp, #32]
  4037c8:	ldrb	w22, [x0]
  4037cc:	stp	x20, x19, [sp, #48]
  4037d0:	mov	x19, x1
  4037d4:	mov	x20, x0
  4037d8:	cmp	w22, #0x2b
  4037dc:	mov	w21, #0x1                   	// #1
  4037e0:	str	x23, [sp, #16]
  4037e4:	mov	x29, sp
  4037e8:	b.eq	4037fc <ferror@plt+0x1edc>  // b.none
  4037ec:	cmp	w22, #0x2d
  4037f0:	mov	x23, x20
  4037f4:	b.ne	403804 <ferror@plt+0x1ee4>  // b.any
  4037f8:	mov	x21, #0xffffffffffffffff    	// #-1
  4037fc:	mov	x23, x20
  403800:	ldrb	w22, [x23, #1]!
  403804:	cbz	w22, 40383c <ferror@plt+0x1f1c>
  403808:	bl	4017a0 <__ctype_b_loc@plt>
  40380c:	ldr	x9, [x0]
  403810:	mov	x8, xzr
  403814:	add	x10, x23, #0x1
  403818:	mov	w11, #0xa                   	// #10
  40381c:	and	x12, x22, #0xff
  403820:	ldrh	w13, [x9, x12, lsl #1]
  403824:	tbz	w13, #11, 403860 <ferror@plt+0x1f40>
  403828:	ldrb	w22, [x10], #1
  40382c:	madd	x8, x8, x11, x12
  403830:	sub	x8, x8, #0x30
  403834:	cbnz	w22, 40381c <ferror@plt+0x1efc>
  403838:	b	403840 <ferror@plt+0x1f20>
  40383c:	mov	x8, xzr
  403840:	mul	x8, x8, x21
  403844:	str	x8, [x19]
  403848:	cbnz	x8, 403858 <ferror@plt+0x1f38>
  40384c:	bl	4017e0 <getpgrp@plt>
  403850:	sxtw	x8, w0
  403854:	str	x8, [x19]
  403858:	mov	w0, #0x1                   	// #1
  40385c:	b	40388c <ferror@plt+0x1f6c>
  403860:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403864:	add	x1, x1, #0xdf3
  403868:	mov	w2, #0x5                   	// #5
  40386c:	mov	x0, xzr
  403870:	bl	401870 <dcgettext@plt>
  403874:	mov	x2, x0
  403878:	mov	w0, wzr
  40387c:	mov	w1, wzr
  403880:	mov	x3, x20
  403884:	bl	401620 <error@plt>
  403888:	mov	w0, wzr
  40388c:	ldp	x20, x19, [sp, #48]
  403890:	ldp	x22, x21, [sp, #32]
  403894:	ldr	x23, [sp, #16]
  403898:	ldp	x29, x30, [sp], #64
  40389c:	ret
  4038a0:	stp	x29, x30, [sp, #-64]!
  4038a4:	stp	x22, x21, [sp, #32]
  4038a8:	ldrb	w22, [x0]
  4038ac:	stp	x20, x19, [sp, #48]
  4038b0:	mov	x19, x1
  4038b4:	mov	x20, x0
  4038b8:	cmp	w22, #0x2b
  4038bc:	mov	w21, #0x1                   	// #1
  4038c0:	str	x23, [sp, #16]
  4038c4:	mov	x29, sp
  4038c8:	b.eq	4038dc <ferror@plt+0x1fbc>  // b.none
  4038cc:	cmp	w22, #0x2d
  4038d0:	mov	x23, x20
  4038d4:	b.ne	4038e4 <ferror@plt+0x1fc4>  // b.any
  4038d8:	mov	x21, #0xffffffffffffffff    	// #-1
  4038dc:	mov	x23, x20
  4038e0:	ldrb	w22, [x23, #1]!
  4038e4:	cbz	w22, 40391c <ferror@plt+0x1ffc>
  4038e8:	bl	4017a0 <__ctype_b_loc@plt>
  4038ec:	ldr	x9, [x0]
  4038f0:	mov	x8, xzr
  4038f4:	add	x10, x23, #0x1
  4038f8:	mov	w11, #0xa                   	// #10
  4038fc:	and	x12, x22, #0xff
  403900:	ldrh	w13, [x9, x12, lsl #1]
  403904:	tbz	w13, #11, 403944 <ferror@plt+0x2024>
  403908:	ldrb	w22, [x10], #1
  40390c:	madd	x8, x8, x11, x12
  403910:	sub	x8, x8, #0x30
  403914:	cbnz	w22, 4038fc <ferror@plt+0x1fdc>
  403918:	b	403920 <ferror@plt+0x2000>
  40391c:	mov	x8, xzr
  403920:	mul	x8, x8, x21
  403924:	str	x8, [x19]
  403928:	cbnz	x8, 40393c <ferror@plt+0x201c>
  40392c:	mov	w0, wzr
  403930:	bl	4015e0 <getsid@plt>
  403934:	sxtw	x8, w0
  403938:	str	x8, [x19]
  40393c:	mov	w0, #0x1                   	// #1
  403940:	b	403970 <ferror@plt+0x2050>
  403944:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403948:	add	x1, x1, #0xe0d
  40394c:	mov	w2, #0x5                   	// #5
  403950:	mov	x0, xzr
  403954:	bl	401870 <dcgettext@plt>
  403958:	mov	x2, x0
  40395c:	mov	w0, wzr
  403960:	mov	w1, wzr
  403964:	mov	x3, x20
  403968:	bl	401620 <error@plt>
  40396c:	mov	w0, wzr
  403970:	ldp	x20, x19, [sp, #48]
  403974:	ldp	x22, x21, [sp, #32]
  403978:	ldr	x23, [sp, #16]
  40397c:	ldp	x29, x30, [sp], #64
  403980:	ret
  403984:	stp	x29, x30, [sp, #-32]!
  403988:	str	x19, [sp, #16]
  40398c:	mov	x19, x1
  403990:	mov	x29, sp
  403994:	cbz	x0, 4039b8 <ferror@plt+0x2098>
  403998:	bl	401730 <strdup@plt>
  40399c:	mov	x8, x0
  4039a0:	cbnz	x0, 4039bc <ferror@plt+0x209c>
  4039a4:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4039a8:	add	x2, x2, #0x6ca
  4039ac:	mov	w0, #0x3                   	// #3
  4039b0:	mov	w1, wzr
  4039b4:	bl	401620 <error@plt>
  4039b8:	mov	x8, xzr
  4039bc:	str	x8, [x19, #8]
  4039c0:	ldr	x19, [sp, #16]
  4039c4:	mov	w0, #0x1                   	// #1
  4039c8:	ldp	x29, x30, [sp], #32
  4039cc:	ret
  4039d0:	stp	x29, x30, [sp, #-32]!
  4039d4:	stp	x20, x19, [sp, #16]
  4039d8:	mov	x20, x1
  4039dc:	mov	x19, x0
  4039e0:	mov	x29, sp
  4039e4:	cbz	x0, 403a0c <ferror@plt+0x20ec>
  4039e8:	mov	x0, x19
  4039ec:	bl	401730 <strdup@plt>
  4039f0:	cbnz	x0, 403a0c <ferror@plt+0x20ec>
  4039f4:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4039f8:	add	x2, x2, #0x6ca
  4039fc:	mov	w0, #0x3                   	// #3
  403a00:	mov	w1, wzr
  403a04:	bl	401620 <error@plt>
  403a08:	mov	x0, xzr
  403a0c:	str	x0, [x20, #8]
  403a10:	adrp	x20, 416000 <ferror@plt+0x146e0>
  403a14:	mov	x0, x19
  403a18:	str	wzr, [x20, #504]
  403a1c:	bl	401610 <get_ns_id@plt>
  403a20:	cmn	w0, #0x1
  403a24:	b.eq	403a44 <ferror@plt+0x2124>  // b.none
  403a28:	ldr	w9, [x20, #504]
  403a2c:	mov	w8, w0
  403a30:	mov	w0, #0x1                   	// #1
  403a34:	lsl	w8, w0, w8
  403a38:	orr	w8, w9, w8
  403a3c:	str	w8, [x20, #504]
  403a40:	b	403a48 <ferror@plt+0x2128>
  403a44:	mov	w0, wzr
  403a48:	ldp	x20, x19, [sp, #16]
  403a4c:	ldp	x29, x30, [sp], #32
  403a50:	ret
  403a54:	stp	x29, x30, [sp, #-48]!
  403a58:	str	x21, [sp, #16]
  403a5c:	stp	x20, x19, [sp, #32]
  403a60:	mov	x29, sp
  403a64:	mov	x20, x0
  403a68:	bl	401670 <__fpending@plt>
  403a6c:	mov	x19, x0
  403a70:	mov	x0, x20
  403a74:	bl	401920 <ferror@plt>
  403a78:	mov	w21, w0
  403a7c:	mov	x0, x20
  403a80:	bl	401690 <fclose@plt>
  403a84:	mov	w8, w0
  403a88:	cbz	w21, 403aac <ferror@plt+0x218c>
  403a8c:	cbnz	w8, 403aa4 <ferror@plt+0x2184>
  403a90:	bl	4018c0 <__errno_location@plt>
  403a94:	ldr	w8, [x0]
  403a98:	cmp	w8, #0x20
  403a9c:	b.eq	403aa4 <ferror@plt+0x2184>  // b.none
  403aa0:	str	wzr, [x0]
  403aa4:	mov	w0, #0xffffffff            	// #-1
  403aa8:	b	403acc <ferror@plt+0x21ac>
  403aac:	cmp	w8, #0x0
  403ab0:	csetm	w0, ne  // ne = any
  403ab4:	cbnz	x19, 403acc <ferror@plt+0x21ac>
  403ab8:	cbz	w8, 403acc <ferror@plt+0x21ac>
  403abc:	bl	4018c0 <__errno_location@plt>
  403ac0:	ldr	w8, [x0]
  403ac4:	cmp	w8, #0x9
  403ac8:	csetm	w0, ne  // ne = any
  403acc:	ldp	x20, x19, [sp, #32]
  403ad0:	ldr	x21, [sp, #16]
  403ad4:	ldp	x29, x30, [sp], #48
  403ad8:	ret
  403adc:	stp	x29, x30, [sp, #-48]!
  403ae0:	adrp	x8, 416000 <ferror@plt+0x146e0>
  403ae4:	stp	x20, x19, [sp, #32]
  403ae8:	ldr	x20, [x8, #544]
  403aec:	str	x21, [sp, #16]
  403af0:	mov	x29, sp
  403af4:	mov	x0, x20
  403af8:	bl	401670 <__fpending@plt>
  403afc:	mov	x19, x0
  403b00:	mov	x0, x20
  403b04:	bl	401920 <ferror@plt>
  403b08:	mov	w21, w0
  403b0c:	mov	x0, x20
  403b10:	bl	401690 <fclose@plt>
  403b14:	cbz	w21, 403b34 <ferror@plt+0x2214>
  403b18:	cbnz	w0, 403b54 <ferror@plt+0x2234>
  403b1c:	bl	4018c0 <__errno_location@plt>
  403b20:	ldr	w8, [x0]
  403b24:	cmp	w8, #0x20
  403b28:	b.eq	403b54 <ferror@plt+0x2234>  // b.none
  403b2c:	str	wzr, [x0]
  403b30:	b	403b54 <ferror@plt+0x2234>
  403b34:	cbnz	x19, 403b50 <ferror@plt+0x2230>
  403b38:	cbz	w0, 403b50 <ferror@plt+0x2230>
  403b3c:	bl	4018c0 <__errno_location@plt>
  403b40:	ldr	w8, [x0]
  403b44:	cmp	w8, #0x9
  403b48:	b.ne	403b54 <ferror@plt+0x2234>  // b.any
  403b4c:	b	403b64 <ferror@plt+0x2244>
  403b50:	cbz	w0, 403b64 <ferror@plt+0x2244>
  403b54:	bl	4018c0 <__errno_location@plt>
  403b58:	ldr	w8, [x0]
  403b5c:	cmp	w8, #0x20
  403b60:	b.ne	403be0 <ferror@plt+0x22c0>  // b.any
  403b64:	adrp	x8, 416000 <ferror@plt+0x146e0>
  403b68:	ldr	x20, [x8, #520]
  403b6c:	mov	x0, x20
  403b70:	bl	401670 <__fpending@plt>
  403b74:	mov	x19, x0
  403b78:	mov	x0, x20
  403b7c:	bl	401920 <ferror@plt>
  403b80:	mov	w21, w0
  403b84:	mov	x0, x20
  403b88:	bl	401690 <fclose@plt>
  403b8c:	cbnz	w21, 403bc0 <ferror@plt+0x22a0>
  403b90:	cbnz	x19, 403bac <ferror@plt+0x228c>
  403b94:	cbz	w0, 403bac <ferror@plt+0x228c>
  403b98:	bl	4018c0 <__errno_location@plt>
  403b9c:	ldr	w8, [x0]
  403ba0:	cmp	w8, #0x9
  403ba4:	b.eq	403bb0 <ferror@plt+0x2290>  // b.none
  403ba8:	b	403bd8 <ferror@plt+0x22b8>
  403bac:	cbnz	w0, 403bd8 <ferror@plt+0x22b8>
  403bb0:	ldp	x20, x19, [sp, #32]
  403bb4:	ldr	x21, [sp, #16]
  403bb8:	ldp	x29, x30, [sp], #48
  403bbc:	ret
  403bc0:	cbnz	w0, 403bd8 <ferror@plt+0x22b8>
  403bc4:	bl	4018c0 <__errno_location@plt>
  403bc8:	ldr	w8, [x0]
  403bcc:	cmp	w8, #0x20
  403bd0:	b.eq	403bd8 <ferror@plt+0x22b8>  // b.none
  403bd4:	str	wzr, [x0]
  403bd8:	mov	w0, #0x1                   	// #1
  403bdc:	bl	4015b0 <_exit@plt>
  403be0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403be4:	add	x1, x1, #0xe7a
  403be8:	mov	w2, #0x5                   	// #5
  403bec:	mov	x19, x0
  403bf0:	mov	x0, xzr
  403bf4:	bl	401870 <dcgettext@plt>
  403bf8:	ldr	w1, [x19]
  403bfc:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403c00:	mov	x3, x0
  403c04:	add	x2, x2, #0xe21
  403c08:	mov	w0, wzr
  403c0c:	bl	401620 <error@plt>
  403c10:	mov	w0, #0x1                   	// #1
  403c14:	bl	4015b0 <_exit@plt>
  403c18:	sub	sp, sp, #0xf0
  403c1c:	stp	x20, x19, [sp, #224]
  403c20:	mov	w20, w0
  403c24:	mov	w0, wzr
  403c28:	stp	x29, x30, [sp, #192]
  403c2c:	str	x21, [sp, #208]
  403c30:	add	x29, sp, #0xc0
  403c34:	mov	x19, x1
  403c38:	bl	4017b0 <get_ns_name@plt>
  403c3c:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403c40:	mov	x4, x0
  403c44:	add	x2, x2, #0xe86
  403c48:	add	x0, sp, #0xc
  403c4c:	mov	w1, #0x32                  	// #50
  403c50:	mov	w3, w20
  403c54:	bl	401680 <snprintf@plt>
  403c58:	add	x1, sp, #0xc
  403c5c:	add	x2, sp, #0x40
  403c60:	mov	w0, wzr
  403c64:	bl	4018e0 <__xstat@plt>
  403c68:	cbz	w0, 403c84 <ferror@plt+0x2364>
  403c6c:	bl	4018c0 <__errno_location@plt>
  403c70:	ldr	w9, [x0]
  403c74:	mov	x8, xzr
  403c78:	cmp	w9, #0x2
  403c7c:	csel	w21, wzr, w9, eq  // eq = none
  403c80:	b	403c8c <ferror@plt+0x236c>
  403c84:	ldr	x8, [sp, #72]
  403c88:	mov	w21, wzr
  403c8c:	mov	w0, #0x1                   	// #1
  403c90:	str	x8, [x19, #928]
  403c94:	bl	4017b0 <get_ns_name@plt>
  403c98:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403c9c:	mov	x4, x0
  403ca0:	add	x2, x2, #0xe86
  403ca4:	add	x0, sp, #0xc
  403ca8:	mov	w1, #0x32                  	// #50
  403cac:	mov	w3, w20
  403cb0:	bl	401680 <snprintf@plt>
  403cb4:	add	x1, sp, #0xc
  403cb8:	add	x2, sp, #0x40
  403cbc:	mov	w0, wzr
  403cc0:	bl	4018e0 <__xstat@plt>
  403cc4:	cbz	w0, 403ce0 <ferror@plt+0x23c0>
  403cc8:	bl	4018c0 <__errno_location@plt>
  403ccc:	ldr	w9, [x0]
  403cd0:	mov	x8, xzr
  403cd4:	cmp	w9, #0x2
  403cd8:	csel	w21, w21, w9, eq  // eq = none
  403cdc:	b	403ce4 <ferror@plt+0x23c4>
  403ce0:	ldr	x8, [sp, #72]
  403ce4:	mov	w0, #0x2                   	// #2
  403ce8:	str	x8, [x19, #936]
  403cec:	bl	4017b0 <get_ns_name@plt>
  403cf0:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403cf4:	mov	x4, x0
  403cf8:	add	x2, x2, #0xe86
  403cfc:	add	x0, sp, #0xc
  403d00:	mov	w1, #0x32                  	// #50
  403d04:	mov	w3, w20
  403d08:	bl	401680 <snprintf@plt>
  403d0c:	add	x1, sp, #0xc
  403d10:	add	x2, sp, #0x40
  403d14:	mov	w0, wzr
  403d18:	bl	4018e0 <__xstat@plt>
  403d1c:	cbz	w0, 403d38 <ferror@plt+0x2418>
  403d20:	bl	4018c0 <__errno_location@plt>
  403d24:	ldr	w9, [x0]
  403d28:	mov	x8, xzr
  403d2c:	cmp	w9, #0x2
  403d30:	csel	w21, w21, w9, eq  // eq = none
  403d34:	b	403d3c <ferror@plt+0x241c>
  403d38:	ldr	x8, [sp, #72]
  403d3c:	mov	w0, #0x3                   	// #3
  403d40:	str	x8, [x19, #944]
  403d44:	bl	4017b0 <get_ns_name@plt>
  403d48:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403d4c:	mov	x4, x0
  403d50:	add	x2, x2, #0xe86
  403d54:	add	x0, sp, #0xc
  403d58:	mov	w1, #0x32                  	// #50
  403d5c:	mov	w3, w20
  403d60:	bl	401680 <snprintf@plt>
  403d64:	add	x1, sp, #0xc
  403d68:	add	x2, sp, #0x40
  403d6c:	mov	w0, wzr
  403d70:	bl	4018e0 <__xstat@plt>
  403d74:	cbz	w0, 403d90 <ferror@plt+0x2470>
  403d78:	bl	4018c0 <__errno_location@plt>
  403d7c:	ldr	w9, [x0]
  403d80:	mov	x8, xzr
  403d84:	cmp	w9, #0x2
  403d88:	csel	w21, w21, w9, eq  // eq = none
  403d8c:	b	403d94 <ferror@plt+0x2474>
  403d90:	ldr	x8, [sp, #72]
  403d94:	mov	w0, #0x4                   	// #4
  403d98:	str	x8, [x19, #952]
  403d9c:	bl	4017b0 <get_ns_name@plt>
  403da0:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403da4:	mov	x4, x0
  403da8:	add	x2, x2, #0xe86
  403dac:	add	x0, sp, #0xc
  403db0:	mov	w1, #0x32                  	// #50
  403db4:	mov	w3, w20
  403db8:	bl	401680 <snprintf@plt>
  403dbc:	add	x1, sp, #0xc
  403dc0:	add	x2, sp, #0x40
  403dc4:	mov	w0, wzr
  403dc8:	bl	4018e0 <__xstat@plt>
  403dcc:	cbz	w0, 403de8 <ferror@plt+0x24c8>
  403dd0:	bl	4018c0 <__errno_location@plt>
  403dd4:	ldr	w9, [x0]
  403dd8:	mov	x8, xzr
  403ddc:	cmp	w9, #0x2
  403de0:	csel	w21, w21, w9, eq  // eq = none
  403de4:	b	403dec <ferror@plt+0x24cc>
  403de8:	ldr	x8, [sp, #72]
  403dec:	mov	w0, #0x5                   	// #5
  403df0:	str	x8, [x19, #960]
  403df4:	bl	4017b0 <get_ns_name@plt>
  403df8:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403dfc:	mov	x4, x0
  403e00:	add	x2, x2, #0xe86
  403e04:	add	x0, sp, #0xc
  403e08:	mov	w1, #0x32                  	// #50
  403e0c:	mov	w3, w20
  403e10:	bl	401680 <snprintf@plt>
  403e14:	add	x1, sp, #0xc
  403e18:	add	x2, sp, #0x40
  403e1c:	mov	w0, wzr
  403e20:	bl	4018e0 <__xstat@plt>
  403e24:	cbz	w0, 403e40 <ferror@plt+0x2520>
  403e28:	bl	4018c0 <__errno_location@plt>
  403e2c:	ldr	w9, [x0]
  403e30:	mov	x8, xzr
  403e34:	cmp	w9, #0x2
  403e38:	csel	w21, w21, w9, eq  // eq = none
  403e3c:	b	403e44 <ferror@plt+0x2524>
  403e40:	ldr	x8, [sp, #72]
  403e44:	str	x8, [x19, #968]
  403e48:	mov	w0, w21
  403e4c:	ldp	x20, x19, [sp, #224]
  403e50:	ldr	x21, [sp, #208]
  403e54:	ldp	x29, x30, [sp, #192]
  403e58:	add	sp, sp, #0xf0
  403e5c:	ret
  403e60:	stp	x29, x30, [sp, #-64]!
  403e64:	mov	x29, sp
  403e68:	stp	x19, x20, [sp, #16]
  403e6c:	adrp	x20, 415000 <ferror@plt+0x136e0>
  403e70:	add	x20, x20, #0xdd0
  403e74:	stp	x21, x22, [sp, #32]
  403e78:	adrp	x21, 415000 <ferror@plt+0x136e0>
  403e7c:	add	x21, x21, #0xdc8
  403e80:	sub	x20, x20, x21
  403e84:	mov	w22, w0
  403e88:	stp	x23, x24, [sp, #48]
  403e8c:	mov	x23, x1
  403e90:	mov	x24, x2
  403e94:	bl	401548 <dev_to_tty@plt-0x38>
  403e98:	cmp	xzr, x20, asr #3
  403e9c:	b.eq	403ec8 <ferror@plt+0x25a8>  // b.none
  403ea0:	asr	x20, x20, #3
  403ea4:	mov	x19, #0x0                   	// #0
  403ea8:	ldr	x3, [x21, x19, lsl #3]
  403eac:	mov	x2, x24
  403eb0:	add	x19, x19, #0x1
  403eb4:	mov	x1, x23
  403eb8:	mov	w0, w22
  403ebc:	blr	x3
  403ec0:	cmp	x20, x19
  403ec4:	b.ne	403ea8 <ferror@plt+0x2588>  // b.any
  403ec8:	ldp	x19, x20, [sp, #16]
  403ecc:	ldp	x21, x22, [sp, #32]
  403ed0:	ldp	x23, x24, [sp, #48]
  403ed4:	ldp	x29, x30, [sp], #64
  403ed8:	ret
  403edc:	nop
  403ee0:	ret
  403ee4:	nop
  403ee8:	adrp	x2, 416000 <ferror@plt+0x146e0>
  403eec:	mov	x1, #0x0                   	// #0
  403ef0:	ldr	x2, [x2, #480]
  403ef4:	b	401650 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403ef8 <.fini>:
  403ef8:	stp	x29, x30, [sp, #-16]!
  403efc:	mov	x29, sp
  403f00:	ldp	x29, x30, [sp], #16
  403f04:	ret
