Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sav/ASE/Carry_Look_A-head_Adder/gest_disp_isim_beh.exe -prj /home/sav/ASE/Carry_Look_A-head_Adder/gest_disp_beh.prj work.gest_disp 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/muxn_1.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/demux1_n.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/cathode_encoder.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/edge_triggered_d_n.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/counter_mod2n.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/clock_filter.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/cathode_manager.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/anode_manager.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/display_on_board.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/display.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/display_top_level.vhd" into library work
Parsing VHDL file "/home/sav/ASE/Carry_Look_A-head_Adder/gest_disp.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97700 KB
Fuse CPU Usage: 1070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity edge_triggered_d_n [\edge_triggered_d_n(16)\]
Compiling architecture behavioral of entity edge_triggered_d_n [\edge_triggered_d_n(4)\]
Compiling architecture behavioral of entity display_on_board [display_on_board_default]
Compiling package numeric_std
Compiling package math_real
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clock_filter [\clock_filter(50000000,250)\]
Compiling architecture behavioral of entity counter_mod2n [\counter_mod2n(2)\]
Compiling architecture dataflow of entity muxn_1 [\muxn_1(2)\]
Compiling architecture behavioral of entity cathode_encoder [cathode_encoder_default]
Compiling architecture structural of entity cathode_manager [cathode_manager_default]
Compiling architecture dataflow of entity demux1_n [\demux1_n(2)\]
Compiling architecture structural of entity anode_manager [anode_manager_default]
Compiling architecture structural of entity display [\display(50000000,250)\]
Compiling architecture structural of entity display_top_level [\display_top_level(50000000,250)...]
Compiling architecture behavior of entity gest_disp
Time Resolution for simulation is 1ps.
Compiled 31 VHDL Units
Built simulation executable /home/sav/ASE/Carry_Look_A-head_Adder/gest_disp_isim_beh.exe
Fuse Memory Usage: 119060 KB
Fuse CPU Usage: 1190 ms
GCC CPU Usage: 350 ms
