# ğŸ” DFT Practice â€” Scan D Flip-Flop

This project demonstrates a simple scan-enabled D Flip-Flop design with Verilog, including RTL implementation, testbench verification, and waveform simulation using ModelSim.

---

## ğŸ§  Design Description

A **Scan D Flip-Flop** adds scan functionality for Design for Testability (DFT). When `scan_enable = 1`, the value of `scan_in` is loaded into the flip-flop instead of the regular data input `d`. This design allows for controllable test patterns to be shifted into sequential elements during scan mode.

---

## ğŸ“ RTL Diagram

Generated using **Quartus Prime Lite 18.0**:

![RTL Diagram](RTL_scan_dff.png)

---

## â± Simulation Waveform

Simulated with **ModelSim - Intel FPGA Starter Edition 10.5b**:

![Waveform](wave_tb_scan_dff.png)

---

## ğŸ›  Toolchain

- Quartus Prime Lite 18.0
- ModelSim - Intel FPGA Starter Edition 10.5b

---

## ğŸ“ Folder Structure

- `scan_dff.v`ï¼šScan D Flip-Flop çš„ Verilog RTL ç¨‹å¼ç¢¼
- `tb_scan_dff.v`ï¼šTestbenchï¼Œæ¨¡æ“¬ç”¨ä¾†é©—è­‰è¨­è¨ˆçš„è¼¸å…¥èˆ‡è¡Œç‚º
- `RTL_scan_dff.png`ï¼šç”± Quartus ç”¢ç”Ÿçš„ RTL çµæ§‹åœ–
- `wave_tb_scan_dff.png`ï¼šç”± ModelSim ç”¢ç”Ÿçš„æ¨¡æ“¬æ³¢å½¢åœ–

---

## âœï¸ Author

Huichingchang  
April 2025
