INFO:sim:172 - Generating IP...
Resolving generics for 'ipCore_DCM'...
Applying external generics to 'ipCore_DCM'...
Delivering associated files for 'ipCore_DCM'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'ipCore_DCM'...
Delivered 3 files into directory
C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM
Delivered 1 file into directory
C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.5\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ipCore_DCM'...
Generating ISE project...
XCO file found: ipCore_DCM.xco
XMDF file found: ipCore_DCM_xmdf.tcl
Adding
C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM/examp
le_design/ipCore_DCM_exdes.ucf -view all -origin_type created
Adding
C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM/examp
le_design/ipCore_DCM_exdes.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM/e
   xample_design/ipCore_DCM_exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM.asy
-view all -origin_type imported
Adding
C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM.v
   hd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Ivan/Desktop/fpgaE6Review/Practica8/ipcore_dir/tmp/_cg/ipCore_DCM.vho
-view all -origin_type imported
WARNING: This core does not have a top level called "/ipCore_DCM"
WARNING: Top level has been set to "/ipCore_DCM_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ipCore_DCM'.
