{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649523053897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649523053913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 09 22:20:53 2022 " "Processing started: Sat Apr 09 22:20:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649523053913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523053913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pd_project1 -c pd_project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pd_project1 -c pd_project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523053913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649523054361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649523054361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ctrl_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ctrl_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "v/ctrl_unit.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/ctrl_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux16_8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux16_8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_8to1 " "Found entity 1: mux16_8to1" {  } { { "v/mux16_8to1.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/mux16_8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "v/reg_file.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "v/instr_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file v/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "v/data_memory.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "v/control.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file v/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "v/alu.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063304 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux v/mux.v " "Entity \"mux\" obtained from \"v/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "v/mux.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1649523063320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "v/mux.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16 " "Found entity 1: add16" {  } { { "v/add16.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sign_ext6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sign_ext6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext6 " "Found entity 1: sign_ext6" {  } { { "v/sign_ext6.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sign_ext6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sign_ext9.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sign_ext9.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext9 " "Found entity 1: sign_ext9" {  } { { "v/sign_ext9.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sign_ext9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_project1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pd_project1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pd_project1 " "Found entity 1: pd_project1" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "v/mux16.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/alu_op_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/alu_op_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_op_ctrl " "Found entity 1: alu_op_ctrl" {  } { { "v/alu_op_ctrl.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/alu_op_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "v/mux3.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "v/pc.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/cz.v 1 1 " "Found 1 design units, including 1 entities, in source file v/cz.v" { { "Info" "ISGN_ENTITY_NAME" "1 cz " "Found entity 1: cz" {  } { { "v/cz.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/cz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux16_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mux16_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_4to1 " "Found entity 1: mux16_4to1" {  } { { "v/mux16_4to1.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/mux16_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pc_inc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pc_inc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_inc " "Found entity 1: pc_inc" {  } { { "v/pc_inc.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/pc_inc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/nop_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/nop_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nop_wr " "Found entity 1: nop_wr" {  } { { "v/nop_wr.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/nop_wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reg_file2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reg_file2.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file2 " "Found entity 1: reg_file2" {  } { { "v/reg_file2.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/reg_file2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/nop_reg_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/nop_reg_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nop_reg_wr " "Found entity 1: nop_reg_wr" {  } { { "v/nop_reg_wr.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/nop_reg_wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649523063383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_15 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_15\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_14 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_14\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_13 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_13\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_12 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_12\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_11 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_11\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_10 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_10\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_9 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_9\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_8 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_8\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_7 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_7\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_6 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_6\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_5 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_5\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_4 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_4\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_3 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_3\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_2 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_2\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_1 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_1\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_3_0 sll.v(14) " "Verilog HDL Implicit Net warning at sll.v(14): created implicit net for \"y_3_0\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_15 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_15\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_14 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_14\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_13 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_13\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_12 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_12\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_11 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_11\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_10 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_10\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_9 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_9\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_8 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_8\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_7 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_7\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_6 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_6\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_5 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_5\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_4 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_4\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_3 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_3\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_2 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_2\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_1 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_1\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_2_0 sll.v(15) " "Verilog HDL Implicit Net warning at sll.v(15): created implicit net for \"y_2_0\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_15 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_15\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_14 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_14\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_13 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_13\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_12 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_12\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_11 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_11\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_10 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_10\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_9 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_9\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_8 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_8\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_7 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_7\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_6 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_6\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_5 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_5\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_4 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_4\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_3 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_3\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_2 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_2\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_1 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_1\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_1_0 sll.v(16) " "Verilog HDL Implicit Net warning at sll.v(16): created implicit net for \"y_1_0\"" {  } { { "v/sll.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pd_project1 " "Elaborating entity \"pd_project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649523063429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cz cz:cz_reg " "Elaborating entity \"cz\" for hierarchy \"cz:cz_reg\"" {  } { { "pd_project1.bdf" "cz_reg" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 224 712 840 368 "cz_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "pd_project1.bdf" "alu" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 224 408 616 336 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 mux16:m5 " "Elaborating entity \"mux16\" for hierarchy \"mux16:m5\"" {  } { { "pd_project1.bdf" "m5" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 176 184 344 288 "m5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:ctrl_block " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:ctrl_block\"" {  } { { "pd_project1.bdf" "ctrl_block" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { -376 -880 -664 -72 "ctrl_block" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instr_memory " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instr_memory\"" {  } { { "pd_project1.bdf" "instr_memory" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 256 -1216 -1016 336 "instr_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063507 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instr_mem.v(19) " "Net \"rom.data_a\" at instr_mem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "v/instr_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/instr_mem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649523063507 "|pd_project1|instr_mem:instr_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instr_mem.v(19) " "Net \"rom.waddr_a\" at instr_mem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "v/instr_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/instr_mem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649523063507 "|pd_project1|instr_mem:instr_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instr_mem.v(19) " "Net \"rom.we_a\" at instr_mem.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "v/instr_mem.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/instr_mem.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649523063507 "|pd_project1|instr_mem:instr_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:prog_counter " "Elaborating entity \"pc\" for hierarchy \"pc:prog_counter\"" {  } { { "pd_project1.bdf" "prog_counter" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 256 -1472 -1280 336 "prog_counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_8to1 mux16_8to1:m7 " "Elaborating entity \"mux16_8to1\" for hierarchy \"mux16_8to1:m7\"" {  } { { "pd_project1.bdf" "m7" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { -128 864 1024 16 "m7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_inc pc_inc:pc_incrementer " "Elaborating entity \"pc_inc\" for hierarchy \"pc_inc:pc_incrementer\"" {  } { { "pd_project1.bdf" "pc_incrementer" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 160 -1216 -1016 240 "pc_incrementer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add16 add16:add1 " "Elaborating entity \"add16\" for hierarchy \"add16:add1\"" {  } { { "pd_project1.bdf" "add1" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { -128 368 536 -48 "add1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext9 sign_ext9:sgn_ext_imm9 " "Elaborating entity \"sign_ext9\" for hierarchy \"sign_ext9:sgn_ext_imm9\"" {  } { { "pd_project1.bdf" "sgn_ext_imm9" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 440 -808 -648 520 "sgn_ext_imm9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext6 sign_ext6:sgn_ext_imm6 " "Elaborating entity \"sign_ext6\" for hierarchy \"sign_ext6:sgn_ext_imm6\"" {  } { { "pd_project1.bdf" "sgn_ext_imm6" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 360 -808 -648 440 "sgn_ext_imm6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:register_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:register_file\"" {  } { { "pd_project1.bdf" "register_file" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 176 -360 -104 320 "register_file" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nop_reg_wr nop_reg_wr:inst12 " "Elaborating entity \"nop_reg_wr\" for hierarchy \"nop_reg_wr:inst12\"" {  } { { "pd_project1.bdf" "inst12" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 328 -320 -144 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_op_ctrl alu_op_ctrl:alu_control_unit " "Elaborating entity \"alu_op_ctrl\" for hierarchy \"alu_op_ctrl:alu_control_unit\"" {  } { { "pd_project1.bdf" "alu_control_unit" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 368 408 616 512 "alu_control_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:m2 " "Elaborating entity \"mux3\" for hierarchy \"mux3:m2\"" {  } { { "pd_project1.bdf" "m2" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 224 -584 -432 368 "m2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_4to1 mux16_4to1:m8 " "Elaborating entity \"mux16_4to1\" for hierarchy \"mux16_4to1:m8\"" {  } { { "pd_project1.bdf" "m8" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 192 1552 1712 336 "m8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "pd_project1.bdf" "data_mem" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 224 1160 1440 336 "data_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.v(25) " "Verilog HDL assignment warning at data_memory.v(25): truncated value with size 32 to match size of target (16)" {  } { { "v/data_memory.v" "" { Text "C:/Users/adity/Desktop/pd_project1/v/data_memory.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649523063601 "|data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll sll:barrel_shifter " "Elaborating entity \"sll\" for hierarchy \"sll:barrel_shifter\"" {  } { { "pd_project1.bdf" "barrel_shifter" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 288 160 344 368 "barrel_shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux sll:barrel_shifter\|mux:m_3_15 " "Elaborating entity \"mux\" for hierarchy \"sll:barrel_shifter\|mux:m_3_15\"" {  } { { "v/sll.v" "m_3_15" { Text "C:/Users/adity/Desktop/pd_project1/v/sll.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nop_wr nop_wr:c_nop_wr " "Elaborating entity \"nop_wr\" for hierarchy \"nop_wr:c_nop_wr\"" {  } { { "pd_project1.bdf" "c_nop_wr" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 384 776 952 464 "c_nop_wr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file2 reg_file2:inst " "Elaborating entity \"reg_file2\" for hierarchy \"reg_file2:inst\"" {  } { { "pd_project1.bdf" "inst" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 584 -888 -632 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523063648 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:data_mem\|ram " "RAM logic \"data_memory:data_mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "v/data_memory.v" "ram" { Text "C:/Users/adity/Desktop/pd_project1/v/data_memory.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1649523064054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_file:register_file\|reg_array " "RAM logic \"reg_file:register_file\|reg_array\" is uninferred due to asynchronous read logic" {  } { { "v/reg_file.v" "reg_array" { Text "C:/Users/adity/Desktop/pd_project1/v/reg_file.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1649523064054 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instr_mem:instr_memory\|rom " "RAM logic \"instr_mem:instr_memory\|rom\" is uninferred due to inappropriate RAM size" {  } { { "v/instr_mem.v" "rom" { Text "C:/Users/adity/Desktop/pd_project1/v/instr_mem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1649523064054 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1649523064054 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/Users/adity/Desktop/pd_project1/db/pd_project1.ram0_reg_file_c5668544.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/Users/adity/Desktop/pd_project1/db/pd_project1.ram0_reg_file_c5668544.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1649523064164 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649523066757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[5\] GND " "Pin \"instr\[5\]\" is stuck at GND" {  } { { "pd_project1.bdf" "" { Schematic "C:/Users/adity/Desktop/pd_project1/pd_project1.bdf" { { 408 -1176 -1000 424 "instr\[15..0\]" "" } { 208 -408 -360 225 "instr\[8..6\]" "" } { 456 -952 -808 473 "instr\[8..0\]" "" } { 256 -952 -584 273 "instr\[11..9\]" "" } { 240 -952 -584 257 "instr\[8..6\]" "" } { 224 -424 -357 241 "instr\[11..9\]" "" } { -368 -952 -880 -344 "instr\[15..12\]" "" } { -344 -952 -880 -327 "instr\[1..0\]" "" } { -328 -976 -952 184 "instr\[15..0\]" "" } { 272 -1016 -952 289 "instr\[15..0\]" "" } { 272 -952 -584 289 "instr\[5..3\]" "" } { 400 328 408 417 "instr\[1\]" "" } { 416 328 408 433 "instr\[0\]" "" } { 376 -952 -808 393 "instr\[5..0\]" "" } { 616 -936 -888 633 "instr\[8..6\]" "" } { 632 -952 -885 649 "instr\[11..9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649523069491 "|pd_project1|instr[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649523069491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649523069725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649523071825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649523071825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6617 " "Implemented 6617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649523072324 ""} { "Info" "ICUT_CUT_TM_OPINS" "279 " "Implemented 279 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649523072324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6337 " "Implemented 6337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649523072324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649523072324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649523072356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 09 22:21:12 2022 " "Processing ended: Sat Apr 09 22:21:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649523072356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649523072356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649523072356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649523072356 ""}
