
---------- Begin Simulation Statistics ----------
host_inst_rate                                 122347                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333808                       # Number of bytes of host memory used
host_seconds                                   163.47                       # Real time elapsed on the host
host_tick_rate                              627380438                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.102557                       # Number of seconds simulated
sim_ticks                                102557490000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31797.681702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 28514.275778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2083890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   112093664500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4181                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 100399734500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521034                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 85355.886442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 82548.506282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     670470488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             3000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    400772998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4855                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 15954.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 73343.402930                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672462                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             546                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       175498                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     40045498                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 31916.756528                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 28588.678628                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369336                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    112764134988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598581                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533070                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 100800507498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597365                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.624978                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            639.977265                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902406                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 31916.756528                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 28588.678628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369336                       # number of overall hits
system.cpu.dcache.overall_miss_latency   112764134988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598581                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533070                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 100800507498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597365                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525889                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524226                       # number of replacements
system.cpu.dcache.sampled_refs                3525076                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                639.977265                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370478                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13525720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 38983.955291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 34901.801278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13520173                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      216244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5547                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               383                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    180198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5163                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        72500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2618.158985                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        72500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13525720                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 38983.955291                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 34901.801278                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13520173                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       216244000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000410                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5547                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                383                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    180198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5163                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.367047                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            187.928204                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13525720                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 38983.955291                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 34901.801278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13520173                       # number of overall hits
system.cpu.icache.overall_miss_latency      216244000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000410                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5547                       # number of overall misses
system.cpu.icache.overall_mshr_hits               383                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    180198000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5164                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                187.928204                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13520173                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 97659.240207                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    317119573096                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               3247205                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     79226.417430                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 63718.301139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            3                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            319995500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.999258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       4039                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       257294500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.999010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4038                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       78741.995812                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  97944.412706                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2786429                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            58250887500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.209792                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       739769                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    312665                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       41832352500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.121123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  427103                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     919                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    72653.971708                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 57193.144723                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            66769000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       919                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       52560500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  919                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.757906                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530240                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        78744.626301                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   97623.856233                       # average overall mshr miss latency
system.l2.demand_hits                         2786432                       # number of demand (read+write) hits
system.l2.demand_miss_latency             58570883000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.210696                       # miss rate for demand accesses
system.l2.demand_misses                        743808                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     312666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        42089647000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.122128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   431141                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.266353                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000608                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4363.932590                       # Average occupied blocks per context
system.l2.occ_blocks::1                      9.960042                       # Average occupied blocks per context
system.l2.overall_accesses                    3530240                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       78744.626301                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  97655.092831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2786432                       # number of overall hits
system.l2.overall_miss_latency            58570883000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.210696                       # miss rate for overall accesses
system.l2.overall_misses                       743808                       # number of overall misses
system.l2.overall_mshr_hits                    312666                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      359209220096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.041954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3678346                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.857225                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2783584                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      5839825                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      9481623                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3363360                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       278416                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3673348                       # number of replacements
system.l2.sampled_refs                        3677779                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4373.892632                       # Cycle average of tags in use
system.l2.total_refs                          2787410                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 99843876                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        3977792                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4163068                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20460                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5241883                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5387520                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53640                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        74682                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     41436691                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.248904                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.743740                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     35019565     84.51%     84.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      4007928      9.67%     94.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1905785      4.60%     98.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138078      0.33%     99.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91628      0.22%     99.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       109394      0.26%     99.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        58339      0.14%     99.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31292      0.08%     99.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        74682      0.18%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     41436691                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20118                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21890337                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    10.527110                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              10.527110                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     26707082                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        89706                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     34010085                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7680714                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6431889                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2935945                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1427                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       617005                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3996863                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3405739                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591124                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3829496                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3238987                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590509                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167367                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            166752                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             615                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5387520                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3251928                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10582054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4351                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35338192                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        316584                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.051178                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3251928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4031432                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.335687                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     44372636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.796396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.023104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       37042570     83.48%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         935914      2.11%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74495      0.17%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          63076      0.14%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        3905409      8.80%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          55883      0.13%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82009      0.18%     95.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35285      0.08%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2177995      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     44372636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              60898467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2328668                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              362540                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.135584                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4003262                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167367                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12071131                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13658380                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654554                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7901202                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.129745                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14250616                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        22944                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      17141092                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8756694                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        19401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       183384                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32621817                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3835895                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18948                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14273081                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       454055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          814                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2935945                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1034847                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         6755                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32707                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          577                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6245761                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        39288                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          577                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.094993                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.094993                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10275716     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4239      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3840535     26.87%     98.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169135      1.18%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14292029                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8891                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000622                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           68      0.76%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5019     56.45%     57.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3804     42.78%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     44372636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.322091                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.718953                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     34405679     77.54%     77.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7379012     16.63%     94.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1264756      2.85%     97.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1031295      2.32%     99.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       190209      0.43%     99.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86185      0.19%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10870      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4401      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          229      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     44372636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.135764                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32259276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14292029                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22240359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          469                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31594589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3251989                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3251928                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              61                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66239                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2656                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8756694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       183384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              105271103                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     22771238                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4114895                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8259095                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        28046                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          911                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53221540                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33039874                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27491366                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6472866                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2935945                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3933480                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19235422                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7499335                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1064256                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
