// Generated by CIRCT firtool-1.43.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IDU(	// <stdin>:3:10
  input         from_IFU_valid,	// src/main/scala/rv32e/IDU.scala:14:23
  input  [31:0] from_IFU_bits_inst,	// src/main/scala/rv32e/IDU.scala:14:23
                from_IFU_bits_pc,	// src/main/scala/rv32e/IDU.scala:14:23
  output        to_ISU_valid,	// src/main/scala/rv32e/IDU.scala:15:23
  output [31:0] to_ISU_bits_imm,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_pc,	// src/main/scala/rv32e/IDU.scala:15:23
  output [4:0]  to_ISU_bits_rs1,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_rs2,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_rd,	// src/main/scala/rv32e/IDU.scala:15:23
  output        to_ISU_bits_ctrl_sig_reg_wen,	// src/main/scala/rv32e/IDU.scala:15:23
  output [2:0]  to_ISU_bits_ctrl_sig_fu_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output        to_ISU_bits_ctrl_sig_mem_wen,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_is_ebreak,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_not_impl,	// src/main/scala/rv32e/IDU.scala:15:23
  output [1:0]  to_ISU_bits_ctrl_sig_src1_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_src2_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [3:0]  to_ISU_bits_ctrl_sig_alu_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_lsu_op,	// src/main/scala/rv32e/IDU.scala:15:23
                to_ISU_bits_ctrl_sig_bru_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [2:0]  to_ISU_bits_ctrl_sig_csr_op,	// src/main/scala/rv32e/IDU.scala:15:23
  output [3:0]  to_ISU_bits_ctrl_sig_mdu_op	// src/main/scala/rv32e/IDU.scala:15:23
);

  wire [19:0]      _GEN = {20{from_IFU_bits_inst[31]}};	// src/main/scala/rv32e/IDU.scala:30:{29,52}
  wire [29:0]      _GEN_0 = ~(from_IFU_bits_inst[31:2]);	// src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/rv32e/IDU.scala:14:23
  wire [7:0]       _GEN_1 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_2 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_3 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_4 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[10]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_5 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_6 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0]      _GEN_7 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_8 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [5:0]       _GEN_9 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_10 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_11 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_12 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_13 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [6:0]       _GEN_14 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     from_IFU_bits_inst[3],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _GEN_15 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[5],
     _GEN_0[6],
     _GEN_0[7],
     _GEN_0[8],
     _GEN_0[9],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[13],
     _GEN_0[14],
     _GEN_0[15],
     _GEN_0[16],
     _GEN_0[17],
     _GEN_0[18],
     _GEN_0[19],
     _GEN_0[20],
     _GEN_0[21],
     _GEN_0[22],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_16 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_17 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_18 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_19 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     _GEN_0[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_20 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_21 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_22 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[13],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_23 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[13],
     _GEN_0[12],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_24 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     _GEN_0[10],
     from_IFU_bits_inst[13],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_25 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[10],
     from_IFU_bits_inst[13],
     _GEN_0[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_26 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_27 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_28 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[11],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_29 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     _GEN_0[10],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [12:0]      _GEN_30 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[14],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_31 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     _GEN_0[10],
     from_IFU_bits_inst[14],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0]       _GEN_32 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [8:0]       _GEN_33 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[10],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_34 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     from_IFU_bits_inst[14],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [9:0]       _GEN_35 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     _GEN_0[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     from_IFU_bits_inst[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [31:0]      _GEN_36 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[5],
     _GEN_0[6],
     _GEN_0[7],
     _GEN_0[8],
     _GEN_0[9],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[13],
     _GEN_0[14],
     _GEN_0[15],
     _GEN_0[16],
     _GEN_0[17],
     from_IFU_bits_inst[20],
     _GEN_0[19],
     _GEN_0[20],
     _GEN_0[21],
     _GEN_0[22],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [14:0]      _GEN_37 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     _GEN_0[10],
     from_IFU_bits_inst[25],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _GEN_38 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     from_IFU_bits_inst[25],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _GEN_39 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     _GEN_0[12],
     from_IFU_bits_inst[25],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _GEN_40 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     from_IFU_bits_inst[14],
     from_IFU_bits_inst[25],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _GEN_41 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[5],
     _GEN_0[6],
     _GEN_0[7],
     _GEN_0[8],
     _GEN_0[9],
     _GEN_0[10],
     _GEN_0[12],
     _GEN_0[13],
     _GEN_0[14],
     _GEN_0[15],
     _GEN_0[16],
     _GEN_0[17],
     _GEN_0[18],
     from_IFU_bits_inst[21],
     _GEN_0[20],
     _GEN_0[21],
     _GEN_0[22],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     from_IFU_bits_inst[28],
     from_IFU_bits_inst[29],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [30:0]      _GEN_42 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     _GEN_0[5],
     _GEN_0[6],
     _GEN_0[7],
     _GEN_0[8],
     _GEN_0[9],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[13],
     _GEN_0[14],
     _GEN_0[15],
     _GEN_0[16],
     _GEN_0[17],
     _GEN_0[18],
     from_IFU_bits_inst[21],
     _GEN_0[20],
     _GEN_0[21],
     _GEN_0[22],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     from_IFU_bits_inst[28],
     from_IFU_bits_inst[29],
     _GEN_0[28],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [16:0]      _GEN_43 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     _GEN_0[4],
     _GEN_0[10],
     _GEN_0[11],
     _GEN_0[12],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     from_IFU_bits_inst[30],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _GEN_44 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[3],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     from_IFU_bits_inst[14],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     from_IFU_bits_inst[30],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [15:0]      _GEN_45 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     _GEN_0[0],
     _GEN_0[1],
     from_IFU_bits_inst[4],
     _GEN_0[4],
     from_IFU_bits_inst[12],
     _GEN_0[11],
     from_IFU_bits_inst[14],
     _GEN_0[23],
     _GEN_0[24],
     _GEN_0[25],
     _GEN_0[26],
     _GEN_0[27],
     from_IFU_bits_inst[30],
     _GEN_0[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [7:0][31:0] _GEN_46 =
    {{32'h0},
     {32'h0},
     {{{12{from_IFU_bits_inst[31]}},
       from_IFU_bits_inst[19:12],
       from_IFU_bits_inst[20],
       from_IFU_bits_inst[30:21],
       1'h0}},
     {{from_IFU_bits_inst[31:12], 12'h0}},
     {{_GEN,
       from_IFU_bits_inst[7],
       from_IFU_bits_inst[30:25],
       from_IFU_bits_inst[11:8],
       1'h0}},
     {{_GEN, from_IFU_bits_inst[31:25], from_IFU_bits_inst[11:7]}},
     {{_GEN, from_IFU_bits_inst[31:20]}},
     {32'h0}};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rv32e/IDU.scala:30:{24,29,52,77}, :31:{24,77,105}, :32:{24,77,100,128}, :33:{24,43,57}, :34:{24,101,129,153}
  assign to_ISU_valid = from_IFU_valid;	// <stdin>:3:10
  assign to_ISU_bits_imm =
    _GEN_46[{{&_GEN_1,
              &_GEN_2,
              &_GEN_4,
              &_GEN_6,
              &_GEN_7,
              &_GEN_10,
              &_GEN_13,
              &_GEN_20,
              &_GEN_21,
              &_GEN_25,
              &_GEN_30,
              &_GEN_32,
              &_GEN_34,
              &_GEN_41} == 14'h0,
             {&_GEN_1,
              &{from_IFU_bits_inst[0],
                from_IFU_bits_inst[1],
                _GEN_0[0],
                _GEN_0[1],
                _GEN_0[3],
                _GEN_0[4],
                _GEN_0[10],
                _GEN_0[12]},
              &_GEN_4,
              &_GEN_6,
              &_GEN_7,
              &_GEN_9,
              &_GEN_13,
              &_GEN_14,
              &_GEN_20,
              &_GEN_21,
              &_GEN_25,
              &_GEN_30,
              &_GEN_34,
              &_GEN_41} == 14'h0,
             |{&_GEN_3,
               &_GEN_5,
               &_GEN_12,
               &_GEN_13,
               &_GEN_14,
               &_GEN_16,
               &_GEN_17,
               &_GEN_19,
               &_GEN_20,
               &_GEN_22,
               &_GEN_25,
               &_GEN_26,
               &_GEN_28,
               &_GEN_29,
               &_GEN_33,
               &_GEN_35,
               &_GEN_42,
               &_GEN_44}}];	// <stdin>:3:10, src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:111:36
  assign to_ISU_bits_pc = from_IFU_bits_pc;	// <stdin>:3:10
  assign to_ISU_bits_rs1 = from_IFU_bits_inst[19:15];	// <stdin>:3:10, src/main/scala/rv32e/IDU.scala:119:42
  assign to_ISU_bits_rs2 = from_IFU_bits_inst[24:20];	// <stdin>:3:10, src/main/scala/rv32e/IDU.scala:120:42
  assign to_ISU_bits_rd = from_IFU_bits_inst[11:7];	// <stdin>:3:10, src/main/scala/rv32e/IDU.scala:31:105
  assign to_ISU_bits_ctrl_sig_reg_wen =
    |{&_GEN_3,
      &_GEN_5,
      &_GEN_8,
      &_GEN_9,
      &_GEN_13,
      &_GEN_14,
      &_GEN_16,
      &_GEN_17,
      &_GEN_18,
      &_GEN_20,
      &_GEN_22,
      &_GEN_23,
      &_GEN_25,
      &_GEN_26,
      &_GEN_27,
      &_GEN_28,
      &_GEN_29,
      &_GEN_31,
      &_GEN_37,
      &_GEN_38,
      &_GEN_39,
      &_GEN_40,
      &_GEN_43,
      &_GEN_44,
      &_GEN_45};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_fu_op =
    {|{&_GEN_3,
       &_GEN_11,
       &_GEN_15,
       &_GEN_16,
       &_GEN_20,
       &_GEN_24,
       &_GEN_25,
       &_GEN_28,
       &_GEN_36,
       &_GEN_42},
     |{&_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_19,
       &_GEN_33,
       &_GEN_35,
       &_GEN_37,
       &_GEN_38,
       &_GEN_39,
       &_GEN_40},
     |{&_GEN_5,
       &_GEN_8,
       &_GEN_9,
       &_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_15,
       &_GEN_17,
       &_GEN_18,
       &_GEN_19,
       &_GEN_20,
       &_GEN_22,
       &_GEN_23,
       &_GEN_25,
       &_GEN_26,
       &_GEN_27,
       &_GEN_29,
       &_GEN_31,
       &_GEN_33,
       &_GEN_35,
       &_GEN_36,
       &_GEN_42,
       &_GEN_43,
       &_GEN_44,
       &_GEN_45}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:136:50
  assign to_ISU_bits_ctrl_sig_mem_wen = |{&_GEN_11, &_GEN_24};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_is_ebreak = &_GEN_36;	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}
  assign to_ISU_bits_ctrl_sig_not_impl =
    {&_GEN_1,
     &_GEN_2,
     &_GEN_4,
     &_GEN_6,
     &_GEN_7,
     &_GEN_9,
     &_GEN_10,
     &{from_IFU_bits_inst[0],
       from_IFU_bits_inst[1],
       _GEN_0[0],
       _GEN_0[1],
       from_IFU_bits_inst[5],
       _GEN_0[5],
       _GEN_0[6],
       _GEN_0[7],
       _GEN_0[8],
       _GEN_0[9],
       _GEN_0[11],
       _GEN_0[12],
       _GEN_0[13],
       _GEN_0[14],
       _GEN_0[15],
       _GEN_0[16],
       _GEN_0[17],
       _GEN_0[19],
       _GEN_0[20],
       _GEN_0[21],
       _GEN_0[22],
       _GEN_0[23],
       _GEN_0[24],
       _GEN_0[25],
       _GEN_0[26],
       _GEN_0[27],
       _GEN_0[28],
       _GEN_0[29]},
     &_GEN_13,
     &_GEN_14,
     &_GEN_20,
     &_GEN_21,
     &_GEN_25,
     &_GEN_30,
     &_GEN_32,
     &_GEN_34,
     &_GEN_41} == 17'h0;	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}
  assign to_ISU_bits_ctrl_sig_src1_op =
    {|{&_GEN_3,
       &_GEN_5,
       &_GEN_8,
       &_GEN_11,
       &_GEN_13,
       &_GEN_16,
       &_GEN_17,
       &_GEN_18,
       &_GEN_22,
       &_GEN_23,
       &_GEN_24,
       &_GEN_26,
       &_GEN_27,
       &_GEN_28,
       &_GEN_29,
       &_GEN_31,
       &_GEN_37,
       &_GEN_38,
       &_GEN_39,
       &_GEN_40,
       &_GEN_43,
       &_GEN_44,
       &_GEN_45},
     |{&{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         from_IFU_bits_inst[2],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         _GEN_0[3],
         _GEN_0[4]},
       &_GEN_12,
       &_GEN_14,
       &_GEN_19,
       &_GEN_33,
       &_GEN_35}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:132:50
  assign to_ISU_bits_ctrl_sig_src2_op =
    {|{&_GEN_3,
       &_GEN_5,
       &_GEN_8,
       &_GEN_9,
       &_GEN_11,
       &_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_16,
       &_GEN_17,
       &_GEN_18,
       &_GEN_19,
       &_GEN_22,
       &_GEN_23,
       &_GEN_24,
       &_GEN_26,
       &_GEN_27,
       &_GEN_28,
       &_GEN_29,
       &_GEN_31,
       &_GEN_33,
       &_GEN_35,
       &_GEN_37,
       &_GEN_38,
       &_GEN_39,
       &_GEN_40,
       &_GEN_43,
       &_GEN_44,
       &_GEN_45},
     |{&_GEN_3,
       &_GEN_5,
       &_GEN_9,
       &_GEN_11,
       &_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_16,
       &_GEN_17,
       &_GEN_19,
       &_GEN_22,
       &_GEN_24,
       &_GEN_26,
       &_GEN_28,
       &_GEN_29,
       &_GEN_33,
       &_GEN_35,
       &_GEN_44}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:131:50
  assign to_ISU_bits_ctrl_sig_alu_op =
    {|{&_GEN_17, &_GEN_18, &_GEN_44, &_GEN_45},
     |{&_GEN_22, &_GEN_23, &_GEN_29, &_GEN_31},
     |{&_GEN_22, &_GEN_23, &_GEN_26, &_GEN_27, &_GEN_43, &_GEN_44, &_GEN_45},
     |{&_GEN_3,
       &_GEN_5,
       &_GEN_8,
       &_GEN_9,
       &_GEN_11,
       &_GEN_12,
       &_GEN_13,
       &_GEN_14,
       &_GEN_16,
       &_GEN_19,
       &_GEN_24,
       &_GEN_26,
       &_GEN_27,
       &_GEN_28,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         _GEN_0[3],
         _GEN_0[4],
         _GEN_0[11],
         from_IFU_bits_inst[14],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]},
       &_GEN_33,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         _GEN_0[4],
         from_IFU_bits_inst[12],
         from_IFU_bits_inst[14],
         _GEN_0[23],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]},
       &_GEN_35}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:133:50
  assign to_ISU_bits_ctrl_sig_lsu_op =
    {&_GEN_24,
     |{&_GEN_11, &_GEN_28},
     |{&_GEN_11,
       &_GEN_16,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         _GEN_0[3],
         _GEN_0[4],
         _GEN_0[10],
         from_IFU_bits_inst[13],
         _GEN_0[12]}},
     |{&_GEN_3,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         from_IFU_bits_inst[5],
         _GEN_0[4],
         from_IFU_bits_inst[12],
         _GEN_0[11],
         _GEN_0[12]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         _GEN_0[3],
         _GEN_0[4],
         from_IFU_bits_inst[12],
         _GEN_0[11],
         from_IFU_bits_inst[14]}}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:135:50
  assign to_ISU_bits_ctrl_sig_bru_op =
    {&_GEN_35,
     |{&_GEN_19, &_GEN_33},
     |{&_GEN_12,
       &_GEN_13,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         from_IFU_bits_inst[5],
         from_IFU_bits_inst[6],
         from_IFU_bits_inst[12],
         _GEN_0[11],
         from_IFU_bits_inst[14]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         _GEN_0[2],
         from_IFU_bits_inst[5],
         from_IFU_bits_inst[6],
         _GEN_0[10],
         from_IFU_bits_inst[13],
         from_IFU_bits_inst[14]}},
     |{&_GEN_12, &_GEN_14, &_GEN_33}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:134:50
  assign to_ISU_bits_ctrl_sig_csr_op =
    {&_GEN_25, |{&_GEN_20, &_GEN_42}, |{&_GEN_15, &_GEN_20}};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:126:50
  assign to_ISU_bits_ctrl_sig_mdu_op =
    {&_GEN_40,
     |{&_GEN_39,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         _GEN_0[4],
         _GEN_0[10],
         from_IFU_bits_inst[14],
         from_IFU_bits_inst[25],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         _GEN_0[4],
         _GEN_0[11],
         from_IFU_bits_inst[14],
         from_IFU_bits_inst[25],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]}},
     |{&_GEN_38,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         _GEN_0[0],
         _GEN_0[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         _GEN_0[4],
         _GEN_0[10],
         from_IFU_bits_inst[13],
         from_IFU_bits_inst[25],
         _GEN_0[24],
         _GEN_0[25],
         _GEN_0[26],
         _GEN_0[27],
         _GEN_0[28],
         _GEN_0[29]}},
     &_GEN_37};	// <stdin>:3:10, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rv32e/IDU.scala:125:50
endmodule

