library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity sum4bits_test is
port (A, B : in std_logic_vector(3 downto 0);
Cin : in std_logic;
Cout : out std_logic);
end sum4bits_test;

architecture arqsum4t is

component BCD 
port ( HEXA : in  STD_LOGIC_VECTOR (3 downto 0);
       LED : out STD_LOGIC_VECTOR (6 downto 0));
end component ;

component full_adder4 
port (A, B : in std_logic_vector(3 downto 0);
Sum : out std_logic_vector(3 downto 0);
Cout : out std_logic);
end component;

component bi_de 
port ( BI : in  STD_LOGIC_VECTOR (4 downto 0);
       DE : out STD_LOGIC_VECTOR (7 downto 0));
end component;

signal  : std_logic;