--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35481 paths analyzed, 1149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.789ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_24 (SLICE_X5Y21.A4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.771ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X6Y11.B3       net (fanout=17)       2.445   inst_wd<4>
    SLICE_X6Y11.B        Tilo                  0.203   seq_/rf_/rf_3<48>
                                                       seq_/rf_/Mmux_o_data_a11
    DSP48_X0Y4.B0        net (fanout=6)        0.719   seq_tx_data<0>
    DSP48_X0Y4.M8        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X5Y21.A4       net (fanout=4)        1.327   seq_/alu_/mult_data<8>
    SLICE_X5Y21.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT151
                                                       seq_/rf_/rf_3_24
    -------------------------------------------------  ---------------------------
    Total                                      8.771ns (4.280ns logic, 4.491ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.568ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X5Y14.B3       net (fanout=17)       2.204   inst_wd<4>
    SLICE_X5Y14.B        Tilo                  0.259   seq_/rf_/rf_3<53>
                                                       seq_/rf_/Mmux_o_data_a81
    DSP48_X0Y4.B1        net (fanout=6)        0.701   seq_tx_data<1>
    DSP48_X0Y4.M8        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X5Y21.A4       net (fanout=4)        1.327   seq_/alu_/mult_data<8>
    SLICE_X5Y21.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT151
                                                       seq_/rf_/rf_3_24
    -------------------------------------------------  ---------------------------
    Total                                      8.568ns (4.336ns logic, 4.232ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.495ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X5Y16.C1       net (fanout=17)       2.131   inst_wd<4>
    SLICE_X5Y16.C        Tilo                  0.259   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.701   seq_tx_data<7>
    DSP48_X0Y4.M8        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X5Y21.A4       net (fanout=4)        1.327   seq_/alu_/mult_data<8>
    SLICE_X5Y21.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT151
                                                       seq_/rf_/rf_3_24
    -------------------------------------------------  ---------------------------
    Total                                      8.495ns (4.336ns logic, 4.159ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_42 (SLICE_X4Y21.C3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.763ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X6Y11.B3       net (fanout=17)       2.445   inst_wd<4>
    SLICE_X6Y11.B        Tilo                  0.203   seq_/rf_/rf_3<48>
                                                       seq_/rf_/Mmux_o_data_a11
    DSP48_X0Y4.B0        net (fanout=6)        0.719   seq_tx_data<0>
    DSP48_X0Y4.M10       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X4Y21.C3       net (fanout=4)        1.300   seq_/alu_/mult_data<10>
    SLICE_X4Y21.CLK      Tas                   0.341   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT21
                                                       seq_/rf_/rf_3_42
    -------------------------------------------------  ---------------------------
    Total                                      8.763ns (4.299ns logic, 4.464ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.560ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X5Y14.B3       net (fanout=17)       2.204   inst_wd<4>
    SLICE_X5Y14.B        Tilo                  0.259   seq_/rf_/rf_3<53>
                                                       seq_/rf_/Mmux_o_data_a81
    DSP48_X0Y4.B1        net (fanout=6)        0.701   seq_tx_data<1>
    DSP48_X0Y4.M10       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X4Y21.C3       net (fanout=4)        1.300   seq_/alu_/mult_data<10>
    SLICE_X4Y21.CLK      Tas                   0.341   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT21
                                                       seq_/rf_/rf_3_42
    -------------------------------------------------  ---------------------------
    Total                                      8.560ns (4.355ns logic, 4.205ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.487ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X5Y16.C1       net (fanout=17)       2.131   inst_wd<4>
    SLICE_X5Y16.C        Tilo                  0.259   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.701   seq_tx_data<7>
    DSP48_X0Y4.M10       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X4Y21.C3       net (fanout=4)        1.300   seq_/alu_/mult_data<10>
    SLICE_X4Y21.CLK      Tas                   0.341   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT21
                                                       seq_/rf_/rf_3_42
    -------------------------------------------------  ---------------------------
    Total                                      8.487ns (4.355ns logic, 4.132ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_25 (SLICE_X5Y21.B1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.763ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X6Y11.B3       net (fanout=17)       2.445   inst_wd<4>
    SLICE_X6Y11.B        Tilo                  0.203   seq_/rf_/rf_3<48>
                                                       seq_/rf_/Mmux_o_data_a11
    DSP48_X0Y4.B0        net (fanout=6)        0.719   seq_tx_data<0>
    DSP48_X0Y4.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X5Y21.B1       net (fanout=4)        1.319   seq_/alu_/mult_data<9>
    SLICE_X5Y21.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT161
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      8.763ns (4.280ns logic, 4.483ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.560ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X5Y14.B3       net (fanout=17)       2.204   inst_wd<4>
    SLICE_X5Y14.B        Tilo                  0.259   seq_/rf_/rf_3<53>
                                                       seq_/rf_/Mmux_o_data_a81
    DSP48_X0Y4.B1        net (fanout=6)        0.701   seq_tx_data<1>
    DSP48_X0Y4.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X5Y21.B1       net (fanout=4)        1.319   seq_/alu_/mult_data<9>
    SLICE_X5Y21.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT161
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      8.560ns (4.336ns logic, 4.224ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.487ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.275 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X5Y16.C1       net (fanout=17)       2.131   inst_wd<4>
    SLICE_X5Y16.C        Tilo                  0.259   seq_/rf_/rf_3<55>
                                                       seq_/rf_/Mmux_o_data_a141
    DSP48_X0Y4.B7        net (fanout=6)        0.701   seq_tx_data<7>
    DSP48_X0Y4.M9        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X5Y21.B1       net (fanout=4)        1.319   seq_/alu_/mult_data<9>
    SLICE_X5Y21.CLK      Tas                   0.322   seq_/rf_/rf_3<27>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT161
                                                       seq_/rf_/rf_3_25
    -------------------------------------------------  ---------------------------
    Total                                      8.487ns (4.336ns logic, 4.151ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y17.ADDRBRDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_4 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.123 - 0.115)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_4 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y35.CQ          Tcko                  0.200   uart_top_/tfifo_rd_z
                                                           uart_top_/tfifo_/rp_4
    RAMB8_X1Y17.ADDRBRDADDR7 net (fanout=5)        0.140   uart_top_/tfifo_/rp<4>
    RAMB8_X1Y17.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.274ns (0.134ns logic, 0.140ns route)
                                                           (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y17.ADDRBRDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_5 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.123 - 0.112)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_5 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X31Y35.AQ          Tcko                  0.198   uart_top_/tfifo_/rp<7>
                                                           uart_top_/tfifo_/rp_5
    RAMB8_X1Y17.ADDRBRDADDR8 net (fanout=4)        0.176   uart_top_/tfifo_/rp<5>
    RAMB8_X1Y17.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.308ns (0.132ns logic, 0.176ns route)
                                                           (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/Mram_mem (RAMB8_X1Y17.ADDRBRDADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/rp_0 (FF)
  Destination:          uart_top_/tfifo_/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.123 - 0.115)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/rp_0 to uart_top_/tfifo_/Mram_mem
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y35.DMUX        Tshcko                0.238   uart_top_/tfifo_rd_z
                                                           uart_top_/tfifo_/rp_0
    RAMB8_X1Y17.ADDRBRDADDR3 net (fanout=6)        0.157   uart_top_/tfifo_/rp<0>
    RAMB8_X1Y17.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   uart_top_/tfifo_/Mram_mem
                                                           uart_top_/tfifo_/Mram_mem
    -----------------------------------------------------  ---------------------------
    Total                                          0.329ns (0.172ns logic, 0.157ns route)
                                                           (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.789|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35481 paths, 0 nets, and 1533 connections

Design statistics:
   Minimum period:   8.789ns{1}   (Maximum frequency: 113.779MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 29 12:47:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



