
---------- Begin Simulation Statistics ----------
final_tick                                84335253500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211641                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682936                       # Number of bytes of host memory used
host_op_rate                                   212056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   472.50                       # Real time elapsed on the host
host_tick_rate                              178487797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084335                       # Number of seconds simulated
sim_ticks                                 84335253500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616742                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096264                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104329                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728757                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479158                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.686705                       # CPI: cycles per instruction
system.cpu.discardedOps                        190822                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615166                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408353                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002286                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36068496                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592872                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168670507                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132602011                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        207874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       769509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1539397                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            266                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33134                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73486                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28336                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72918                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72917                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33134                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       313925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 313925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     45961472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45961472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106052                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106052    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106052                       # Request fanout histogram
system.membus.respLayer1.occupancy         1848038250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1412341000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            443317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       800804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           70466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326570                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       442874                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2308077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2309284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    383171072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              383366656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          102082                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18812416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           871970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000650                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025760                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 871409     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    555      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             871970                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3680254500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3462500994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               663693                       # number of demand (read+write) hits
system.l2.demand_hits::total                   663830                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 137                       # number of overall hits
system.l2.overall_hits::.cpu.data              663693                       # number of overall hits
system.l2.overall_hits::total                  663830                       # number of overall hits
system.l2.demand_misses::.cpu.inst                306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             105752                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106058                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               306                       # number of overall misses
system.l2.overall_misses::.cpu.data            105752                       # number of overall misses
system.l2.overall_misses::total                106058                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30837000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12428742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12459579500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30837000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12428742500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12459579500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           769445                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               769888                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          769445                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              769888                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.690745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.137439                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137758                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.690745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.137439                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137758                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100774.509804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117527.257168                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117478.921911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100774.509804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117527.257168                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117478.921911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73486                       # number of writebacks
system.l2.writebacks::total                     73486                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        105746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       105746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106052                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11370870000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11398647000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11370870000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11398647000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.137432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137750                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.137432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137750                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90774.509804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107530.024776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107481.678799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90774.509804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107530.024776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107481.678799                       # average overall mshr miss latency
system.l2.replacements                         102082                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       727318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           727318                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       727318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       727318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            253653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                253653                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           72918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               72918                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9085235500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9085235500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.223284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.223284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124595.237116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124595.237116                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        72918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          72918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8356065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8356065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.223284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.223284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114595.374256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114595.374256                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30837000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30837000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.690745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100774.509804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100774.509804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.690745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90774.509804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90774.509804                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        410040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            410040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        32834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3343507000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3343507000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       442874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        442874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.074138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101830.632881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101830.632881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3014804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3014804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.074125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91836.374436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91836.374436                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3998.767944                       # Cycle average of tags in use
system.l2.tags.total_refs                     1539089                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    106178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.495366                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.661646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.773977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3950.332322                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976262                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1591                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12418994                       # Number of tag accesses
system.l2.tags.data_accesses                 12418994                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27070976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27149312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18812416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18812416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          105746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73486                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            928864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         320992407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321921271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       928864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           928864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      223067048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            223067048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      223067048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           928864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        320992407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544988319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    293944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    422269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.046765828500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16945                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              596121                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             277508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106052                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73486                       # Number of write requests accepted
system.mem_ctrls.readBursts                    424208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   293944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    715                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             27067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18448                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16260344750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2117465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24200838500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38395.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57145.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   366002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                424208                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               293944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   86352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   87172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   87860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   19536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   18692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   18005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.120446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   349.744769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.831019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3900      3.73%      3.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4422      4.23%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62182     59.47%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1106      1.06%     68.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7562      7.23%     75.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1209      1.16%     76.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4062      3.89%     80.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          772      0.74%     81.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19338     18.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.992210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.635190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.705872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         16921     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16945                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.345963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.232890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.063931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11463     67.65%     67.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      0.57%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              181      1.07%     69.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      0.89%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4507     26.60%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              148      0.87%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      0.22%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.14%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              315      1.86%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27103552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18810880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27149312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18812416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       321.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       223.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    321.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84335196000                       # Total gap between requests
system.mem_ctrls.avgGap                     469734.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27025216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18810880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 928864.226393770194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 320449810.469829201698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 223048834.494817763567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       422984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       293944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51165250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  24149673250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2086981977500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41801.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57093.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7099930.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            358577940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            190562130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1479800700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          747504000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6657165840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16713870030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18309899520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44457380160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.150608                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47387066000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2816060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34132127500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            388016160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            206212710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1543939320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          786732300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6657165840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17078052150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18003219840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44663338320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.592744                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46592501750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2816060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34926691750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84335253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019258                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019258                       # number of overall hits
system.cpu.icache.overall_hits::total         7019258                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33713000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33713000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33713000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33713000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76101.580135                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76101.580135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76101.580135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76101.580135                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.icache.writebacks::total               321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33270000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33270000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33270000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33270000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75101.580135                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75101.580135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75101.580135                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75101.580135                       # average overall mshr miss latency
system.cpu.icache.replacements                    321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019258                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019258                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33713000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33713000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76101.580135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76101.580135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33270000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33270000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75101.580135                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75101.580135                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.672063                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15845.826185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.672063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039845                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039845                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51263469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51263469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51264156                       # number of overall hits
system.cpu.dcache.overall_hits::total        51264156                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786701                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786701                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       794435                       # number of overall misses
system.cpu.dcache.overall_misses::total        794435                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22941965000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22941965000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22941965000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22941965000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52050170                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52050170                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52058591                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52058591                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015114                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015114                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015260                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015260                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29162.242072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29162.242072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28878.341211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28878.341211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       727318                       # number of writebacks
system.cpu.dcache.writebacks::total            727318                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       767465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       767465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       769445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       769445                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20592868500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20592868500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20778589500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20778589500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014745                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014780                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014780                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26832.322647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26832.322647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27004.645556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27004.645556                       # average overall mshr miss latency
system.cpu.dcache.replacements                 769188                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40656860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40656860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       443224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        443224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8938951500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8938951500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41100084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41100084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20168.022264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20168.022264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       440894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       440894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8340953000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8340953000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18918.272873                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18918.272873                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14003013500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14003013500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40768.416808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40768.416808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16906                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16906                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326571                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326571                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12251915500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12251915500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37516.850853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37516.850853                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    185721000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    185721000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93798.484848                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93798.484848                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.963488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52033676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            769444                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.625033                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.963488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104886778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104886778                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84335253500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
