// Seed: 287222423
module module_0 (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4
);
  always @(negedge 1 or negedge -1 !=? -1);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    output logic id_4,
    input  uwire id_5
);
  logic [1 : 1 'd0] id_7;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_5,
      id_3,
      id_5
  );
  always_ff
    for (id_3 = -1 == id_2; 1; id_7 = id_2) begin : LABEL_0
      id_4 = 1;
    end
endmodule
