$date
	Thu Jun 27 11:25:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pos_neg_tb $end
$var wire 1 ! o_q_pos $end
$var wire 1 " o_q_neg $end
$var reg 1 # i_clk $end
$var reg 1 $ i_d $end
$var reg 1 % i_rst $end
$var reg 1 & i_rstn $end
$var reg 256 ' vcd_file [255:0] $end
$var integer 32 ( i [31:0] $end
$var integer 32 ) j [31:0] $end
$scope module u_dff_neg $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 & i_rstn $end
$var reg 1 " o_q $end
$upscope $end
$scope module u_dff_pos $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 % i_rst $end
$var reg 1 ! o_q $end
$upscope $end
$scope task init $end
$upscope $end
$scope task resetReleaseAfterNCycles $end
$var reg 10 * n [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 *
bx )
bx (
b10111000101111011101100110001101100100001011110111000001101111011100110101111101101110011001010110011100101110011101100110001101100100 '
0&
1%
0$
0#
0"
0!
$end
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
0%
1&
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
1%
0&
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
b110 )
b0 (
0%
1&
#125
1#
#126
1$
#130
b0 )
b1 (
0#
#135
1"
1!
1#
#140
0#
b101 )
b10 (
#145
1#
#150
0#
b10 )
b11 (
#152
0$
#155
0"
0!
1#
#160
0#
b101 )
b100 (
#165
1"
1!
1#
1$
#170
0#
b1000 )
b101 (
#175
1#
#180
b1010 )
b110 (
0#
#185
1#
#190
b111 (
0#
0$
#195
0"
0!
1#
#200
b100 )
b1000 (
0#
#205
1#
#210
0#
b1010 )
b1001 (
#215
1#
#220
b0 )
b1010 (
0#
1$
#225
1"
1!
1#
#230
0#
b1010 )
b1011 (
#235
1#
#240
b100 )
b1100 (
0#
0$
#244
1$
#245
1#
#250
0#
b111 )
b1101 (
#255
1#
#260
b0 )
b1110 (
0#
#265
1#
#270
0#
b10 )
b1111 (
#272
0$
#275
0"
0!
1#
#280
0#
b10000 (
#285
1#
#290
0#
b1001 )
b10001 (
#295
1#
#299
1$
#300
b11 )
b10010 (
0#
#305
1"
1!
1#
#310
0#
b0 )
b10011 (
#315
1#
#320
0#
b111 )
b10100 (
#325
1#
#330
0$
b0 )
b10101 (
0#
#335
0"
0!
1#
#340
0#
b110 )
b10110 (
#345
1#
#346
1$
#350
b10111 (
0#
#355
1"
1!
1#
#356
0$
#360
b100 )
b11000 (
0#
#365
0"
0!
1#
#370
0#
b1010 )
b11001 (
#375
1#
#380
b110 )
b11010 (
0#
#385
1#
#390
b1000 )
b11011 (
0#
#395
1#
#398
1$
#400
b1010 )
b11100 (
0#
#405
1"
1!
1#
#410
b1001 )
b11101 (
0#
0$
#415
0"
0!
1#
#420
b100 )
b11110 (
0#
#425
1#
#430
1$
0#
b0 )
b11111 (
#435
1"
1!
1#
#440
0#
b1000 )
b100000 (
#445
1#
#450
b1 )
b100001 (
0#
#451
0$
#455
0"
0!
1#
#460
0#
b10 )
b100010 (
#462
1$
#465
1"
1!
1#
#470
0#
b1010 )
b100011 (
#475
1#
#480
b111 )
b100100 (
0#
#485
1#
#487
0$
#490
b1000 )
b100101 (
0#
#495
0"
0!
1#
#498
1$
#500
b1010 )
b100110 (
0#
#505
1"
1!
1#
#510
b11 )
b100111 (
0#
#513
0$
#515
0"
0!
1#
#520
0#
b1 )
b101000 (
#521
1$
#525
1"
1!
1#
#530
0#
b101001 (
#531
0$
#535
0"
0!
1#
#540
0#
b100 )
b101010 (
#544
1$
#545
1"
1!
1#
#550
0#
b1000 )
b101011 (
#555
1#
#558
0$
#560
b100 )
b101100 (
0#
#565
0"
0!
1#
#570
0#
b10 )
b101101 (
#572
1$
#575
1"
1!
1#
#580
0#
b101 )
b101110 (
#585
0"
0!
1#
0$
#590
0#
b111 )
b101111 (
#595
1#
#597
1$
#600
b110 )
b110000 (
0#
#605
1"
1!
1#
#610
b1000 )
b110001 (
0#
#615
1#
#618
0$
#620
b110010 (
0#
