{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529107928924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529107928924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 17:12:08 2018 " "Processing started: Fri Jun 15 17:12:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529107928924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1529107928924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc synchronous_counter -c top_sync_counter " "Command: quartus_drc synchronous_counter -c top_sync_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1529107928924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_sync_counter.sdc " "Synopsys Design Constraints File file not found: 'top_sync_counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1529107929665 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1529107929665 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1529107929669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1529107929669 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 16 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 16 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:0:tff\|temp " "Node  \"tff_sync:\\syncs:0:tff\|temp\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:1:tff\|temp " "Node  \"tff_sync:\\syncs:1:tff\|temp\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:2:tff\|temp " "Node  \"tff_sync:\\syncs:2:tff\|temp\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:3:tff\|temp " "Node  \"tff_sync:\\syncs:3:tff\|temp\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:0:tff\|temp~0 " "Node  \"tff_sync:\\syncs:0:tff\|temp~0\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:2:tff\|temp~0 " "Node  \"tff_sync:\\syncs:2:tff\|temp~0\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:1:tff\|temp~0 " "Node  \"tff_sync:\\syncs:1:tff\|temp~0\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " rst " "Node  \"rst\"" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:3:tff\|temp~1 " "Node  \"tff_sync:\\syncs:3:tff\|temp~1\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " tff_sync:\\syncs:3:tff\|temp~0 " "Node  \"tff_sync:\\syncs:3:tff\|temp~0\"" {  } { { "src/tff_sync.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/tff_sync.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " y\[0\]~output " "Node  \"y\[0\]~output\"" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " y\[1\]~output " "Node  \"y\[1\]~output\"" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " y\[2\]~output " "Node  \"y\[2\]~output\"" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""} { "Info" "IDRC_NODES_INFO" " y\[3\]~output " "Node  \"y\[3\]~output\"" {  } { { "src/top_sync_counter.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/src/top_sync_counter.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/Documents/ee125/lab4/synchronous_counter/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1529107929675 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1529107929675 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "16 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 16 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1529107929675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529107929717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 17:12:09 2018 " "Processing ended: Fri Jun 15 17:12:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529107929717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529107929717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529107929717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1529107929717 ""}
