

================================================================
== Vitis HLS Report for 'decision_function_69'
================================================================
* Date:           Thu Jan 23 13:40:20 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.245 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_38_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_38_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_29_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_29_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_26_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_26_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_2_val_read, i18 879" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_861 = icmp_slt  i18 %x_2_val_read, i18 261421" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_861' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_862 = icmp_slt  i18 %x_2_val_read, i18 2128" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_862' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_863 = icmp_slt  i18 %x_39_val_read, i18 2809" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_863' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_864 = icmp_slt  i18 %x_10_val_read, i18 400" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_864' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_865 = icmp_slt  i18 %x_16_val_read, i18 48" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_865' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_866 = icmp_slt  i18 %x_26_val_read, i18 2748" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_866' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_867 = icmp_slt  i18 %x_2_val_read, i18 260346" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_867' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_868 = icmp_slt  i18 %x_11_val_read, i18 470" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_868' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_869 = icmp_slt  i18 %x_50_val_read, i18 76215" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_869' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_870 = icmp_slt  i18 %x_51_val_read, i18 262137" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_870' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_871 = icmp_slt  i18 %x_9_val_read, i18 525" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_871' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_872 = icmp_slt  i18 %x_48_val_read, i18 3119" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_872' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_873 = icmp_slt  i18 %x_5_val_read, i18 10873" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_873' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_874 = icmp_slt  i18 %x_11_val_read, i18 406" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_874' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_875 = icmp_slt  i18 %x_38_val_read, i18 26" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_875' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_876 = icmp_slt  i18 %x_51_val_read, i18 262116" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_876' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_839)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %x_51_val_read, i32 17" [firmware/BDT.h:86]   --->   Operation 40 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_877 = icmp_slt  i18 %x_48_val_read, i18 46610" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_877' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_878 = icmp_slt  i18 %x_10_val_read, i18 372" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_878' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_879 = icmp_slt  i18 %x_49_val_read, i18 211598" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_879' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_880 = icmp_slt  i18 %x_18_val_read, i18 5454" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_880' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_881 = icmp_slt  i18 %x_1_val_read, i18 184174" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_881' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_882 = icmp_slt  i18 %x_29_val_read, i18 5213" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_882' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_883 = icmp_slt  i18 %x_44_val_read, i18 13" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_883' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_884 = icmp_slt  i18 %x_52_val_read, i18 44545" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_884' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_885 = icmp_slt  i18 %x_33_val_read, i18 587" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_885' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_886 = icmp_slt  i18 %x_32_val_read, i18 548" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_886' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_887 = icmp_slt  i18 %x_39_val_read, i18 982" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_887' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_407 = xor i1 %icmp_ln86_861, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_407" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_862, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_154)   --->   "%xor_ln104_408 = xor i1 %icmp_ln86_862, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_154 = and i1 %xor_ln104_408, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%and_ln102_1056 = and i1 %icmp_ln86_863, i1 %icmp_ln86_861" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_1056' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_155)   --->   "%xor_ln104_409 = xor i1 %icmp_ln86_863, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_155 = and i1 %icmp_ln86_861, i1 %xor_ln104_409" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln102_1057 = and i1 %icmp_ln86_864, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1057' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_156)   --->   "%xor_ln104_410 = xor i1 %icmp_ln86_864, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_156 = and i1 %and_ln104, i1 %xor_ln104_410" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_1059 = and i1 %icmp_ln86_866, i1 %and_ln104_154" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1059' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_158)   --->   "%xor_ln104_412 = xor i1 %icmp_ln86_866, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_158 = and i1 %and_ln104_154, i1 %xor_ln104_412" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln102_1060 = and i1 %icmp_ln86_867, i1 %and_ln102_1056" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1060' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%xor_ln104_413 = xor i1 %icmp_ln86_867, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_1061 = and i1 %icmp_ln86_868, i1 %and_ln104_155" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1061' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%xor_ln104_414 = xor i1 %icmp_ln86_868, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_1062 = and i1 %icmp_ln86_869, i1 %and_ln102_1057" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1062' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%xor_ln104_415 = xor i1 %icmp_ln86_869, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%and_ln102_1066 = and i1 %icmp_ln86_873, i1 %and_ln102_1059" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1066' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_419 = xor i1 %icmp_ln86_873, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_159 = and i1 %and_ln102_1059, i1 %xor_ln104_419" [firmware/BDT.h:104]   --->   Operation 75 'and' 'and_ln104_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1067 = and i1 %icmp_ln86_874, i1 %and_ln104_158" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_160)   --->   "%xor_ln104_420 = xor i1 %icmp_ln86_874, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_160 = and i1 %and_ln104_158, i1 %xor_ln104_420" [firmware/BDT.h:104]   --->   Operation 78 'and' 'and_ln104_160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%and_ln102_1068 = and i1 %icmp_ln86_875, i1 %and_ln102_1060" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%and_ln102_1069 = and i1 %icmp_ln86_876, i1 %xor_ln104_413" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%and_ln102_1070 = and i1 %and_ln102_1069, i1 %and_ln102_1056" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_839)   --->   "%and_ln102_1071 = and i1 %tmp_12, i1 %and_ln102_1061" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%and_ln102_1072 = and i1 %icmp_ln86_877, i1 %xor_ln104_414" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%and_ln102_1073 = and i1 %and_ln102_1072, i1 %and_ln104_155" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_843)   --->   "%and_ln102_1074 = and i1 %icmp_ln86_878, i1 %and_ln102_1062" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%and_ln102_1075 = and i1 %icmp_ln86_879, i1 %xor_ln104_415" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%and_ln102_1076 = and i1 %and_ln102_1075, i1 %and_ln102_1057" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_159, i1 %and_ln102_1067" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%xor_ln117 = xor i1 %and_ln102_1059, i1 1" [firmware/BDT.h:117]   --->   Operation 89 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%or_ln117_758 = or i1 %icmp_ln86_873, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%zext_ln117 = zext i1 %or_ln117_758" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%or_ln117_759 = or i1 %or_ln117, i1 %and_ln102_1068" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns)   --->   "%or_ln117_760 = or i1 %or_ln117, i1 %and_ln102_1060" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_760' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_834 = select i1 %or_ln117_759, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_834' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%zext_ln117_91 = zext i2 %select_ln117_834" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%or_ln117_761 = or i1 %or_ln117_760, i1 %and_ln102_1070" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%select_ln117_835 = select i1 %or_ln117_760, i3 %zext_ln117_91, i3 4" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_835' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.12ns)   --->   "%or_ln117_762 = or i1 %or_ln117, i1 %and_ln102_1056" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_762' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_836 = select i1 %or_ln117_761, i3 %select_ln117_835, i3 5" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_836' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_839)   --->   "%or_ln117_763 = or i1 %or_ln117_762, i1 %and_ln102_1071" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_839)   --->   "%select_ln117_837 = select i1 %or_ln117_762, i3 %select_ln117_836, i3 6" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_837' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln117_764 = or i1 %or_ln117_762, i1 %and_ln102_1061" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_764' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_839)   --->   "%select_ln117_838 = select i1 %or_ln117_763, i3 %select_ln117_837, i3 7" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_838' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_839)   --->   "%zext_ln117_92 = zext i3 %select_ln117_838" [firmware/BDT.h:117]   --->   Operation 105 'zext' 'zext_ln117_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%or_ln117_765 = or i1 %or_ln117_764, i1 %and_ln102_1073" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_839 = select i1 %or_ln117_764, i4 %zext_ln117_92, i4 8" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_839' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.12ns)   --->   "%or_ln117_766 = or i1 %or_ln117, i1 %icmp_ln86_861" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_766' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_841)   --->   "%select_ln117_840 = select i1 %or_ln117_765, i4 %select_ln117_839, i4 9" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_840' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_843)   --->   "%or_ln117_767 = or i1 %or_ln117_766, i1 %and_ln102_1074" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_841 = select i1 %or_ln117_766, i4 %select_ln117_840, i4 10" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_841' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.12ns)   --->   "%or_ln117_768 = or i1 %or_ln117_766, i1 %and_ln102_1062" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_768' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_843)   --->   "%select_ln117_842 = select i1 %or_ln117_767, i4 %select_ln117_841, i4 11" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_842' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%or_ln117_769 = or i1 %or_ln117_768, i1 %and_ln102_1076" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_843 = select i1 %or_ln117_768, i4 %select_ln117_842, i4 12" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_843' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.12ns)   --->   "%or_ln117_770 = or i1 %or_ln117_766, i1 %and_ln102_1057" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_770' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_845)   --->   "%select_ln117_844 = select i1 %or_ln117_769, i4 %select_ln117_843, i4 13" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_844' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_845 = select i1 %or_ln117_770, i4 %select_ln117_844, i4 14" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_845' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln117_774 = or i1 %or_ln117_766, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_774' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 120 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%and_ln102_1058 = and i1 %icmp_ln86_865, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1058' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_157)   --->   "%xor_ln104_411 = xor i1 %icmp_ln86_865, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_157 = and i1 %and_ln102, i1 %xor_ln104_411" [firmware/BDT.h:104]   --->   Operation 123 'and' 'and_ln104_157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_1063 = and i1 %icmp_ln86_870, i1 %and_ln104_156" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1063' <Predicate = (or_ln117_774)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%xor_ln104_416 = xor i1 %icmp_ln86_870, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_416' <Predicate = (or_ln117_774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_1064 = and i1 %icmp_ln86_871, i1 %and_ln102_1058" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1064' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%xor_ln104_417 = xor i1 %icmp_ln86_871, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln102_1065 = and i1 %icmp_ln86_872, i1 %and_ln104_157" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1065' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%xor_ln104_418 = xor i1 %icmp_ln86_872, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_847)   --->   "%and_ln102_1077 = and i1 %icmp_ln86_880, i1 %and_ln102_1063" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1077' <Predicate = (or_ln117_774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%and_ln102_1078 = and i1 %icmp_ln86_881, i1 %xor_ln104_416" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1078' <Predicate = (or_ln117_774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%and_ln102_1079 = and i1 %and_ln102_1078, i1 %and_ln104_156" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1079' <Predicate = (or_ln117_774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_851)   --->   "%and_ln102_1080 = and i1 %icmp_ln86_882, i1 %and_ln102_1064" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%and_ln102_1081 = and i1 %icmp_ln86_883, i1 %xor_ln104_417" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%and_ln102_1082 = and i1 %and_ln102_1081, i1 %and_ln102_1058" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_855)   --->   "%and_ln102_1083 = and i1 %icmp_ln86_884, i1 %and_ln102_1065" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%and_ln102_1084 = and i1 %icmp_ln86_885, i1 %xor_ln104_418" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%and_ln102_1085 = and i1 %and_ln102_1084, i1 %and_ln104_157" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_859)   --->   "%and_ln102_1086 = and i1 %icmp_ln86_886, i1 %and_ln102_1066" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%and_ln102_1087 = and i1 %icmp_ln86_887, i1 %and_ln104_160" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_847)   --->   "%or_ln117_771 = or i1 %or_ln117_770, i1 %and_ln102_1077" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_771' <Predicate = (or_ln117_774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.12ns)   --->   "%or_ln117_772 = or i1 %or_ln117_770, i1 %and_ln102_1063" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_772' <Predicate = (or_ln117_774)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_847)   --->   "%select_ln117_846 = select i1 %or_ln117_771, i4 %select_ln117_845, i4 15" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_846' <Predicate = (or_ln117_774)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_847)   --->   "%zext_ln117_93 = zext i4 %select_ln117_846" [firmware/BDT.h:117]   --->   Operation 144 'zext' 'zext_ln117_93' <Predicate = (or_ln117_774)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%or_ln117_773 = or i1 %or_ln117_772, i1 %and_ln102_1079" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_773' <Predicate = (or_ln117_774)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_847 = select i1 %or_ln117_772, i5 %zext_ln117_93, i5 16" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_847' <Predicate = (or_ln117_774)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_849)   --->   "%select_ln117_848 = select i1 %or_ln117_773, i5 %select_ln117_847, i5 17" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_848' <Predicate = (or_ln117_774)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_851)   --->   "%or_ln117_775 = or i1 %or_ln117_774, i1 %and_ln102_1080" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_849 = select i1 %or_ln117_774, i5 %select_ln117_848, i5 18" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_849' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.12ns)   --->   "%or_ln117_776 = or i1 %or_ln117_774, i1 %and_ln102_1064" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_776' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_851)   --->   "%select_ln117_850 = select i1 %or_ln117_775, i5 %select_ln117_849, i5 19" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%or_ln117_777 = or i1 %or_ln117_776, i1 %and_ln102_1082" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_851 = select i1 %or_ln117_776, i5 %select_ln117_850, i5 20" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_851' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.12ns)   --->   "%or_ln117_778 = or i1 %or_ln117_774, i1 %and_ln102_1058" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_778' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_853)   --->   "%select_ln117_852 = select i1 %or_ln117_777, i5 %select_ln117_851, i5 21" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_852' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_855)   --->   "%or_ln117_779 = or i1 %or_ln117_778, i1 %and_ln102_1083" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_853 = select i1 %or_ln117_778, i5 %select_ln117_852, i5 22" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_853' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.12ns)   --->   "%or_ln117_780 = or i1 %or_ln117_778, i1 %and_ln102_1065" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_780' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_855)   --->   "%select_ln117_854 = select i1 %or_ln117_779, i5 %select_ln117_853, i5 23" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_854' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%or_ln117_781 = or i1 %or_ln117_780, i1 %and_ln102_1085" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_855 = select i1 %or_ln117_780, i5 %select_ln117_854, i5 24" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_855' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.12ns)   --->   "%or_ln117_782 = or i1 %or_ln117_774, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_782' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_857)   --->   "%select_ln117_856 = select i1 %or_ln117_781, i5 %select_ln117_855, i5 25" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_856' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_859)   --->   "%or_ln117_783 = or i1 %or_ln117_782, i1 %and_ln102_1086" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_857 = select i1 %or_ln117_782, i5 %select_ln117_856, i5 26" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_857' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.12ns)   --->   "%or_ln117_784 = or i1 %or_ln117_782, i1 %and_ln102_1066" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_784' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_859)   --->   "%select_ln117_858 = select i1 %or_ln117_783, i5 %select_ln117_857, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_858' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_785 = or i1 %or_ln117_784, i1 %and_ln102_1087" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_859 = select i1 %or_ln117_784, i5 %select_ln117_858, i5 28" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_859' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_786 = or i1 %or_ln117_784, i1 %and_ln104_160" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%select_ln117_860 = select i1 %or_ln117_785, i5 %select_ln117_859, i5 29" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_860' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.30i12.i12.i5, i5 0, i12 3365, i5 1, i12 4083, i5 2, i12 255, i5 3, i12 3651, i5 4, i12 3571, i5 5, i12 37, i5 6, i12 590, i5 7, i12 3569, i5 8, i12 232, i5 9, i12 857, i5 10, i12 1244, i5 11, i12 3657, i5 12, i12 3767, i5 13, i12 291, i5 14, i12 3474, i5 15, i12 4059, i5 16, i12 4077, i5 17, i12 3597, i5 18, i12 172, i5 19, i12 3880, i5 20, i12 4071, i5 21, i12 461, i5 22, i12 108, i5 23, i12 423, i5 24, i12 4083, i5 25, i12 66, i5 26, i12 465, i5 27, i12 4088, i5 28, i12 47, i5 29, i12 850, i12 0, i5 %select_ln117_860" [firmware/BDT.h:118]   --->   Operation 172 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.72ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_786, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 173 'select' 'agg_result_0' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 174 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.245ns
The critical path consists of the following:
	wire read operation ('x_2_val_read', firmware/BDT.h:86) on port 'x_2_val' (firmware/BDT.h:86) [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [42]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [71]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_154', firmware/BDT.h:104) [76]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1059', firmware/BDT.h:102) [86]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_159', firmware/BDT.h:104) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [127]  (0.122 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_834', firmware/BDT.h:117) [134]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_835', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_836', firmware/BDT.h:117) [139]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_837', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_838', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_839', firmware/BDT.h:117) [146]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_840', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_841', firmware/BDT.h:117) [150]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_842', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_843', firmware/BDT.h:117) [154]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_844', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_845', firmware/BDT.h:117) [158]  (0.351 ns)

 <State 2>: 2.992ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1063', firmware/BDT.h:102) [95]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_772', firmware/BDT.h:117) [159]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_847', firmware/BDT.h:117) [163]  (0.351 ns)
	'select' operation 5 bit ('select_ln117_848', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_849', firmware/BDT.h:117) [167]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_850', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_851', firmware/BDT.h:117) [171]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_852', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_853', firmware/BDT.h:117) [175]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_854', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_855', firmware/BDT.h:117) [179]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_856', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_857', firmware/BDT.h:117) [183]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_858', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_859', firmware/BDT.h:117) [187]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_860', firmware/BDT.h:117) [189]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [190]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [191]  (0.729 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
