Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/job/fifo/FIFO_isim_beh.exe" -prj "C:/job/fifo/FIFO_beh.prj" "work.FIFO" "work.glbl" 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/job/fifo/full_empty_ctrl.v\" into library work
Analyzing Verilog file \"C:/job/fifo/fifo_write_control.v\" into library work
Analyzing Verilog file \"C:/job/fifo/fifo_read_ctrl.v\" into library work
Analyzing Verilog file \"C:/job/fifo/fifo_mem.v\" into library work
Analyzing Verilog file \"C:/job/fifo/FIFO.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/job/fifo/FIFO.v" Line 90: Size mismatch in connection of port <o_data>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module fifo_write_control
Compiling module fifo_read_ctrl
Compiling module full_empty_ctrl(DEPTH_BIT=5,DEPT...
Compiling module fifo_mem(DATA_WIDTH=8,DATA_DEPTH...
Compiling module FIFO
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/job/fifo/FIFO_isim_beh.exe
Fuse Memory Usage: 17856 KB
Fuse CPU Usage: 124 ms
