graph block {
  node [shape = box, margin = 0.2]
  ranksep = 3.0
  nodesep = 1.0
  splines = ortho

  6502 [label = "6502 CPU\nW65C02S"]

  SYSCON [label = "BIFRÃ–ST\nSystem Controller\nFPGA"]


  // bus groups
  subgraph cluster_a {
    style = invisible
    rank = same
    node [style = dashed, width=1.4, height=1.0]
    BUS [label = "ADDR[0..15]\nDATA[0..7]\nRWB", color = "blue"]
    CLK [label = "CLK\n1/2/4/8 MHz", color = "green"]
    IRQ [label = "IRQ", color = "red"]
    RESET [label = "RESET", color = "orange"]
    CS [label = "CS"]
  }

  // system bus devices
  {
    rank = same
    SRAM [label = "SRAM\n64 KiB"]
    VIA [label = "6522 VIA\nW65C22S"]
    UART [label = "UART\nSC28L91"]
    FLASH [label = "Serial\nEEPROM"]
  }

  // IO ports
  {
    rank = same
    node [shape = hexagon, width=1.2, height=0.8, margin=0]
    GPIO1 [label = "GPIO\n8-bit"]
    GPIO2 [label = "GPIO\n8-bit"]
    SPI_PORT [label = "SPI x 4"]
    UART_PORT [label = "UART"]
    PROG [label = "PROG"]
  }

  SYSCON -- FLASH
  FLASH -- PROG [xlabel = "SPI"]

  6502 -- SYSCON [xlabel = BE]
  6502 -- SYSCON [xlabel = RDY]

  {
    VIA -- GPIO1
    VIA -- GPIO2
    SYSCON -- SPI_PORT [xlabel = "MOSI\nMISO x 4\nSS x 4\nIRQ x 4"]
    UART -- UART_PORT [xlabel = "TX/RX"]
  }

  {
    edge [color = blue]
    6502 -- BUS
    SYSCON -- BUS
    BUS -- SYSCON
    BUS -- SRAM
    BUS -- VIA
    BUS -- UART
  }

  {
    edge [color = green]
    SYSCON -- CLK
    CLK -- 6502
    CLK -- VIA
    CLK -- UART
  }

  {
    edge [color = orange]
    RESET -- SYSCON
    RESET -- 6502
    RESET -- VIA
    RESET -- UART
  }

  {
    edge [color = red]
    6502 -- IRQ
    IRQ -- VIA
    IRQ -- UART
    IRQ -- SYSCON
  }

  {
    edge [color = purple]
    SYSCON -- CS
    CS -- SRAM
    CS -- VIA
    CS -- UART
  }
}
