# 16_BIT_RISC_PROCESSOR
Design of custom 16 Bit RISC Processor using Verilog

The proposed solution is implemented using Verilog HDL. Individual blocks are separately coded and instantiated to a top module with necessary timing delays to achieve the desired processor and performance.

## Block Diagram

![image](https://user-images.githubusercontent.com/76458920/112306628-0463e180-8cc6-11eb-9124-aea6d821ffff.png)


## Instruction word representation

![image](https://user-images.githubusercontent.com/76458920/112306701-1776b180-8cc6-11eb-86be-41642bfdcf79.png)

## Opcode Classification

![image](https://user-images.githubusercontent.com/76458920/112306993-6de3f000-8cc6-11eb-901c-a3a915187b15.png)

## Example Program representation

![image](https://user-images.githubusercontent.com/76458920/112307149-97048080-8cc6-11eb-828f-026f3e7b07fa.png)

## Data Memory description

![image](https://user-images.githubusercontent.com/76458920/112307253-bac7c680-8cc6-11eb-833e-31abbe1c4467.png)
