/*
 * BNO055.h
 *
 * Created: 23/04/2021 5:52:10 PM
 * Author : Hari_spx
 */ 

#ifndef __BNO055_H__
#define __BNO055_H__


/* bno055 I2C Address */

#define BNO055_WRITE						(0x50)
#define BNO055_READ							(0X51)

/* Page id register definition*/
#define BNO055_PAGE_ID_ADDR				    (0X07)

/* PAGE0 REGISTER DEFINITION START*/
#define BNO055_CHIP_ID_ADDR                 (0x00)
#define BNO055_ACCEL_REV_ID_ADDR			(0x01)
#define BNO055_MAG_REV_ID_ADDR              (0x02)
#define BNO055_GYRO_REV_ID_ADDR             (0x03)
#define BNO055_SW_REV_ID_LSB_ADDR			(0x04)
#define BNO055_SW_REV_ID_MSB_ADDR			(0x05)
#define BNO055_BL_REV_ID_ADDR				(0X06)

/* Accel data register*/
#define BNO055_ACCEL_DATA_X_LSB_ADDR		(0X08)
#define BNO055_ACCEL_DATA_X_MSB_ADDR		(0X09)
#define BNO055_ACCEL_DATA_Y_LSB_ADDR		(0X0A)
#define BNO055_ACCEL_DATA_Y_MSB_ADDR		(0X0B)
#define BNO055_ACCEL_DATA_Z_LSB_ADDR		(0X0C)
#define BNO055_ACCEL_DATA_Z_MSB_ADDR		(0X0D)

/*Mag data register*/
#define BNO055_MAG_DATA_X_LSB_ADDR			(0X0E)
#define BNO055_MAG_DATA_X_MSB_ADDR			(0X0F)
#define BNO055_MAG_DATA_Y_LSB_ADDR			(0X10)
#define BNO055_MAG_DATA_Y_MSB_ADDR			(0X11)
#define BNO055_MAG_DATA_Z_LSB_ADDR			(0X12)
#define BNO055_MAG_DATA_Z_MSB_ADDR			(0X13)

/*Gyro data registers*/
#define BNO055_GYRO_DATA_X_LSB_ADDR			(0X14)
#define BNO055_GYRO_DATA_X_MSB_ADDR			(0X15)
#define BNO055_GYRO_DATA_Y_LSB_ADDR			(0X16)
#define BNO055_GYRO_DATA_Y_MSB_ADDR			(0X17)
#define BNO055_GYRO_DATA_Z_LSB_ADDR			(0X18)
#define BNO055_GYRO_DATA_Z_MSB_ADDR			(0X19)

/*Euler data registers*/
#define BNO055_EULER_H_LSB_ADDR		    	(0X1A)
#define BNO055_EULER_H_MSB_ADDR		    	(0X1B)
#define BNO055_EULER_R_LSB_ADDR		    	(0X1C)
#define BNO055_EULER_R_MSB_ADDR		    	(0X1D)
#define BNO055_EULER_P_LSB_ADDR		    	(0X1E)
#define BNO055_EULER_P_MSB_ADDR		    	(0X1F)

/*Quaternion data registers*/
#define BNO055_QUATERNION_DATA_W_LSB_ADDR	(0X20)
#define BNO055_QUATERNION_DATA_W_MSB_ADDR	(0X21)
#define BNO055_QUATERNION_DATA_X_LSB_ADDR	(0X22)
#define BNO055_QUATERNION_DATA_X_MSB_ADDR	(0X23)
#define BNO055_QUATERNION_DATA_Y_LSB_ADDR	(0X24)
#define BNO055_QUATERNION_DATA_Y_MSB_ADDR	(0X25)
#define BNO055_QUATERNION_DATA_Z_LSB_ADDR	(0X26)
#define BNO055_QUATERNION_DATA_Z_MSB_ADDR	(0X27)


/* Status registers*/
#define BNO055_CALIB_STAT_ADDR				(0X35)
#define BNO055_SELFTEST_RESULT_ADDR			(0X36)
#define BNO055_INTR_STAT_ADDR				(0X37)
#define BNO055_SYS_CLK_STAT_ADDR			(0X38)
#define BNO055_SYS_STAT_ADDR				(0X39)
#define BNO055_SYS_ERR_ADDR					(0X3A)


/* Mode registers*/
#define BNO055_OPR_MODE_ADDR				(0X3D)
#define BNO055_PWR_MODE_ADDR				(0X3E)
#define BNO055_SYS_TRIGGER_ADDR				(0X3F)
#define BNO055_TEMP_SOURCE_ADDR				(0X40)

/* Configuration registers*/
#define BNO055_ACCEL_CONFIG_ADDR			(0X08)
#define BNO055_MAG_CONFIG_ADDR				(0X09)
#define BNO055_GYRO_CONFIG_ADDR				(0X0A)
#define BNO055_GYRO_MODE_CONFIG_ADDR		(0X0B)
#define BNO055_ACCEL_SLEEP_CONFIG_ADDR		(0X0C)
#define BNO055_GYRO_SLEEP_CONFIG_ADDR		(0X0D)
#define BNO055_MAG_SLEEP_CONFIG_ADDR		(0x0E)

/* Operation mode settings*/
#define BNO055_OPERATION_MODE_CONFIG		(0X10)
#define BNO055_OPERATION_MODE_ACCONLY		(0X01)
#define BNO055_OPERATION_MODE_MAGONLY		(0X02)
#define BNO055_OPERATION_MODE_GYRONLY		(0X03)
#define BNO055_OPERATION_MODE_ACCMAG		(0X04)
#define BNO055_OPERATION_MODE_ACCGYRO		(0X05)
#define BNO055_OPERATION_MODE_MAGGYRO		(0X06)
#define BNO055_OPERATION_MODE_AMG			(0X07)
#define BNO055_OPERATION_MODE_IMUPLUS		(0X08)
#define BNO055_OPERATION_MODE_COMPASS		(0X09)
#define BNO055_OPERATION_MODE_M4G			(0X0A)
#define BNO055_OPERATION_MODE_NDOF_FMC_OFF	(0X0B)
#define BNO055_OPERATION_MODE_NDOF			(0X1C)

/* Power mode*/
#define BNO055_POWER_MODE_NORMAL			(0X00)
#define BNO055_POWER_MODE_LOWPOWER			(0X01)
#define BNO055_POWER_MODE_SUSPEND			(0X02)

/* Chip ID */
#define BNO055_CHIP_ID						(0xA0)

#endif