Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Oct 26 01:23:28 2019
| Host         : kasai.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.954        0.000                      0                 9204        0.060        0.000                      0                 9204        2.000        0.000                       0                  3130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_in                          {0.000 4.000}        8.000           125.000         
  clk_75MHz_cpu_clock_gen       {0.000 6.667}        13.333          75.000          
  clkfbout_cpu_clock_gen        {0.000 20.000}       40.000          25.000          
  cpu_clk                       {0.000 8.333}        16.667          60.000          
u_video_clock_gen/inst/clk_in1  {0.000 6.667}        13.333          75.002          
  clkfbout_video_clock_gen      {0.000 20.000}       39.999          25.001          
  pixel_clk                     {0.000 12.500}       24.999          40.001          
  serial_clk                    {0.000 2.500}        5.000           200.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_75MHz_cpu_clock_gen                                                                                                                                                        11.178        0.000                       0                     2  
  clkfbout_cpu_clock_gen                                                                                                                                                         37.845        0.000                       0                     3  
  cpu_clk                             3.954        0.000                      0                 5690        0.060        0.000                      0                 5690        7.833        0.000                       0                  2796  
u_video_clock_gen/inst/clk_in1                                                                                                                                                    3.666        0.000                       0                     1  
  clkfbout_video_clock_gen                                                                                                                                                       37.844        0.000                       0                     3  
  pixel_clk                          13.586        0.000                      0                 1248        0.122        0.000                      0                 1248       12.000        0.000                       0                   314  
  serial_clk                                                                                                                                                                      2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  4.610        0.000                      0                 2266        0.703        0.000                      0                 2266  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75MHz_cpu_clock_gen
  To Clock:  clk_75MHz_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75MHz_cpu_clock_gen
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   u_cpu_clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clock_gen
  To Clock:  clkfbout_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_cpu_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.607ns  (logic 7.935ns (62.941%)  route 4.672ns (37.059%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.958    -0.758    u_cpu/u_exec_unit/clk
    SLICE_X93Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.986     0.684    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y130        LUT3 (Prop_lut3_I1_O)        0.124     0.808 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.717     1.525    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     5.181 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.992     6.173    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820     7.993 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.673     8.666    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y125        LUT2 (Prop_lut2_I1_O)        0.124     8.790 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.790    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.303 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.537    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.654    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.771 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.771    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3_n_0
    SLICE_X94Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.086 r  u_cpu/u_exec_unit/mem_result_r_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.639    10.725    u_cpu/u_exec_unit/mem_result_r_reg[27]_i_3_n_4
    SLICE_X95Y130        LUT6 (Prop_lut6_I2_O)        0.307    11.032 r  u_cpu/u_exec_unit/mem_result_r[27]_i_2/O
                         net (fo=1, routed)           0.665    11.697    u_cpu/u_exec_unit/mem_result_r[27]_i_2_n_0
    SLICE_X95Y130        LUT3 (Prop_lut3_I1_O)        0.152    11.849 r  u_cpu/u_exec_unit/mem_result_r[27]_i_1/O
                         net (fo=1, routed)           0.000    11.849    u_cpu/u_exec_unit/mem_result_nxt[27]
    SLICE_X95Y130        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.771    15.269    u_cpu/u_exec_unit/clk
    SLICE_X95Y130        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[27]/C
                         clock pessimism              0.584    15.853    
                         clock uncertainty           -0.125    15.728    
    SLICE_X95Y130        FDRE (Setup_fdre_C_D)        0.075    15.803    u_cpu/u_exec_unit/mem_result_r_reg[27]
  -------------------------------------------------------------------
                         required time                         15.803    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.994ns (33.295%)  route 8.002ns (66.705%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.016    -0.700    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.754 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[5]
                         net (fo=1, routed)           1.310     3.064    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[5]
    SLICE_X105Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.188 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.188    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_36_n_0
    SLICE_X105Y136       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.720 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.720    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X105Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           1.187     5.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X106Y128       LUT5 (Prop_lut5_I4_O)        0.124     5.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.821     5.965    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X107Y134       LUT6 (Prop_lut6_I1_O)        0.124     6.089 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.796     6.886    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X105Y130       LUT6 (Prop_lut6_I2_O)        0.124     7.010 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=6, routed)           1.363     8.372    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X87Y121        LUT4 (Prop_lut4_I3_O)        0.124     8.496 r  u_cpu/u_fetch_unit/g0_b2_i_1/O
                         net (fo=54, routed)          1.041     9.537    u_cpu/u_fetch_unit/iccm_addr_nxt[0]
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.661 r  u_cpu/u_fetch_unit/g1_b12/O
                         net (fo=4, routed)           0.649    10.310    u_cpu/u_fetch_unit/g1_b12_n_0
    SLICE_X84Y119        LUT3 (Prop_lut3_I0_O)        0.150    10.460 r  u_cpu/u_fetch_unit/iccm_dout[28]_i_1/O
                         net (fo=2, routed)           0.836    11.296    u_cpu/u_fetch_unit/iccm_dout[28]_i_1_n_0
    SLICE_X87Y118        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.710    15.208    u_cpu/u_fetch_unit/clk
    SLICE_X87Y118        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[28]/C
                         clock pessimism              0.584    15.792    
                         clock uncertainty           -0.125    15.667    
    SLICE_X87Y118        FDRE (Setup_fdre_C_D)       -0.311    15.356    u_cpu/u_fetch_unit/iccm_dout_reg[28]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.331ns  (logic 8.031ns (65.128%)  route 4.300ns (34.872%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.958    -0.758    u_cpu/u_exec_unit/clk
    SLICE_X93Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.986     0.684    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y130        LUT3 (Prop_lut3_I1_O)        0.124     0.808 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.717     1.525    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     5.181 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.992     6.173    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820     7.993 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.673     8.666    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y125        LUT2 (Prop_lut2_I1_O)        0.124     8.790 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.790    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.303 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.537    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.654    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.771 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.771    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3_n_0
    SLICE_X94Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.888 r  u_cpu/u_exec_unit/mem_result_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.888    u_cpu/u_exec_unit/mem_result_r_reg[27]_i_3_n_0
    SLICE_X94Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.211 r  u_cpu/u_exec_unit/mem_result_r_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.438    10.649    u_cpu/u_exec_unit/mem_result_r_reg[31]_i_3_n_6
    SLICE_X96Y130        LUT6 (Prop_lut6_I2_O)        0.306    10.955 r  u_cpu/u_exec_unit/mem_result_r[29]_i_2/O
                         net (fo=1, routed)           0.493    11.449    u_cpu/u_exec_unit/mem_result_r[29]_i_2_n_0
    SLICE_X96Y130        LUT3 (Prop_lut3_I1_O)        0.124    11.573 r  u_cpu/u_exec_unit/mem_result_r[29]_i_1/O
                         net (fo=1, routed)           0.000    11.573    u_cpu/u_exec_unit/mem_result_nxt[29]
    SLICE_X96Y130        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.771    15.269    u_cpu/u_exec_unit/clk
    SLICE_X96Y130        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[29]/C
                         clock pessimism              0.584    15.853    
                         clock uncertainty           -0.125    15.728    
    SLICE_X96Y130        FDRE (Setup_fdre_C_D)        0.081    15.809    u_cpu/u_exec_unit/mem_result_r_reg[29]
  -------------------------------------------------------------------
                         required time                         15.809    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.354ns  (logic 7.736ns (62.619%)  route 4.618ns (37.381%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.958    -0.758    u_cpu/u_exec_unit/clk
    SLICE_X93Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.986     0.684    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y130        LUT3 (Prop_lut3_I1_O)        0.124     0.808 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.717     1.525    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     5.181 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.992     6.173    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820     7.993 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.673     8.666    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y125        LUT2 (Prop_lut2_I1_O)        0.124     8.790 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.790    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.303 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.537    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.654    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.893 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.430    10.323    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3_n_5
    SLICE_X96Y129        LUT6 (Prop_lut6_I2_O)        0.301    10.624 r  u_cpu/u_exec_unit/mem_result_r[22]_i_2/O
                         net (fo=1, routed)           0.820    11.444    u_cpu/u_exec_unit/mem_result_r[22]_i_2_n_0
    SLICE_X96Y128        LUT3 (Prop_lut3_I1_O)        0.152    11.596 r  u_cpu/u_exec_unit/mem_result_r[22]_i_1/O
                         net (fo=1, routed)           0.000    11.596    u_cpu/u_exec_unit/mem_result_nxt[22]
    SLICE_X96Y128        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.770    15.268    u_cpu/u_exec_unit/clk
    SLICE_X96Y128        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[22]/C
                         clock pessimism              0.584    15.852    
                         clock uncertainty           -0.125    15.727    
    SLICE_X96Y128        FDRE (Setup_fdre_C_D)        0.118    15.845    u_cpu/u_exec_unit/mem_result_r_reg[22]
  -------------------------------------------------------------------
                         required time                         15.845    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 7.818ns (63.477%)  route 4.498ns (36.523%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.958    -0.758    u_cpu/u_exec_unit/clk
    SLICE_X93Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.986     0.684    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y130        LUT3 (Prop_lut3_I1_O)        0.124     0.808 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.717     1.525    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     5.181 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.992     6.173    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820     7.993 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.673     8.666    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y125        LUT2 (Prop_lut2_I1_O)        0.124     8.790 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.790    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.303 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.537    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.654    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.969 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.460    10.429    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3_n_4
    SLICE_X96Y129        LUT6 (Prop_lut6_I2_O)        0.307    10.736 r  u_cpu/u_exec_unit/mem_result_r[23]_i_2/O
                         net (fo=1, routed)           0.670    11.406    u_cpu/u_exec_unit/mem_result_r[23]_i_2_n_0
    SLICE_X96Y129        LUT3 (Prop_lut3_I1_O)        0.152    11.558 r  u_cpu/u_exec_unit/mem_result_r[23]_i_1/O
                         net (fo=1, routed)           0.000    11.558    u_cpu/u_exec_unit/mem_result_nxt[23]
    SLICE_X96Y129        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.771    15.269    u_cpu/u_exec_unit/clk
    SLICE_X96Y129        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[23]/C
                         clock pessimism              0.584    15.853    
                         clock uncertainty           -0.125    15.728    
    SLICE_X96Y129        FDRE (Setup_fdre_C_D)        0.118    15.846    u_cpu/u_exec_unit/mem_result_r_reg[23]
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/fch_iccm_dout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 3.968ns (33.074%)  route 8.029ns (66.926%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.016    -0.700    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.754 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[5]
                         net (fo=1, routed)           1.310     3.064    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[5]
    SLICE_X105Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.188 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.188    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_36_n_0
    SLICE_X105Y136       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.720 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.720    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X105Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           1.187     5.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X106Y128       LUT5 (Prop_lut5_I4_O)        0.124     5.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.821     5.965    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X107Y134       LUT6 (Prop_lut6_I1_O)        0.124     6.089 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.796     6.886    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X105Y130       LUT6 (Prop_lut6_I2_O)        0.124     7.010 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=6, routed)           1.363     8.372    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X87Y121        LUT4 (Prop_lut4_I3_O)        0.124     8.496 r  u_cpu/u_fetch_unit/g0_b2_i_1/O
                         net (fo=54, routed)          1.466     9.962    u_cpu/u_fetch_unit/iccm_addr_nxt[0]
    SLICE_X89Y115        LUT6 (Prop_lut6_I0_O)        0.124    10.086 r  u_cpu/u_fetch_unit/g0_b26/O
                         net (fo=1, routed)           0.585    10.671    u_cpu/u_fetch_unit/g0_b26_n_0
    SLICE_X88Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.795 r  u_cpu/u_fetch_unit/iccm_dout[26]_i_1/O
                         net (fo=2, routed)           0.502    11.297    u_cpu/u_fetch_unit/iccm_dout[26]_i_1_n_0
    SLICE_X87Y116        FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.713    15.211    u_cpu/u_fetch_unit/clk
    SLICE_X87Y116        FDRE                                         r  u_cpu/u_fetch_unit/fch_iccm_dout_reg[26]/C
                         clock pessimism              0.584    15.795    
                         clock uncertainty           -0.125    15.670    
    SLICE_X87Y116        FDRE (Setup_fdre_C_D)       -0.081    15.589    u_cpu/u_fetch_unit/fch_iccm_dout_reg[26]
  -------------------------------------------------------------------
                         required time                         15.589    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 7.823ns (63.569%)  route 4.483ns (36.431%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.958    -0.758    u_cpu/u_exec_unit/clk
    SLICE_X93Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.986     0.684    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y130        LUT3 (Prop_lut3_I1_O)        0.124     0.808 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.717     1.525    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     5.181 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.992     6.173    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820     7.993 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.673     8.666    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y125        LUT2 (Prop_lut2_I1_O)        0.124     8.790 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.790    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.303 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.537    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.654    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.977 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.300    10.277    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3_n_6
    SLICE_X95Y129        LUT6 (Prop_lut6_I2_O)        0.306    10.583 r  u_cpu/u_exec_unit/mem_result_r[21]_i_2/O
                         net (fo=1, routed)           0.815    11.398    u_cpu/u_exec_unit/mem_result_r[21]_i_2_n_0
    SLICE_X96Y128        LUT3 (Prop_lut3_I1_O)        0.150    11.548 r  u_cpu/u_exec_unit/mem_result_r[21]_i_1/O
                         net (fo=1, routed)           0.000    11.548    u_cpu/u_exec_unit/mem_result_nxt[21]
    SLICE_X96Y128        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.770    15.268    u_cpu/u_exec_unit/clk
    SLICE_X96Y128        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[21]/C
                         clock pessimism              0.584    15.852    
                         clock uncertainty           -0.125    15.727    
    SLICE_X96Y128        FDRE (Setup_fdre_C_D)        0.118    15.845    u_cpu/u_exec_unit/mem_result_r_reg[21]
  -------------------------------------------------------------------
                         required time                         15.845    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 8.024ns (65.526%)  route 4.221ns (34.474%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 15.270 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.958    -0.758    u_cpu/u_exec_unit/clk
    SLICE_X93Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.986     0.684    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y130        LUT3 (Prop_lut3_I1_O)        0.124     0.808 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.717     1.525    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     5.181 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.992     6.173    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[41]_P[2])
                                                      1.820     7.993 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           0.673     8.666    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y125        LUT2 (Prop_lut2_I1_O)        0.124     8.790 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.790    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.303 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.537 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.537    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.654 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.654    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_3_n_0
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.771 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.771    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_3_n_0
    SLICE_X94Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.888 r  u_cpu/u_exec_unit/mem_result_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.888    u_cpu/u_exec_unit/mem_result_r_reg[27]_i_3_n_0
    SLICE_X94Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.203 r  u_cpu/u_exec_unit/mem_result_r_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.558    10.761    u_cpu/u_exec_unit/mem_result_r_reg[31]_i_3_n_4
    SLICE_X93Y131        LUT6 (Prop_lut6_I2_O)        0.307    11.068 r  u_cpu/u_exec_unit/mem_result_r[31]_i_2/O
                         net (fo=1, routed)           0.295    11.363    u_cpu/u_exec_unit/mem_result_r[31]_i_2_n_0
    SLICE_X93Y132        LUT3 (Prop_lut3_I1_O)        0.124    11.487 r  u_cpu/u_exec_unit/mem_result_r[31]_i_1/O
                         net (fo=1, routed)           0.000    11.487    u_cpu/u_exec_unit/mem_result_nxt[31]
    SLICE_X93Y132        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.772    15.270    u_cpu/u_exec_unit/clk
    SLICE_X93Y132        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[31]/C
                         clock pessimism              0.622    15.892    
                         clock uncertainty           -0.125    15.767    
    SLICE_X93Y132        FDRE (Setup_fdre_C_D)        0.029    15.796    u_cpu/u_exec_unit/mem_result_r_reg[31]
  -------------------------------------------------------------------
                         required time                         15.796    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/mem_result_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 7.253ns (59.084%)  route 5.023ns (40.916%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 15.267 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.958    -0.758    u_cpu/u_exec_unit/clk
    SLICE_X93Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.456    -0.302 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=103, routed)         0.986     0.684    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X93Y130        LUT3 (Prop_lut3_I1_O)        0.124     0.808 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.717     1.525    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_B[15]_P[47])
                                                      3.656     5.181 r  u_cpu/u_exec_unit/m32_result0/P[47]
                         net (fo=18, routed)          0.992     6.173    u_cpu/u_exec_unit/m32_result0_n_58
    DSP48_X3Y51          DSP48E1 (Prop_dsp48e1_C[41]_P[0])
                                                      1.820     7.993 r  u_cpu/u_exec_unit/m32_result0__0/P[0]
                         net (fo=1, routed)           0.679     8.672    u_cpu/u_exec_unit/m32_result0__0_n_105
    SLICE_X94Y124        LUT2 (Prop_lut2_I1_O)        0.124     8.796 r  u_cpu/u_exec_unit/mem_result_r[3]_i_5/O
                         net (fo=1, routed)           0.000     8.796    u_cpu/u_exec_unit/mem_result_r[3]_i_5_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.176 r  u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.185    u_cpu/u_exec_unit/mem_result_r_reg[3]_i_3_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.424 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.767    10.191    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_5
    SLICE_X92Y119        LUT6 (Prop_lut6_I2_O)        0.301    10.492 r  u_cpu/u_exec_unit/mem_result_r[6]_i_2/O
                         net (fo=1, routed)           0.872    11.364    u_cpu/u_exec_unit/mem_result_r[6]_i_2_n_0
    SLICE_X92Y119        LUT3 (Prop_lut3_I0_O)        0.153    11.517 r  u_cpu/u_exec_unit/mem_result_r[6]_i_1/O
                         net (fo=1, routed)           0.000    11.517    u_cpu/u_exec_unit/mem_result_nxt[6]
    SLICE_X92Y119        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.769    15.267    u_cpu/u_exec_unit/clk
    SLICE_X92Y119        FDRE                                         r  u_cpu/u_exec_unit/mem_result_r_reg[6]/C
                         clock pessimism              0.584    15.851    
                         clock uncertainty           -0.125    15.726    
    SLICE_X92Y119        FDRE (Setup_fdre_C_D)        0.118    15.844    u_cpu/u_exec_unit/mem_result_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/iccm_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.777ns  (logic 3.994ns (33.913%)  route 7.783ns (66.087%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.016    -0.700    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.754 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DOADO[5]
                         net (fo=1, routed)           1.310     3.064    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_rd_tag[5]
    SLICE_X105Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.188 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_36/O
                         net (fo=1, routed)           0.000     3.188    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_36_n_0
    SLICE_X105Y136       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.720 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.720    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_12_n_0
    SLICE_X105Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.834 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0_i_3/CO[3]
                         net (fo=1, routed)           1.187     5.021    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit1
    SLICE_X106Y128       LUT5 (Prop_lut5_I4_O)        0.124     5.145 r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_hit_INST_0/O
                         net (fo=65, routed)          0.821     5.965    u_cpu/u_fetch_unit/u_branch_predictor/bpu_predicted
    SLICE_X107Y134       LUT6 (Prop_lut6_I1_O)        0.124     6.089 r  u_cpu/u_fetch_unit/u_branch_predictor/bpu_pred_target[2]_INST_0/O
                         net (fo=2, routed)           0.796     6.886    u_cpu/u_fetch_unit/bpu_pred_target[2]
    SLICE_X105Y130       LUT6 (Prop_lut6_I2_O)        0.124     7.010 r  u_cpu/u_fetch_unit/fch_pc_r[2]_i_1/O
                         net (fo=6, routed)           1.363     8.372    u_cpu/u_fetch_unit/fch_pc_r[2]_i_1_n_0
    SLICE_X87Y121        LUT4 (Prop_lut4_I3_O)        0.124     8.496 r  u_cpu/u_fetch_unit/g0_b2_i_1/O
                         net (fo=54, routed)          1.245     9.741    u_cpu/u_fetch_unit/iccm_addr_nxt[0]
    SLICE_X81Y116        LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  u_cpu/u_fetch_unit/g0_b3/O
                         net (fo=1, routed)           0.433    10.297    u_cpu/u_fetch_unit/g0_b3_n_0
    SLICE_X81Y116        LUT2 (Prop_lut2_I0_O)        0.150    10.447 r  u_cpu/u_fetch_unit/iccm_dout[3]_i_1/O
                         net (fo=2, routed)           0.630    11.077    u_cpu/u_fetch_unit/iccm_dout[3]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.710    15.208    u_cpu/u_fetch_unit/clk
    SLICE_X83Y118        FDRE                                         r  u_cpu/u_fetch_unit/iccm_dout_reg[3]/C
                         clock pessimism              0.584    15.792    
                         clock uncertainty           -0.125    15.667    
    SLICE_X83Y118        FDRE (Setup_fdre_C_D)       -0.260    15.407    u_cpu/u_fetch_unit/iccm_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  4.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.687    -0.544    u_cpu/u_exec_unit/clk
    SLICE_X104Y137       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  u_cpu/u_exec_unit/wrb_target_r_reg[28]/Q
                         net (fo=1, routed)           0.107    -0.273    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[28]
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.002    -0.737    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.488    
    RAMB36_X5Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155    -0.333    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.687    -0.544    u_cpu/u_exec_unit/clk
    SLICE_X104Y137       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  u_cpu/u_exec_unit/wrb_target_r_reg[30]/Q
                         net (fo=1, routed)           0.107    -0.273    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[30]
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.002    -0.737    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.488    
    RAMB36_X5Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.155    -0.333    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.893%)  route 0.165ns (50.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.687    -0.544    u_cpu/u_exec_unit/clk
    SLICE_X102Y137       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  u_cpu/u_exec_unit/wrb_target_r_reg[19]/Q
                         net (fo=1, routed)           0.165    -0.215    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[19]
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.002    -0.737    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.467    
    RAMB36_X5Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.155    -0.312    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.662%)  route 0.206ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.684    -0.547    u_cpu/u_exec_unit/clk
    SLICE_X103Y132       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_cpu/u_exec_unit/wrb_target_r_reg[12]/Q
                         net (fo=1, routed)           0.206    -0.200    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[12]
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.002    -0.737    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.467    
    RAMB36_X5Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155    -0.312    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_resync/sync_px_ready_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_resync/sync_px_ready_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.708    -0.523    u_resync/clk
    SLICE_X106Y120       FDCE                                         r  u_resync/sync_px_ready_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  u_resync/sync_px_ready_r_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.317    u_resync/sync_px_ready_r[0]
    SLICE_X106Y120       FDCE                                         r  u_resync/sync_px_ready_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.980    -0.760    u_resync/clk
    SLICE_X106Y120       FDCE                                         r  u_resync/sync_px_ready_r_reg[1]/C
                         clock pessimism              0.237    -0.523    
    SLICE_X106Y120       FDCE (Hold_fdce_C_D)         0.075    -0.448    u_resync/sync_px_ready_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.371%)  route 0.226ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.684    -0.547    u_cpu/u_exec_unit/clk
    SLICE_X103Y132       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_cpu/u_exec_unit/wrb_target_r_reg[3]/Q
                         net (fo=1, routed)           0.226    -0.180    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[3]
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.002    -0.737    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.467    
    RAMB36_X5Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155    -0.312    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.213%)  route 0.228ns (61.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.684    -0.547    u_cpu/u_exec_unit/clk
    SLICE_X103Y132       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u_cpu/u_exec_unit/wrb_target_r_reg[13]/Q
                         net (fo=1, routed)           0.228    -0.178    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[13]
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.002    -0.737    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.467    
    RAMB36_X5Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155    -0.312    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/dec_pred_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_pred_state_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X95Y123        FDRE                                         r  u_cpu/u_exec_unit/dec_pred_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  u_cpu/u_exec_unit/dec_pred_state_r_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.322    u_cpu/u_exec_unit/dec_pred_state_r[1]
    SLICE_X94Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_pred_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.948    -0.792    u_cpu/u_exec_unit/clk
    SLICE_X94Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_pred_state_r_reg[1]/C
                         clock pessimism              0.251    -0.541    
    SLICE_X94Y123        FDRE (Hold_fdre_C_D)         0.085    -0.456    u_cpu/u_exec_unit/exe_pred_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.491%)  route 0.189ns (53.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.684    -0.547    u_cpu/u_exec_unit/clk
    SLICE_X104Y132       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y132       FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  u_cpu/u_exec_unit/wrb_target_r_reg[16]/Q
                         net (fo=1, routed)           0.189    -0.194    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[16]
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.002    -0.737    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y27         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.488    
    RAMB36_X5Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.333    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.714    -0.517    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X113Y134       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][3]/Q
                         net (fo=1, routed)           0.087    -0.289    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg_n_0_[3][3]
    SLICE_X112Y134       LUT3 (Prop_lut3_I0_O)        0.045    -0.244 r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r[3][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r[3][3]_i_1_n_0
    SLICE_X112Y134       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.988    -0.752    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X112Y134       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][3]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X112Y134       FDCE (Hold_fdce_C_D)         0.120    -0.384    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/fch_ras_r_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y27     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y27     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X4Y50     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y50     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y46     u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y48     u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y47     u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y49     u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   u_cpu_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X96Y136    u_cpu/u_exec_unit/mem_branch_type_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X96Y136    u_cpu/u_exec_unit/mem_branch_type_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X96Y136    u_cpu/u_exec_unit/mem_branch_type_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X102Y109   u_cpu/u_control_unit/mcycle_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X102Y109   u_cpu/u_control_unit/mcycle_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X102Y109   u_cpu/u_control_unit/mcycle_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X102Y109   u_cpu/u_control_unit/mcycle_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y114   u_cpu/u_control_unit/minstret_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y114   u_cpu/u_control_unit/minstret_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X97Y135    u_cpu/u_exec_unit/mem_pred_target_r_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X106Y125   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[224]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X106Y125   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[224]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X108Y125   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[226]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X108Y125   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[226]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X108Y126   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[228]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X108Y127   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X107Y127   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[230]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X109Y126   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[232]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X106Y127   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[234]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X106Y126   u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[236]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_video_clock_gen/inst/clk_in1
  To Clock:  u_video_clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video_clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_video_clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_gen
  To Clock:  clkfbout_video_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         39.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         39.999      37.844     BUFGCTRL_X0Y2    u_video_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.999      60.001     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.999      173.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.586ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.371ns  (logic 0.580ns (5.593%)  route 9.791ns (94.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 26.696 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.559     6.063    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X99Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.187 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16/O
                         net (fo=22, routed)          6.232    12.419    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694    26.696    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.032    26.728    
                         clock uncertainty           -0.157    26.570    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    26.004    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11
  -------------------------------------------------------------------
                         required time                         26.004    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                 13.586    

Slack (MET) :             13.919ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_11/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 0.580ns (5.781%)  route 9.453ns (94.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 26.691 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.559     6.063    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X99Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.187 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16/O
                         net (fo=22, routed)          5.894    12.081    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16_n_0
    RAMB36_X2Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_11/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.689    26.691    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_11/CLKARDCLK
                         clock pessimism              0.032    26.723    
                         clock uncertainty           -0.157    26.565    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    25.999    u_dvi_display/u_frame_buffer/fb_memory_reg_1_11
  -------------------------------------------------------------------
                         required time                         25.999    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                 13.919    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.862ns  (logic 0.580ns (5.881%)  route 9.282ns (94.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 26.696 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.188     5.692    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y113       LUT4 (Prop_lut4_I1_O)        0.124     5.816 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5/O
                         net (fo=22, routed)          6.094    11.910    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694    26.696    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.032    26.728    
                         clock uncertainty           -0.157    26.570    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    26.004    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11
  -------------------------------------------------------------------
                         required time                         26.004    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.124ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 0.580ns (5.899%)  route 9.253ns (94.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 26.696 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.331     5.835    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X101Y110       LUT4 (Prop_lut4_I1_O)        0.124     5.959 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12/O
                         net (fo=22, routed)          5.921    11.881    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694    26.696    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.032    26.728    
                         clock uncertainty           -0.157    26.570    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    26.004    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11
  -------------------------------------------------------------------
                         required time                         26.004    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                 14.124    

Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 0.580ns (5.835%)  route 9.361ns (94.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 26.696 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.146     5.650    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y107       LUT2 (Prop_lut2_I1_O)        0.124     5.774 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1/O
                         net (fo=22, routed)          6.215    11.989    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694    26.696    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.032    26.728    
                         clock uncertainty           -0.157    26.570    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.211    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11
  -------------------------------------------------------------------
                         required time                         26.211    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.233ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_12/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 0.580ns (5.870%)  route 9.301ns (94.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 26.753 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.559     6.063    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X99Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.187 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16/O
                         net (fo=22, routed)          5.742    11.929    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16_n_0
    RAMB36_X3Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_12/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.751    26.753    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_12/CLKARDCLK
                         clock pessimism              0.132    26.885    
                         clock uncertainty           -0.157    26.728    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    26.162    u_dvi_display/u_frame_buffer/fb_memory_reg_0_12
  -------------------------------------------------------------------
                         required time                         26.162    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                 14.233    

Slack (MET) :             14.252ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 0.580ns (5.983%)  route 9.115ns (94.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 26.686 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.559     6.063    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X99Y113        LUT4 (Prop_lut4_I1_O)        0.124     6.187 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16/O
                         net (fo=22, routed)          5.556    11.743    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16_n_0
    RAMB36_X2Y24         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.684    26.686    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y24         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/CLKARDCLK
                         clock pessimism              0.032    26.718    
                         clock uncertainty           -0.157    26.560    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    25.994    u_dvi_display/u_frame_buffer/fb_memory_reg_0_21
  -------------------------------------------------------------------
                         required time                         25.994    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                 14.252    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 0.580ns (6.000%)  route 9.087ns (94.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 26.696 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.974     5.478    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X103Y111       LUT4 (Prop_lut4_I1_O)        0.124     5.602 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15/O
                         net (fo=22, routed)          6.113    11.715    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694    26.696    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.032    26.728    
                         clock uncertainty           -0.157    26.570    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    26.004    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11
  -------------------------------------------------------------------
                         required time                         26.004    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.381ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 0.580ns (6.025%)  route 9.046ns (93.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 26.696 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.638     5.142    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X105Y112       LUT4 (Prop_lut4_I1_O)        0.124     5.266 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2/O
                         net (fo=22, routed)          6.408    11.674    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694    26.696    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.032    26.728    
                         clock uncertainty           -0.157    26.570    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    26.055    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11
  -------------------------------------------------------------------
                         required time                         26.055    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 14.381    

Slack (MET) :             14.411ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 0.580ns (6.076%)  route 8.966ns (93.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 26.696 - 24.999 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.045     2.048    u_dvi_display/u_vga_control/clk
    SLICE_X109Y129       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDCE (Prop_fdce_C_Q)         0.456     2.504 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.132     5.636    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X98Y110        LUT4 (Prop_lut4_I1_O)        0.124     5.760 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14/O
                         net (fo=22, routed)          5.834    11.594    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694    26.696    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
                         clock pessimism              0.032    26.728    
                         clock uncertainty           -0.157    26.570    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    26.004    u_dvi_display/u_frame_buffer/fb_memory_reg_0_11
  -------------------------------------------------------------------
                         required time                         26.004    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                 14.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_dvi_display/sync_px_1_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/sync_px_2_r_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.682     0.684    u_dvi_display/clk
    SLICE_X105Y121       FDCE                                         r  u_dvi_display/sync_px_1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDCE (Prop_fdce_C_Q)         0.141     0.825 r  u_dvi_display/sync_px_1_r_reg/Q
                         net (fo=1, routed)           0.056     0.881    u_dvi_display/sync_px_1_r
    SLICE_X105Y121       FDCE                                         r  u_dvi_display/sync_px_2_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.955     0.957    u_dvi_display/clk
    SLICE_X105Y121       FDCE                                         r  u_dvi_display/sync_px_2_r_reg/C
                         clock pessimism             -0.273     0.684    
    SLICE_X105Y121       FDCE (Hold_fdce_C_D)         0.075     0.759    u_dvi_display/sync_px_2_r_reg
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_vsync_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s3_vsync_r_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.718     0.720    u_dvi_display/u_vga_control/clk
    SLICE_X113Y138       FDCE                                         r  u_dvi_display/u_vga_control/s2_vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDCE (Prop_fdce_C_Q)         0.141     0.861 r  u_dvi_display/u_vga_control/s2_vsync_r_reg/Q
                         net (fo=2, routed)           0.067     0.928    u_dvi_display/u_vga_control/s2_vsync_r
    SLICE_X113Y138       FDCE                                         r  u_dvi_display/u_vga_control/s3_vsync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.994     0.996    u_dvi_display/u_vga_control/clk
    SLICE_X113Y138       FDCE                                         r  u_dvi_display/u_vga_control/s3_vsync_r_reg/C
                         clock pessimism             -0.276     0.720    
    SLICE_X113Y138       FDCE (Hold_fdce_C_D)         0.076     0.796    u_dvi_display/u_vga_control/s3_vsync_r_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.197%)  route 0.128ns (40.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.711     0.713    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141     0.854 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.128     0.982    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X108Y130       LUT6 (Prop_lut6_I5_O)        0.045     1.027 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.027    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X108Y130       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.983     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.238     0.747    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.121     0.868    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.712     0.714    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X108Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164     0.878 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.061     0.939    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X109Y118       LUT6 (Prop_lut6_I2_O)        0.045     0.984 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.984    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.984     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.259     0.727    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.819    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.066%)  route 0.130ns (47.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.711     0.713    u_dvi_display/u_vga_control/clk
    SLICE_X107Y119       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDCE (Prop_fdce_C_Q)         0.141     0.854 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[18]/Q
                         net (fo=6, routed)           0.130     0.984    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[2]
    SLICE_X109Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.984     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y118       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.258     0.728    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.075     0.803    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.711     0.713    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141     0.854 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.139     0.993    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X112Y129       LUT2 (Prop_lut2_I1_O)        0.047     1.040 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000     1.040    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1_n_0
    SLICE_X112Y129       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.985     0.987    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.261     0.726    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.131     0.857    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.711     0.713    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141     0.854 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.138     0.992    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y129       LUT2 (Prop_lut2_I0_O)        0.049     1.041 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.041    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0_n_0
    SLICE_X112Y129       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.985     0.987    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.261     0.726    
    SLICE_X112Y129       FDSE (Hold_fdse_C_D)         0.131     0.857    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.188%)  route 0.128ns (40.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.711     0.713    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y119       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.141     0.854 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.128     0.982    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X110Y119       LUT6 (Prop_lut6_I5_O)        0.045     1.027 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.027    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X110Y119       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.986     0.988    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y119       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X110Y119       FDRE (Hold_fdre_C_D)         0.092     0.842    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.363%)  route 0.108ns (36.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.710     0.712    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y128       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.108     0.961    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X113Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.006 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.006    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X113Y129       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.985     0.987    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism             -0.260     0.727    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.092     0.819    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s1_vcount_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s1_vcount_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.719     0.721    u_dvi_display/u_vga_control/clk
    SLICE_X113Y140       FDCE                                         r  u_dvi_display/u_vga_control/s1_vcount_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.141     0.862 r  u_dvi_display/u_vga_control/s1_vcount_r_reg[0]/Q
                         net (fo=9, routed)           0.136     0.998    u_dvi_display/u_vga_control/s1_vcount_r[0]
    SLICE_X112Y140       LUT6 (Prop_lut6_I5_O)        0.045     1.043 r  u_dvi_display/u_vga_control/s1_vcount_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.043    u_dvi_display/u_vga_control/s1_vcount_r[4]_i_1_n_0
    SLICE_X112Y140       FDCE                                         r  u_dvi_display/u_vga_control/s1_vcount_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.995     0.997    u_dvi_display/u_vga_control/clk
    SLICE_X112Y140       FDCE                                         r  u_dvi_display/u_vga_control/s1_vcount_r_reg[4]/C
                         clock pessimism             -0.263     0.734    
    SLICE_X112Y140       FDCE (Hold_fdce_C_D)         0.121     0.855    u_dvi_display/u_vga_control/s1_vcount_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y13     u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y17     u_dvi_display/u_frame_buffer/fb_memory_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y29     u_dvi_display/u_frame_buffer/fb_memory_reg_1_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y23     u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y16     u_dvi_display/u_frame_buffer/fb_memory_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y21     u_dvi_display/u_frame_buffer/fb_memory_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y28     u_dvi_display/u_frame_buffer/fb_memory_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y14     u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y27     u_dvi_display/u_frame_buffer/fb_memory_reg_1_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y20     u_dvi_display/u_frame_buffer/fb_memory_reg_0_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       24.999      188.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y121   u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y121   u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y118   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y118   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y118   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y118   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y119   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y119   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y119   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y119   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y116   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y116   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y117   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y117   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y117   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y117   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y118   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y118   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y118   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X104Y118   u_dvi_display/u_msec_timer/msec_elapsed_r_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  serial_clk
  To Clock:  serial_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_video_clock_gen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y128    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y127    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y126    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y125    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y130    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y129    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y122    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y121    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[7][26]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 0.580ns (5.122%)  route 10.744ns (94.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.218 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.088    10.662    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X88Y146        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[7][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.720    15.218    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X88Y146        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[7][26]/C
                         clock pessimism              0.584    15.802    
                         clock uncertainty           -0.125    15.677    
    SLICE_X88Y146        FDCE (Recov_fdce_C_CLR)     -0.405    15.272    u_cpu/u_exec_unit/u_regfile/xreg_reg[7][26]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][20]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 0.580ns (5.124%)  route 10.740ns (94.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.218 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.084    10.657    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X89Y146        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.720    15.218    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X89Y146        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][20]/C
                         clock pessimism              0.584    15.802    
                         clock uncertainty           -0.125    15.677    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.405    15.272    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][20]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][22]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 0.580ns (5.124%)  route 10.740ns (94.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.218 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.084    10.657    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X89Y146        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.720    15.218    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X89Y146        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][22]/C
                         clock pessimism              0.584    15.802    
                         clock uncertainty           -0.125    15.677    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.405    15.272    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][22]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][25]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 0.580ns (5.124%)  route 10.740ns (94.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.218 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.084    10.657    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X89Y146        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.720    15.218    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X89Y146        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][25]/C
                         clock pessimism              0.584    15.802    
                         clock uncertainty           -0.125    15.677    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.405    15.272    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][25]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][26]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 0.580ns (5.124%)  route 10.740ns (94.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.218 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.084    10.657    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X89Y146        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.720    15.218    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X89Y146        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][26]/C
                         clock pessimism              0.584    15.802    
                         clock uncertainty           -0.125    15.677    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.405    15.272    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][26]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][27]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 0.580ns (5.124%)  route 10.740ns (94.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.218 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.084    10.657    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X89Y146        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.720    15.218    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X89Y146        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][27]/C
                         clock pessimism              0.584    15.802    
                         clock uncertainty           -0.125    15.677    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.405    15.272    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][27]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][30]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 0.580ns (5.124%)  route 10.740ns (94.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.218 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.084    10.657    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X89Y146        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.720    15.218    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X89Y146        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][30]/C
                         clock pessimism              0.584    15.802    
                         clock uncertainty           -0.125    15.677    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.405    15.272    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][30]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[6][31]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 0.580ns (5.124%)  route 10.740ns (94.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 15.218 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.084    10.657    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X89Y146        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.720    15.218    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X89Y146        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[6][31]/C
                         clock pessimism              0.584    15.802    
                         clock uncertainty           -0.125    15.677    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.405    15.272    u_cpu/u_exec_unit/u_regfile/xreg_reg[6][31]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[13][20]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.273ns  (logic 0.580ns (5.145%)  route 10.693ns (94.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 15.219 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.037    10.611    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X88Y147        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[13][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.721    15.219    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X88Y147        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[13][20]/C
                         clock pessimism              0.584    15.803    
                         clock uncertainty           -0.125    15.678    
    SLICE_X88Y147        FDCE (Recov_fdce_C_CLR)     -0.405    15.273    u_cpu/u_exec_unit/u_regfile/xreg_reg[13][20]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/xreg_reg[13][23]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        11.273ns  (logic 0.580ns (5.145%)  route 10.693ns (94.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 15.219 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.054    -0.662    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.206 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.450    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.124     0.574 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)       10.037    10.611    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X88Y147        FDCE                                         f  u_cpu/u_exec_unit/u_regfile/xreg_reg[13][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.721    15.219    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X88Y147        FDCE                                         r  u_cpu/u_exec_unit/u_regfile/xreg_reg[13][23]/C
                         clock pessimism              0.584    15.803    
                         clock uncertainty           -0.125    15.678    
    SLICE_X88Y147        FDCE (Recov_fdce_C_CLR)     -0.405    15.273    u_cpu/u_exec_unit/u_regfile/xreg_reg[13][23]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  4.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][14]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.814%)  route 0.460ns (71.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.240     0.131    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X107Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X107Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][14]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X107Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][14]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.814%)  route 0.460ns (71.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.240     0.131    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X107Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X107Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][16]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X107Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][16]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][18]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.814%)  route 0.460ns (71.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.240     0.131    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X107Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X107Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][18]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X107Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][18]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][20]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.814%)  route 0.460ns (71.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.240     0.131    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X107Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X107Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][20]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X107Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][20]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][22]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.814%)  route 0.460ns (71.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.240     0.131    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X107Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X107Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][22]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X107Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][22]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.814%)  route 0.460ns (71.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.240     0.131    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X107Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X107Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][23]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X107Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][23]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][24]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.814%)  route 0.460ns (71.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.240     0.131    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X107Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X107Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][24]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X107Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][24]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][25]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.814%)  route 0.460ns (71.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.240     0.131    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X107Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X107Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][25]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X107Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[3][25]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[0][22]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.621%)  route 0.464ns (71.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.245     0.135    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X106Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X106Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[0][22]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X106Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[0][22]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[0][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.621%)  route 0.464ns (71.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.716    -0.515    u_resync/clk
    SLICE_X111Y138       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.374 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.155    u_resync/p_0_in
    SLICE_X111Y138       LUT1 (Prop_lut1_I0_O)        0.045    -0.110 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.245     0.135    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/reset
    SLICE_X106Y138       FDCE                                         f  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        0.989    -0.751    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/clk
    SLICE_X106Y138       FDCE                                         r  u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[0][23]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X106Y138       FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    u_cpu/u_fetch_unit/u_branch_predictor/u_ras/wrb_ras_r_reg[0][23]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.707    





