

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4'
================================================================
* Date:           Fri Jun  7 16:44:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.970 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      676|      676|  3.380 us|  3.380 us|  676|  676|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_4_loop_for_channel_pad_4  |      674|      674|         4|          1|          1|   672|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 7 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten62 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten62"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln109 = store i4 0, i4 %c" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 11 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln111 = store i7 0, i7 %n" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 12 'store' 'store_ln111' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i217"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten62_load = load i10 %indvar_flatten62" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 14 'load' 'indvar_flatten62_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln109 = icmp_eq  i10 %indvar_flatten62_load, i10 672" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 15 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln109 = add i10 %indvar_flatten62_load, i10 1" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 16 'add' 'add_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc15.i229, void %for.body4.i235.preheader.exitStub" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 17 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_load = load i7 %n" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 18 'load' 'n_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 19 'load' 'c_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%icmp_ln111 = icmp_eq  i7 %n_load, i7 84" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 20 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.36ns)   --->   "%select_ln109 = select i1 %icmp_ln111, i7 0, i7 %n_load" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 21 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln109_1 = add i4 %c_load, i4 1" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 22 'add' 'add_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%select_ln109_1 = select i1 %icmp_ln111, i4 %add_ln109_1, i4 %c_load" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 23 'select' 'select_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %select_ln109_1" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 24 'zext' 'zext_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln109_1" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 25 'trunc' 'empty' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 26 [3/3] (0.99ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln111 = mul i10 %zext_ln111, i10 84" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 26 'mul' 'mul_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln109, i32 1, i32 6" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i6 %tmp, i6 0" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 28 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln111 = add i7 %select_ln109, i7 1" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 29 'add' 'add_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %indvar_flatten62" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 30 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln109 = store i4 %select_ln109_1, i4 %c" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 31 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln111 = store i7 %add_ln111, i7 %n" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 32 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 33 [2/3] (0.99ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln111 = mul i10 %zext_ln111, i10 84" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 33 'mul' 'mul_ln111' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %empty, i6 0" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl29_cast = zext i9 %p_shl" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 35 'zext' 'p_shl29_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 36 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl30_cast = zext i7 %p_shl11" [Conv.cpp:109->CNN.cpp:41]   --->   Operation 37 'zext' 'p_shl30_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln111 = mul i10 %zext_ln111, i10 84" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 38 'mul' 'mul_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i7 %select_ln109" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 39 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i7 %select_ln109" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 40 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln112 = add i10 %zext_ln111_1, i10 %mul_ln111" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 41 'add' 'add_ln112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_1 = add i10 %p_shl29_cast, i10 %p_shl30_cast" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 42 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln112_3 = add i8 %zext_ln111_2, i8 254" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 43 'add' 'add_ln112_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i8 %add_ln112_3" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 44 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln112_2 = add i10 %sext_ln112, i10 %add_ln112_1" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 45 'add' 'add_ln112_2' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i10 %add_ln112_2" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 46 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%OutPool1_addr = getelementptr i16 %OutPool1, i64 0, i64 %zext_ln112_1" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 47 'getelementptr' 'OutPool1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.23ns)   --->   "%OutPool1_load = load i10 %OutPool1_addr" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 48 'load' 'OutPool1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_4_loop_for_channel_pad_4_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 672, i64 672, i64 672"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 51 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.77ns)   --->   "%icmp_ln112_1 = icmp_ugt  i7 %select_ln109, i7 81" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 52 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln112)   --->   "%or_ln112 = or i1 %icmp_ln112, i1 %icmp_ln112_1" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 53 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln112 = add i10 %zext_ln111_1, i10 %mul_ln111" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 54 'add' 'add_ln112' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %add_ln112" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 55 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%OutPadConv4_addr = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln112" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 56 'getelementptr' 'OutPadConv4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (1.23ns)   --->   "%OutPool1_load = load i10 %OutPool1_addr" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 57 'load' 'OutPool1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_4 : Operation 58 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln112 = select i1 %or_ln112, i16 0, i16 %OutPool1_load" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 58 'select' 'select_ln112' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln112 = store i16 %select_ln112, i10 %OutPadConv4_addr" [Conv.cpp:112->CNN.cpp:41]   --->   Operation 59 'store' 'store_ln112' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 672> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body4.i217" [Conv.cpp:111->CNN.cpp:41]   --->   Operation 60 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPool1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 01000]
c                     (alloca           ) [ 01000]
indvar_flatten62      (alloca           ) [ 01000]
store_ln0             (store            ) [ 00000]
store_ln109           (store            ) [ 00000]
store_ln111           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten62_load (load             ) [ 00000]
icmp_ln109            (icmp             ) [ 01110]
add_ln109             (add              ) [ 00000]
br_ln109              (br               ) [ 00000]
n_load                (load             ) [ 00000]
c_load                (load             ) [ 00000]
icmp_ln111            (icmp             ) [ 00000]
select_ln109          (select           ) [ 01111]
add_ln109_1           (add              ) [ 00000]
select_ln109_1        (select           ) [ 00000]
zext_ln111            (zext             ) [ 01110]
empty                 (trunc            ) [ 01110]
tmp                   (partselect       ) [ 00000]
icmp_ln112            (icmp             ) [ 01111]
add_ln111             (add              ) [ 00000]
store_ln109           (store            ) [ 00000]
store_ln109           (store            ) [ 00000]
store_ln111           (store            ) [ 00000]
p_shl                 (bitconcatenate   ) [ 00000]
p_shl29_cast          (zext             ) [ 00000]
p_shl11               (bitconcatenate   ) [ 00000]
p_shl30_cast          (zext             ) [ 00000]
mul_ln111             (mul              ) [ 01001]
zext_ln111_1          (zext             ) [ 01001]
zext_ln111_2          (zext             ) [ 00000]
add_ln112_1           (add              ) [ 00000]
add_ln112_3           (add              ) [ 00000]
sext_ln112            (sext             ) [ 00000]
add_ln112_2           (add              ) [ 00000]
zext_ln112_1          (zext             ) [ 00000]
OutPool1_addr         (getelementptr    ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln111    (specpipeline     ) [ 00000]
icmp_ln112_1          (icmp             ) [ 00000]
or_ln112              (or               ) [ 00000]
add_ln112             (add              ) [ 00000]
zext_ln112            (zext             ) [ 00000]
OutPadConv4_addr      (getelementptr    ) [ 00000]
OutPool1_load         (load             ) [ 00000]
select_ln112          (select           ) [ 00000]
store_ln112           (store            ) [ 00000]
br_ln111              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPool1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_4_loop_for_channel_pad_4_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="n_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="c_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten62_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten62/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="OutPool1_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool1_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutPool1_load/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="OutPadConv4_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv4_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln112_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln109_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln111_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten62_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten62_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln109_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln109_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="n_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="c_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln111_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln109_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln109_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln109_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln111_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="4" slack="0"/>
<pin id="173" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln112_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln111_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln109_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln109_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln111_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_shl_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="2"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_shl29_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl29_cast/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_shl11_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="2"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_shl30_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl30_cast/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln111_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="2"/>
<pin id="229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln111_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="2"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln112_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln112_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln112_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln112_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="10" slack="0"/>
<pin id="252" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln112_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln112_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="3"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="or_ln112_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="3"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln112_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln112_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/4 "/>
</bind>
</comp>

<comp id="283" class="1007" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln111/1 add_ln112/3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="n_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="299" class="1005" name="c_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="306" class="1005" name="indvar_flatten62_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten62 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln109_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="317" class="1005" name="select_ln109_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="2"/>
<pin id="319" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln109 "/>
</bind>
</comp>

<comp id="324" class="1005" name="zext_ln111_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="329" class="1005" name="empty_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="2"/>
<pin id="331" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln112_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="3"/>
<pin id="337" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="340" class="1005" name="zext_ln111_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="1"/>
<pin id="342" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="OutPool1_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="1"/>
<pin id="347" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OutPool1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="129" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="132" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="129" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="152" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="138" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="182"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="138" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="120" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="152" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="184" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="237"><net_src comp="212" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="223" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="230" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="233" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="279"><net_src comp="265" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="77" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="288"><net_src comp="160" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="227" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="283" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="295"><net_src comp="58" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="302"><net_src comp="62" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="309"><net_src comp="66" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="316"><net_src comp="114" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="138" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="327"><net_src comp="160" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="332"><net_src comp="164" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="338"><net_src comp="178" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="343"><net_src comp="227" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="348"><net_src comp="70" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv4 | {4 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 : OutPool1 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln111 : 1
		indvar_flatten62_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		n_load : 1
		c_load : 1
		icmp_ln111 : 2
		select_ln109 : 3
		add_ln109_1 : 2
		select_ln109_1 : 3
		zext_ln111 : 4
		empty : 4
		mul_ln111 : 5
		tmp : 4
		icmp_ln112 : 5
		add_ln111 : 4
		store_ln109 : 3
		store_ln109 : 4
		store_ln111 : 5
	State 2
	State 3
		p_shl29_cast : 1
		p_shl30_cast : 1
		add_ln112 : 1
		add_ln112_1 : 2
		add_ln112_3 : 1
		sext_ln112 : 2
		add_ln112_2 : 3
		zext_ln112_1 : 4
		OutPool1_addr : 5
		OutPool1_load : 6
	State 4
		or_ln112 : 1
		zext_ln112 : 1
		OutPadConv4_addr : 2
		select_ln112 : 1
		store_ln112 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln109_fu_120   |    0    |    0    |    17   |
|          |   add_ln109_1_fu_146  |    0    |    0    |    12   |
|    add   |    add_ln111_fu_184   |    0    |    0    |    14   |
|          |   add_ln112_1_fu_233  |    0    |    0    |    18   |
|          |   add_ln112_3_fu_239  |    0    |    0    |    14   |
|          |   add_ln112_2_fu_249  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln109_fu_114   |    0    |    0    |    17   |
|   icmp   |   icmp_ln111_fu_132   |    0    |    0    |    14   |
|          |   icmp_ln112_fu_178   |    0    |    0    |    13   |
|          |  icmp_ln112_1_fu_260  |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln109_fu_138  |    0    |    0    |    7    |
|  select  | select_ln109_1_fu_152 |    0    |    0    |    4    |
|          |  select_ln112_fu_274  |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln112_fu_265    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_283      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln111_fu_160   |    0    |    0    |    0    |
|          |  p_shl29_cast_fu_212  |    0    |    0    |    0    |
|          |  p_shl30_cast_fu_223  |    0    |    0    |    0    |
|   zext   |  zext_ln111_1_fu_227  |    0    |    0    |    0    |
|          |  zext_ln111_2_fu_230  |    0    |    0    |    0    |
|          |  zext_ln112_1_fu_255  |    0    |    0    |    0    |
|          |   zext_ln112_fu_270   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      empty_fu_164     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_168      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_205     |    0    |    0    |    0    |
|          |     p_shl11_fu_216    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln112_fu_245   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   180   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  OutPool1_addr_reg_345 |   10   |
|        c_reg_299       |    4   |
|      empty_reg_329     |    3   |
|   icmp_ln109_reg_313   |    1   |
|   icmp_ln112_reg_335   |    1   |
|indvar_flatten62_reg_306|   10   |
|        n_reg_292       |    7   |
|  select_ln109_reg_317  |    7   |
|  zext_ln111_1_reg_340  |   10   |
|   zext_ln111_reg_324   |   10   |
+------------------------+--------+
|          Total         |   63   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_283    |  p0  |   3  |   4  |   12   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  0.903  ||    23   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   23   |
|  Register |    -   |    -   |   63   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   63   |   203  |
+-----------+--------+--------+--------+--------+
