Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : arm
Version: J-2014.09-SP4
Date   : Sat Mar 25 09:51:34 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          0.90
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.92
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3286
  Buf/Inv Cell Count:             283
  Buf Cell Count:                  14
  Inv Cell Count:                 269
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2770
  Sequential Cell Count:          516
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6717.025986
  Noncombinational Area:  3433.485546
  Buf/Inv Area:            386.044737
  Total Buffer Area:            29.48
  Total Inverter Area:         356.56
  Macro/Black Box Area:      0.000000
  Net Area:               2939.864814
  -----------------------------------
  Cell Area:             10150.511532
  Design Area:           13090.376347


  Design Rules
  -----------------------------------
  Total Number of Nets:          3412
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.04
  Logic Optimization:                 13.43
  Mapping Optimization:              110.84
  -----------------------------------------
  Overall Compile Time:              148.48
  Overall Compile Wall Clock Time:   195.66

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
