--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Oxygen.twx Oxygen.ncd -o Oxygen.twr Oxygen.pcf -ucf
Oxygen.ucf

Design file:              Oxygen.ncd
Physical constraint file: Oxygen.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hq_input<0> |    5.750(R)|      SLOW  |   -0.998(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<1> |    2.725(R)|      SLOW  |   -0.913(R)|      FAST  |clk_BUFGP         |   0.000|
switch<0>   |    5.304(R)|      SLOW  |   -1.232(R)|      FAST  |clk_BUFGP         |   0.000|
switch<1>   |    4.672(R)|      SLOW  |   -1.036(R)|      FAST  |clk_BUFGP         |   0.000|
switch<2>   |    4.836(R)|      SLOW  |   -1.024(R)|      FAST  |clk_BUFGP         |   0.000|
switch<3>   |    3.955(R)|      SLOW  |   -0.887(R)|      FAST  |clk_BUFGP         |   0.000|
switch<4>   |    4.275(R)|      SLOW  |   -0.789(R)|      FAST  |clk_BUFGP         |   0.000|
switch<5>   |    3.961(R)|      SLOW  |   -0.677(R)|      FAST  |clk_BUFGP         |   0.000|
switch<6>   |    4.043(R)|      SLOW  |   -0.842(R)|      FAST  |clk_BUFGP         |   0.000|
switch<7>   |    4.768(R)|      SLOW  |   -1.081(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |         8.912(R)|      SLOW  |         4.505(R)|      FAST  |clk_BUFGP         |   0.000|
b           |         8.994(R)|      SLOW  |         4.554(R)|      FAST  |clk_BUFGP         |   0.000|
c           |         8.695(R)|      SLOW  |         4.437(R)|      FAST  |clk_BUFGP         |   0.000|
common<0>   |         7.583(R)|      SLOW  |         3.950(R)|      FAST  |clk_BUFGP         |   0.000|
common<1>   |         7.431(R)|      SLOW  |         3.872(R)|      FAST  |clk_BUFGP         |   0.000|
common<2>   |         7.425(R)|      SLOW  |         3.820(R)|      FAST  |clk_BUFGP         |   0.000|
common<3>   |         7.083(R)|      SLOW  |         3.610(R)|      FAST  |clk_BUFGP         |   0.000|
d           |         9.064(R)|      SLOW  |         4.654(R)|      FAST  |clk_BUFGP         |   0.000|
e           |         8.751(R)|      SLOW  |         4.366(R)|      FAST  |clk_BUFGP         |   0.000|
f           |         8.597(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
g           |         8.723(R)|      SLOW  |         4.378(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         7.385(R)|      SLOW  |         3.806(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         7.309(R)|      SLOW  |         3.770(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         7.229(R)|      SLOW  |         3.708(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         6.935(R)|      SLOW  |         3.524(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         7.130(R)|      SLOW  |         3.643(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         7.973(R)|      SLOW  |         4.132(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         7.973(R)|      SLOW  |         4.132(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         7.932(R)|      SLOW  |         4.165(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<0>  |         9.527(R)|      SLOW  |         4.108(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<1>  |         9.527(R)|      SLOW  |         4.051(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<2>  |         9.514(R)|      SLOW  |         4.011(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<3>  |         9.514(R)|      SLOW  |         4.012(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<4>  |         9.461(R)|      SLOW  |         4.044(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<5>  |         9.461(R)|      SLOW  |         4.083(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<6>  |         9.294(R)|      SLOW  |         4.009(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<7>  |         9.294(R)|      SLOW  |         3.958(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.596|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 09 14:20:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



