Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar 21 00:09:51 2021
| Host         : friday running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z015-clg485
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.577        0.000                      0                28096        0.019        0.000                      0                27952        3.000        0.000                       0                 11788  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
  clk_out1_system_axi_clkwiz_0   {0.000 10.000}       20.000          50.000          
  clk_out1_system_core_clkwiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_system_axi_clkwiz_0   {0.000 5.000}        10.000          100.000         
  clkfbout_system_axi_clkwiz_0   {0.000 5.000}        10.000          100.000         
  clkfbout_system_core_clkwiz_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1                       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         3.000        0.000                       0                     4  
  clk_out1_system_axi_clkwiz_0        13.052        0.000                      0                 3197        0.035        0.000                      0                 3197        9.020        0.000                       0                  1800  
  clk_out1_system_core_clkwiz_0       11.334        0.000                      0                 2288        0.034        0.000                      0                 2288       18.750        0.000                       0                  1186  
  clk_out2_system_axi_clkwiz_0         1.577        0.000                      0                21630        0.019        0.000                      0                21630        3.750        0.000                       0                  8792  
  clkfbout_system_axi_clkwiz_0                                                                                                                                                     7.845        0.000                       0                     3  
  clkfbout_system_core_clkwiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_core_clkwiz_0  clk_out1_system_axi_clkwiz_0        58.659        0.000                      0                   36                                                                        
clk_out1_system_axi_clkwiz_0   clk_out1_system_core_clkwiz_0      118.405        0.000                      0                   64                                                                        
clk_out2_system_axi_clkwiz_0   clk_out1_system_core_clkwiz_0        8.606        0.000                      0                   22                                                                        
clk_out1_system_core_clkwiz_0  clk_out2_system_axi_clkwiz_0        38.647        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_system_core_clkwiz_0  clk_out1_system_core_clkwiz_0       32.280        0.000                      0                  645        0.153        0.000                      0                  645  
**async_default**              clk_out2_system_axi_clkwiz_0   clk_out2_system_axi_clkwiz_0         6.425        0.000                      0                  192        0.574        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/sys_cpu/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/axi_clkwiz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   system_i/core_clkwiz/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_axi_clkwiz_0
  To Clock:  clk_out1_system_axi_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.335ns (33.792%)  route 4.575ns (66.209%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 22.746 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.796     3.051    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y108        FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.507 f  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.292     4.799    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.152     4.951 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.758     5.709    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y110        LUT5 (Prop_lut5_I1_O)        0.374     6.083 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=23, routed)          1.569     7.652    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y106        LUT4 (Prop_lut4_I3_O)        0.326     7.978 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     7.978    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X34Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.354 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.354    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.669 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.956     9.625    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X34Y109        LUT3 (Prop_lut3_I0_O)        0.336     9.961 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.961    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X34Y109        FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.606    22.746    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y109        FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.247    22.993    
                         clock uncertainty           -0.098    22.895    
    SLICE_X34Y109        FDRE (Setup_fdre_C_D)        0.118    23.013    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.013    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.456ns (36.190%)  route 4.330ns (63.810%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.796     3.051    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y108        FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.507 f  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.292     4.799    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.152     4.951 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.758     5.709    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y110        LUT5 (Prop_lut5_I1_O)        0.374     6.083 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=23, routed)          1.569     7.652    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y106        LUT4 (Prop_lut4_I3_O)        0.326     7.978 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     7.978    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X34Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.354 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.354    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.471    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.794 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.711     9.505    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X33Y108        LUT3 (Prop_lut3_I0_O)        0.332     9.837 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.837    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X33Y108        FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.607    22.747    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y108        FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    22.994    
                         clock uncertainty           -0.098    22.896    
    SLICE_X33Y108        FDRE (Setup_fdre_C_D)        0.075    22.971    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.971    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 2.341ns (34.602%)  route 4.424ns (65.398%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.796     3.051    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y108        FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.507 f  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.292     4.799    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.152     4.951 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.758     5.709    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y110        LUT5 (Prop_lut5_I1_O)        0.374     6.083 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=23, routed)          1.569     7.652    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y106        LUT4 (Prop_lut4_I3_O)        0.326     7.978 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     7.978    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X34Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.354 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.354    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.677 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.805     9.482    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X33Y107        LUT3 (Prop_lut3_I0_O)        0.334     9.816 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.816    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X33Y107        FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.607    22.747    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y107        FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    22.994    
                         clock uncertainty           -0.098    22.896    
    SLICE_X33Y107        FDRE (Setup_fdre_C_D)        0.075    22.971    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.971    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.165ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.343ns (34.686%)  route 4.412ns (65.314%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.796     3.051    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y108        FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.507 f  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.292     4.799    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.152     4.951 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.758     5.709    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y110        LUT5 (Prop_lut5_I1_O)        0.374     6.083 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=23, routed)          1.569     7.652    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y106        LUT4 (Prop_lut4_I3_O)        0.326     7.978 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     7.978    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X34Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.354 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.354    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.471    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.690 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.793     9.483    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X33Y108        LUT3 (Prop_lut3_I0_O)        0.323     9.806 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.806    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X33Y108        FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.607    22.747    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y108        FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.247    22.994    
                         clock uncertainty           -0.098    22.896    
    SLICE_X33Y108        FDRE (Setup_fdre_C_D)        0.075    22.971    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.971    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 13.165    

Slack (MET) :             13.222ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.080ns (17.622%)  route 5.049ns (82.378%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 22.576 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.796     3.051    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y108        FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.507 f  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.292     4.799    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.152     4.951 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.758     5.709    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y110        LUT5 (Prop_lut5_I3_O)        0.348     6.057 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.833     6.890    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X32Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.014 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=52, routed)          2.166     9.180    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X29Y99         FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.436    22.576    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
                         clock pessimism              0.129    22.705    
                         clock uncertainty           -0.098    22.606    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    22.401    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.222ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.080ns (17.622%)  route 5.049ns (82.378%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns = ( 22.576 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.796     3.051    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y108        FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.507 f  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=34, routed)          1.292     4.799    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X38Y108        LUT2 (Prop_lut2_I1_O)        0.152     4.951 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.758     5.709    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y110        LUT5 (Prop_lut5_I3_O)        0.348     6.057 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.833     6.890    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X32Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.014 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=52, routed)          2.166     9.180    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X29Y99         FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.436    22.576    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
                         clock pessimism              0.129    22.705    
                         clock uncertainty           -0.098    22.606    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    22.401    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                 13.222    

Slack (MET) :             13.226ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.842ns (13.138%)  route 5.567ns (86.862%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 22.570 - 20.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.606     2.861    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X35Y93         FDSE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDSE (Prop_fdse_C_Q)         0.419     3.280 f  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=41, routed)          2.101     5.381    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.299     5.680 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=3, routed)           1.420     7.099    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rready[0]
    SLICE_X38Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.223 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i[34]_i_1/O
                         net (fo=35, routed)          2.047     9.270    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/E[0]
    SLICE_X52Y93         FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.430    22.570    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y93         FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism              0.229    22.799    
                         clock uncertainty           -0.098    22.701    
    SLICE_X52Y93         FDRE (Setup_fdre_C_CE)      -0.205    22.496    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         22.496    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 13.226    

Slack (MET) :             13.226ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.842ns (13.138%)  route 5.567ns (86.862%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 22.570 - 20.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.606     2.861    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X35Y93         FDSE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDSE (Prop_fdse_C_Q)         0.419     3.280 f  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=41, routed)          2.101     5.381    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.299     5.680 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=3, routed)           1.420     7.099    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rready[0]
    SLICE_X38Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.223 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i[34]_i_1/O
                         net (fo=35, routed)          2.047     9.270    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/E[0]
    SLICE_X52Y93         FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.430    22.570    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y93         FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.229    22.799    
                         clock uncertainty           -0.098    22.701    
    SLICE_X52Y93         FDRE (Setup_fdre_C_CE)      -0.205    22.496    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         22.496    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 13.226    

Slack (MET) :             13.226ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.842ns (13.138%)  route 5.567ns (86.862%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 22.570 - 20.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.606     2.861    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X35Y93         FDSE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDSE (Prop_fdse_C_Q)         0.419     3.280 f  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=41, routed)          2.101     5.381    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.299     5.680 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=3, routed)           1.420     7.099    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rready[0]
    SLICE_X38Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.223 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i[34]_i_1/O
                         net (fo=35, routed)          2.047     9.270    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/E[0]
    SLICE_X52Y93         FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.430    22.570    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y93         FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.229    22.799    
                         clock uncertainty           -0.098    22.701    
    SLICE_X52Y93         FDRE (Setup_fdre_C_CE)      -0.205    22.496    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         22.496    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 13.226    

Slack (MET) :             13.226ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_axi_clkwiz_0 rise@20.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.842ns (13.138%)  route 5.567ns (86.862%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 22.570 - 20.000 ) 
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.606     2.861    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X35Y93         FDSE                                         r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDSE (Prop_fdse_C_Q)         0.419     3.280 f  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=41, routed)          2.101     5.381    system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.299     5.680 r  system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=3, routed)           1.420     7.099    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rready[0]
    SLICE_X38Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.223 r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i[34]_i_1/O
                         net (fo=35, routed)          2.047     9.270    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/E[0]
    SLICE_X52Y93         FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    21.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    22.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.679    19.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    21.049    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.140 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        1.430    22.570    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y93         FDRE                                         r  system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.229    22.799    
                         clock uncertainty           -0.098    22.701    
    SLICE_X52Y93         FDRE (Setup_fdre_C_CE)      -0.205    22.496    system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         22.496    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 13.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.576%)  route 0.180ns (58.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.555     0.884    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X61Y95         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.180     1.191    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_rdata_d2[29]
    SLICE_X58Y95         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.827     1.187    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X58Y95         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[29]/C
                         clock pessimism             -0.036     1.151    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.006     1.157    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.711%)  route 0.169ns (53.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.555     0.884    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X62Y96         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.169     1.200    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_rdata_d2[28]
    SLICE_X58Y96         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.827     1.187    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X58Y96         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[28]/C
                         clock pessimism             -0.036     1.151    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.010     1.161    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.818%)  route 0.168ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.555     0.884    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X62Y96         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.168     1.200    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_rdata_d2[27]
    SLICE_X58Y96         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.827     1.187    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X58Y96         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[27]/C
                         clock pessimism             -0.036     1.151    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.009     1.160    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.451%)  route 0.235ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.637     0.966    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/aw.aw_pipe/aclk
    SLICE_X56Y108        FDRE                                         r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           0.235     1.342    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_awvalid
    SLICE_X60Y107        FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.912     1.272    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X60Y107        FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_reg/C
                         clock pessimism             -0.040     1.232    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.066     1.298    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.974%)  route 0.167ns (53.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.556     0.885    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X62Y97         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.167     1.200    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_rdata_d2[31]
    SLICE_X58Y96         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.827     1.187    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X58Y96         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[31]/C
                         clock pessimism             -0.036     1.151    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.000     1.151    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.974%)  route 0.167ns (53.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.554     0.883    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X62Y90         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.167     1.198    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_rdata_d2[3]
    SLICE_X58Y89         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.825     1.185    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X58Y89         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[3]/C
                         clock pessimism             -0.036     1.149    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)        -0.001     1.148    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.177%)  route 0.249ns (63.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.637     0.966    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/aclk
    SLICE_X56Y108        FDRE                                         r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           0.249     1.356    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wvalid
    SLICE_X60Y107        FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.912     1.272    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X60Y107        FDRE                                         r  system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_reg/C
                         clock pessimism             -0.040     1.232    
    SLICE_X60Y107        FDRE (Hold_fdre_C_D)         0.070     1.302    system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.142%)  route 0.208ns (61.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.559     0.888    system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y97         FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/Q
                         net (fo=3, routed)           0.208     1.223    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/D[27]
    SLICE_X60Y97         FDRE                                         r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.828     1.188    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/aclk
    SLICE_X60Y97         FDRE                                         r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.036     1.152    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.016     1.168    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.893%)  route 0.210ns (62.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.559     0.888    system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X53Y98         FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[31]/Q
                         net (fo=3, routed)           0.210     1.225    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/D[31]
    SLICE_X60Y98         FDRE                                         r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.828     1.188    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/aclk
    SLICE_X60Y98         FDRE                                         r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.036     1.152    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.018     1.170    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_axi_clkwiz_0 rise@0.000ns - clk_out1_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.092%)  route 0.250ns (63.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.559     0.888    system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y97         FDRE                                         r  system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[28]/Q
                         net (fo=3, routed)           0.250     1.278    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/D[28]
    SLICE_X60Y97         FDRE                                         r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out1_system_axi_clkwiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout1_buf/O
                         net (fo=1799, routed)        0.828     1.188    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/aclk
    SLICE_X60Y97         FDRE                                         r  system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.036     1.152    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.066     1.218    system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_axi_clkwiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   system_i/axi_clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y107    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_src_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y107    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_src_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y102    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y102    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y102    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y102    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y102    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y102    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y108    system_i/axi_gp_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y86     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y86     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y89     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y89     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y86     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y86     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y86     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y89     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y86     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y88     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y89     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y89     system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_core_clkwiz_0
  To Clock:  clk_out1_system_core_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.587ns  (logic 17.132ns (59.930%)  route 11.455ns (40.070%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.010    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.124    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.458 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__6/O[1]
                         net (fo=1, routed)           0.000    31.458    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[29]
    SLICE_X68Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[29]/C
                         clock pessimism              0.264    42.849    
                         clock uncertainty           -0.120    42.729    
    SLICE_X68Y46         FDCE (Setup_fdce_C_D)        0.062    42.791    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[29]
  -------------------------------------------------------------------
                         required time                         42.791    
                         arrival time                         -31.458    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.566ns  (logic 17.111ns (59.900%)  route 11.455ns (40.100%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.010    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.124    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__6/O[3]
                         net (fo=1, routed)           0.000    31.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[31]
    SLICE_X68Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[31]/C
                         clock pessimism              0.264    42.849    
                         clock uncertainty           -0.120    42.729    
    SLICE_X68Y46         FDCE (Setup_fdce_C_D)        0.062    42.791    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[31]
  -------------------------------------------------------------------
                         required time                         42.791    
                         arrival time                         -31.437    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.492ns  (logic 17.037ns (59.796%)  route 11.455ns (40.204%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.010    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.124    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.363 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__6/O[2]
                         net (fo=1, routed)           0.000    31.363    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[30]
    SLICE_X68Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[30]/C
                         clock pessimism              0.264    42.849    
                         clock uncertainty           -0.120    42.729    
    SLICE_X68Y46         FDCE (Setup_fdce_C_D)        0.062    42.791    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[30]
  -------------------------------------------------------------------
                         required time                         42.791    
                         arrival time                         -31.363    
  -------------------------------------------------------------------
                         slack                                 11.429    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.473ns  (logic 17.018ns (59.769%)  route 11.455ns (40.231%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.010    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.344 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5/O[1]
                         net (fo=1, routed)           0.000    31.344    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[25]
    SLICE_X68Y45         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y45         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[25]/C
                         clock pessimism              0.261    42.846    
                         clock uncertainty           -0.120    42.726    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.062    42.788    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[25]
  -------------------------------------------------------------------
                         required time                         42.788    
                         arrival time                         -31.344    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.445ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.476ns  (logic 17.021ns (59.773%)  route 11.455ns (40.227%))
  Logic Levels:           26  (CARRY4=15 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.010    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.124    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    31.347 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__6/O[0]
                         net (fo=1, routed)           0.000    31.347    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[28]
    SLICE_X68Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[28]/C
                         clock pessimism              0.264    42.849    
                         clock uncertainty           -0.120    42.729    
    SLICE_X68Y46         FDCE (Setup_fdce_C_D)        0.062    42.791    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[28]
  -------------------------------------------------------------------
                         required time                         42.791    
                         arrival time                         -31.347    
  -------------------------------------------------------------------
                         slack                                 11.445    

Slack (MET) :             11.466ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.452ns  (logic 16.997ns (59.739%)  route 11.455ns (40.261%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.010    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5/O[3]
                         net (fo=1, routed)           0.000    31.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[27]
    SLICE_X68Y45         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y45         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[27]/C
                         clock pessimism              0.261    42.846    
                         clock uncertainty           -0.120    42.726    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.062    42.788    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[27]
  -------------------------------------------------------------------
                         required time                         42.788    
                         arrival time                         -31.323    
  -------------------------------------------------------------------
                         slack                                 11.466    

Slack (MET) :             11.540ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.378ns  (logic 16.923ns (59.634%)  route 11.455ns (40.366%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.010    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.249 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5/O[2]
                         net (fo=1, routed)           0.000    31.249    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[26]
    SLICE_X68Y45         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y45         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[26]/C
                         clock pessimism              0.261    42.846    
                         clock uncertainty           -0.120    42.726    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.062    42.788    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[26]
  -------------------------------------------------------------------
                         required time                         42.788    
                         arrival time                         -31.249    
  -------------------------------------------------------------------
                         slack                                 11.540    

Slack (MET) :             11.556ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.362ns  (logic 16.907ns (59.612%)  route 11.455ns (40.388%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.010    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    31.233 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__5/O[0]
                         net (fo=1, routed)           0.000    31.233    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[24]
    SLICE_X68Y45         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y45         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[24]/C
                         clock pessimism              0.261    42.846    
                         clock uncertainty           -0.120    42.726    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.062    42.788    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[24]
  -------------------------------------------------------------------
                         required time                         42.788    
                         arrival time                         -31.233    
  -------------------------------------------------------------------
                         slack                                 11.556    

Slack (MET) :             11.559ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.359ns  (logic 16.904ns (59.607%)  route 11.455ns (40.393%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.230 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/O[1]
                         net (fo=1, routed)           0.000    31.230    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[21]
    SLICE_X68Y44         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y44         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[21]/C
                         clock pessimism              0.261    42.846    
                         clock uncertainty           -0.120    42.726    
    SLICE_X68Y44         FDCE (Setup_fdce_C_D)        0.062    42.788    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[21]
  -------------------------------------------------------------------
                         required time                         42.788    
                         arrival time                         -31.230    
  -------------------------------------------------------------------
                         slack                                 11.559    

Slack (MET) :             11.580ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        28.338ns  (logic 16.883ns (59.578%)  route 11.455ns (40.423%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=4 LUT2=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.584ns = ( 42.584 - 40.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.616     2.871    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X69Y46         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.419     3.290 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Counter_Free_Running_out1_reg[4]/Q
                         net (fo=6, routed)           0.851     4.141    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_1[3]
    SLICE_X69Y46         LUT5 (Prop_lut5_I1_O)        0.296     4.437 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Resettable_Delay_switch_delay[31]_i_2/O
                         net (fo=129, routed)         1.197     5.634    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Counter_Free_Running_out1_reg[5]
    SLICE_X75Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.758 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_i_13/O
                         net (fo=6, routed)           0.911     6.669    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_in[4]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.705 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.707    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.225 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[0]
                         net (fo=2, routed)           1.174    13.399    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2_n_105
    SLICE_X74Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.523 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3/O
                         net (fo=1, routed)           0.000    13.523    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_i_3_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.056 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.056    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.173 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.173    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__0_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.290 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.290    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__1_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.509 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2_carry__2/O[0]
                         net (fo=3, routed)           0.853    15.362    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/b1mul1[12]
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.295    15.657 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.657    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_i_4_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.170 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.170    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.389 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab1sum1_carry__3/O[0]
                         net (fo=4, routed)           2.418    18.807    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/Biquad_Filter_out1_signed[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    23.014 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/PCOUT[47]
                         net (fo=1, routed)           0.002    23.016    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.534 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[0]
                         net (fo=2, routed)           1.115    25.649    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2_n_105
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.773 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3/O
                         net (fo=1, routed)           0.000    25.773    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.323 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry/CO[3]
                         net (fo=1, routed)           0.000    26.323    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.437 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.437    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__0_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.551 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.551    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.790 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3_carry__2/O[2]
                         net (fo=2, routed)           2.283    29.073    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__3[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.405 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1/O
                         net (fo=2, routed)           0.648    30.054    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_1_n_0
    SLICE_X68Y42         LUT4 (Prop_lut4_I3_O)        0.327    30.381 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5/O
                         net (fo=1, routed)           0.000    30.381    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_i_5_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.782 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.782    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__2_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.896    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__3_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.209 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp_carry__4/O[3]
                         net (fo=1, routed)           0.000    31.209    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/ab2sum1_temp[23]
    SLICE_X68Y44         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.444    42.584    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/IPCORE_CLK
    SLICE_X68Y44         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[23]/C
                         clock pessimism              0.261    42.846    
                         clock uncertainty           -0.120    42.726    
    SLICE_X68Y44         FDCE (Setup_fdce_C_D)        0.062    42.788    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/delay1_section1_reg[23]
  -------------------------------------------------------------------
                         required time                         42.788    
                         arrival time                         -31.209    
  -------------------------------------------------------------------
                         slack                                 11.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/data_reg_axi4_incos_1_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Resettable_Delay2_switch_delay_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.183ns (44.825%)  route 0.225ns (55.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.556     0.885    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X60Y50         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/data_reg_axi4_incos_1_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/data_reg_axi4_incos_1_1_reg[9]/Q
                         net (fo=1, routed)           0.225     1.251    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/incos[9]
    SLICE_X59Y50         LUT2 (Prop_lut2_I0_O)        0.042     1.293 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/Resettable_Delay2_switch_delay[0][9]_i_1/O
                         net (fo=1, routed)           0.000     1.293    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Resettable_Delay2_switch_delay_reg[0][31]_0[9]
    SLICE_X59Y50         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Resettable_Delay2_switch_delay_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.828     1.188    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/IPCORE_CLK
    SLICE_X59Y50         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Resettable_Delay2_switch_delay_reg[0][9]/C
                         clock pessimism             -0.036     1.152    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.107     1.259    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/Resettable_Delay2_switch_delay_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.559     0.888    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X73Y52         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/Q
                         net (fo=50, routed)          0.243     1.271    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/ADDRD0
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.829     1.189    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/WCLK
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.288     0.901    
    SLICE_X72Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.559     0.888    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X73Y52         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/Q
                         net (fo=50, routed)          0.243     1.271    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/ADDRD0
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.829     1.189    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/WCLK
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.288     0.901    
    SLICE_X72Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.559     0.888    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X73Y52         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/Q
                         net (fo=50, routed)          0.243     1.271    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/ADDRD0
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.829     1.189    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/WCLK
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.288     0.901    
    SLICE_X72Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.559     0.888    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X73Y52         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/Q
                         net (fo=50, routed)          0.243     1.271    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/ADDRD0
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.829     1.189    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/WCLK
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism             -0.288     0.901    
    SLICE_X72Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.559     0.888    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X73Y52         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/Q
                         net (fo=50, routed)          0.243     1.271    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/ADDRD0
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.829     1.189    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/WCLK
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.288     0.901    
    SLICE_X72Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.559     0.888    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X73Y52         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/Q
                         net (fo=50, routed)          0.243     1.271    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/ADDRD0
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.829     1.189    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/WCLK
    SLICE_X72Y52         RAMD32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.288     0.901    
    SLICE_X72Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.559     0.888    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X73Y52         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/Q
                         net (fo=50, routed)          0.243     1.271    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/ADDRD0
    SLICE_X72Y52         RAMS32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.829     1.189    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/WCLK
    SLICE_X72Y52         RAMS32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMD/CLK
                         clock pessimism             -0.288     0.901    
    SLICE_X72Y52         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.211    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.559     0.888    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/IPCORE_CLK
    SLICE_X73Y52         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y52         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/fifo_back_indx_reg[0]/Q
                         net (fo=50, routed)          0.243     1.271    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/ADDRD0
    SLICE_X72Y52         RAMS32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.829     1.189    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/WCLK
    SLICE_X72Y52         RAMS32                                       r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMD_D1/CLK
                         clock pessimism             -0.288     0.901    
    SLICE_X72Y52         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.211    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.441%)  route 0.191ns (57.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.582     0.911    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X80Y53         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           0.191     1.243    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[1]
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.895     1.255    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.265     0.990    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.173    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_core_clkwiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y22   system_i/core_clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y103    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y103    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y103    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y101    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y58     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_classic_ram_singlebit/ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X66Y58     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_classic_ram_singlebit/ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y54     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y54     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y54     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y54     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y54     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y54     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y54     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y54     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/ram_reg_0_3_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y33     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y33     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y33     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y33     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y33     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y33     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y33     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X72Y33     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X76Y34     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X76Y34     system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/ram_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_axi_clkwiz_0
  To Clock:  clk_out2_system_axi_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.788ns (22.373%)  route 6.204ns (77.627%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 12.561 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.055    10.827    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.421    12.561    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.129    12.690    
                         clock uncertainty           -0.081    12.609    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.404    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.788ns (22.373%)  route 6.204ns (77.627%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 12.561 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.055    10.827    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.421    12.561    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[18]/C
                         clock pessimism              0.129    12.690    
                         clock uncertainty           -0.081    12.609    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.404    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.788ns (22.373%)  route 6.204ns (77.627%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 12.561 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.055    10.827    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.421    12.561    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[19]/C
                         clock pessimism              0.129    12.690    
                         clock uncertainty           -0.081    12.609    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.404    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.788ns (22.373%)  route 6.204ns (77.627%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 12.561 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.055    10.827    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.421    12.561    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[1]/C
                         clock pessimism              0.129    12.690    
                         clock uncertainty           -0.081    12.609    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.404    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.788ns (22.373%)  route 6.204ns (77.627%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 12.561 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.055    10.827    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.421    12.561    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[22]/C
                         clock pessimism              0.129    12.690    
                         clock uncertainty           -0.081    12.609    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.404    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.788ns (22.373%)  route 6.204ns (77.627%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 12.561 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.055    10.827    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.421    12.561    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[23]/C
                         clock pessimism              0.129    12.690    
                         clock uncertainty           -0.081    12.609    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.404    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.788ns (22.373%)  route 6.204ns (77.627%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 12.561 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.055    10.827    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.421    12.561    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[38]/C
                         clock pessimism              0.129    12.690    
                         clock uncertainty           -0.081    12.609    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.404    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 1.788ns (22.373%)  route 6.204ns (77.627%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 12.561 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.055    10.827    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.421    12.561    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[39]/C
                         clock pessimism              0.129    12.690    
                         clock uncertainty           -0.081    12.609    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.404    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.788ns (22.503%)  route 6.158ns (77.497%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 12.562 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.009    10.781    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X64Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.422    12.562    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X64Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.129    12.691    
                         clock uncertainty           -0.081    12.610    
    SLICE_X64Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.405    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.788ns (22.503%)  route 6.158ns (77.497%))
  Logic Levels:           7  (LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 12.562 - 10.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.580     2.835    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X59Y75         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     3.291 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=6, routed)           0.825     4.116    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.240 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.659     4.899    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.124     5.023 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.078     6.101    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X36Y70         LUT3 (Prop_lut3_I1_O)        0.150     6.251 r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.792     7.043    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X56Y74         LUT2 (Prop_lut2_I1_O)        0.326     7.369 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.492     7.861    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.985 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.972     8.957    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X62Y75         LUT2 (Prop_lut2_I1_O)        0.153     9.110 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.330     9.441    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.331     9.772 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i[63]_i_1/O
                         net (fo=73, routed)          1.009    10.781    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in
    SLICE_X64Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.422    12.562    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/aclk
    SLICE_X64Y63         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[11]/C
                         clock pessimism              0.129    12.691    
                         clock uncertainty           -0.081    12.610    
    SLICE_X64Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.405    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.957%)  route 0.212ns (60.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.554     0.883    system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X61Y90         FDRE                                         r  system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/Q
                         net (fo=1, routed)           0.212     1.235    system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/Q[6]
    SLICE_X59Y87         FDRE                                         r  system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.823     1.183    system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X59Y87         FDRE                                         r  system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/C
                         clock pessimism             -0.036     1.147    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.070     1.217    system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.420%)  route 0.171ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.572     0.901    system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst/r.r_pipe/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.171     1.219    system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X1Y4          RAMB36E1                                     r  system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.882     1.242    system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E1                                     r  system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.285     0.957    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.200    system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.275%)  route 0.172ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.576     0.905    system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X78Y66         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y66         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]/Q
                         net (fo=1, routed)           0.172     1.224    system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[50]
    RAMB36_X2Y13         RAMB36E1                                     r  system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.886     1.246    system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y13         RAMB36E1                                     r  system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.287     0.959    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.243     1.202    system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.219%)  route 0.200ns (51.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.554     0.883    system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_mm2s_aclk
    SLICE_X60Y31         FDRE                                         r  system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.200     1.223    system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GEN_ASYNC_RESET.halt_i_reg
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.268 r  system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GEN_ASYNC_RESET.halt_i_i_1/O
                         net (fo=1, routed)           0.000     1.268    system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT_n_0
    SLICE_X57Y31         FDRE                                         r  system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X57Y31         FDRE                                         r  system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_i_reg/C
                         clock pessimism             -0.036     1.153    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.091     1.244    system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_i_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.381%)  route 0.197ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.553     0.882    system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X62Y88         FDRE                                         r  system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]/Q
                         net (fo=1, routed)           0.197     1.243    system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/Q[16]
    SLICE_X59Y87         FDRE                                         r  system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.823     1.183    system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X59Y87         FDRE                                         r  system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[21]/C
                         clock pessimism             -0.036     1.147    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.071     1.218    system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.181%)  route 0.216ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.576     0.905    system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X78Y66         FDRE                                         r  system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y66         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]/Q
                         net (fo=1, routed)           0.216     1.284    system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[43]
    RAMB36_X2Y13         RAMB36E1                                     r  system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.886     1.246    system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y13         RAMB36E1                                     r  system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.287     0.959    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.255    system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.546     0.875    system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X60Y79         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i_reg[40]/Q
                         net (fo=1, routed)           0.231     1.247    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awcache[4]
    SLICE_X58Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.292 r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i[55]_i_1/O
                         net (fo=1, routed)           0.000     1.292    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_mesg_mux[55]
    SLICE_X58Y79         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.816     1.176    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X58Y79         FDRE                                         r  system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[55]/C
                         clock pessimism             -0.036     1.140    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.121     1.261    system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.767%)  route 0.223ns (61.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.579     0.908    system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.223     1.271    system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[26]
    SLICE_X33Y50         FDRE                                         r  system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.832     1.192    system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X33Y50         FDRE                                         r  system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.031     1.161    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.078     1.239    system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.405%)  route 0.181ns (58.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.580     0.909    system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X35Y49         FDRE                                         r  system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.181     1.218    system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[8]
    SLICE_X35Y50         FDRE                                         r  system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.832     1.192    system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X35Y50         FDRE                                         r  system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.031     1.161    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.023     1.184    system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.081%)  route 0.250ns (63.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X53Y53         FDRE                                         r  system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=2, routed)           0.250     1.277    system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/scndry_vect_out[8]
    SLICE_X53Y49         FDRE                                         r  system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.842     1.202    system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X53Y49         FDRE                                         r  system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11]/C
                         clock pessimism             -0.031     1.171    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.070     1.241    system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_axi_clkwiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y80     system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y80     system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y80     system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y80     system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y80     system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y80     system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y80     system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y80     system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82     system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42     system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42     system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_axi_clkwiz_0
  To Clock:  clkfbout_system_axi_clkwiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_axi_clkwiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/axi_clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_core_clkwiz_0
  To Clock:  clkfbout_system_core_clkwiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_core_clkwiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   system_i/core_clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_core_clkwiz_0
  To Clock:  clk_out1_system_axi_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack       58.659ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.659ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.106ns  (logic 0.478ns (43.217%)  route 0.628ns (56.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.628     1.106    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[1]
    SLICE_X55Y89         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)       -0.235    59.765    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         59.765    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 58.659    

Slack (MET) :             58.664ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.104ns  (logic 0.478ns (43.279%)  route 0.626ns (56.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.626     1.104    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X55Y89         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)       -0.232    59.768    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         59.768    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 58.664    

Slack (MET) :             58.676ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.124ns  (logic 0.478ns (42.543%)  route 0.646ns (57.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.646     1.124    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[7]
    SLICE_X54Y88         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)       -0.200    59.800    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         59.800    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 58.676    

Slack (MET) :             58.723ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.025ns  (logic 0.478ns (46.622%)  route 0.547ns (53.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113                                     0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.547     1.025    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X52Y113        FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X52Y113        FDRE (Setup_fdre_C_D)       -0.252    59.748    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         59.748    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 58.723    

Slack (MET) :             58.726ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.158%)  route 0.624ns (59.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.624     1.043    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[31]
    SLICE_X52Y94         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)       -0.231    59.769    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         59.769    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 58.726    

Slack (MET) :             58.731ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.460%)  route 0.617ns (59.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.617     1.036    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X52Y88         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.233    59.767    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         59.767    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 58.731    

Slack (MET) :             58.741ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.640%)  route 0.638ns (60.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.638     1.057    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X54Y94         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)       -0.202    59.798    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         59.798    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 58.741    

Slack (MET) :             58.766ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.041%)  route 0.627ns (59.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.627     1.046    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[33]
    SLICE_X54Y94         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)       -0.188    59.812    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         59.812    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 58.766    

Slack (MET) :             58.767ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.152ns  (logic 0.518ns (44.955%)  route 0.634ns (55.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.634     1.152    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[14]
    SLICE_X55Y89         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)       -0.081    59.919    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         59.919    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 58.767    

Slack (MET) :             58.774ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.683%)  route 0.641ns (55.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.641     1.159    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[12]
    SLICE_X55Y89         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)       -0.067    59.933    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         59.933    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                 58.774    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_axi_clkwiz_0
  To Clock:  clk_out1_system_core_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack      118.405ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             118.405ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.725%)  route 1.078ns (70.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           1.078     1.534    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[1]
    SLICE_X55Y67         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.061   119.939    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                        119.939    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                118.405    

Slack (MET) :             118.430ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.542ns  (logic 0.456ns (29.567%)  route 1.086ns (70.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.086     1.542    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X54Y67         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)       -0.028   119.972    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                        119.972    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                118.430    

Slack (MET) :             118.624ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.320ns  (logic 0.518ns (39.233%)  route 0.802ns (60.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102                                     0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.802     1.320    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[11]
    SLICE_X58Y101        FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X58Y101        FDRE (Setup_fdre_C_D)       -0.056   119.944    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                        119.944    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                118.624    

Slack (MET) :             118.659ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.119ns  (logic 0.419ns (37.451%)  route 0.700ns (62.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.700     1.119    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X57Y75         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.222   119.778    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                        119.778    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                118.659    

Slack (MET) :             118.671ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.256%)  route 0.676ns (61.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75                                      0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.676     1.095    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[29]
    SLICE_X57Y75         FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.234   119.766    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                        119.766    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                118.671    

Slack (MET) :             118.679ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.293ns  (logic 0.518ns (40.054%)  route 0.775ns (59.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102                                     0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.775     1.293    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[14]
    SLICE_X58Y101        FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X58Y101        FDRE (Setup_fdre_C_D)       -0.028   119.972    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                        119.972    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                118.679    

Slack (MET) :             118.694ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.069ns  (logic 0.419ns (39.205%)  route 0.650ns (60.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102                                     0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.650     1.069    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[7]
    SLICE_X59Y101        FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X59Y101        FDRE (Setup_fdre_C_D)       -0.237   119.763    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                        119.763    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                118.694    

Slack (MET) :             118.701ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.864%)  route 0.748ns (62.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102                                     0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.748     1.204    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[10]
    SLICE_X53Y102        FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)       -0.095   119.905    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                        119.905    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                118.701    

Slack (MET) :             118.707ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.454%)  route 0.622ns (56.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102                                     0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.622     1.100    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X58Y101        FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X58Y101        FDRE (Setup_fdre_C_D)       -0.193   119.807    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                        119.807    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                118.707    

Slack (MET) :             118.707ns  (required time - arrival time)
  Source:                 system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_axi_clkwiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            120.000ns  (MaxDelay Path 120.000ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (38.009%)  route 0.744ns (61.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 120.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102                                     0.000     0.000 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.744     1.200    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[12]
    SLICE_X53Y102        FDRE                                         r  system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  120.000   120.000    
    SLICE_X53Y102        FDRE (Setup_fdre_C_D)       -0.093   119.907    system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                        119.907    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                118.707    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_axi_clkwiz_0
  To Clock:  clk_out1_system_core_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.606ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.127ns  (logic 0.478ns (42.424%)  route 0.649ns (57.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.649     1.127    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X84Y54         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y54         FDRE (Setup_fdre_C_D)       -0.267     9.733    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.729%)  route 0.591ns (55.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.591     1.069    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X83Y54         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y54         FDRE (Setup_fdre_C_D)       -0.264     9.736    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  8.667    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.773%)  route 0.590ns (55.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.590     1.068    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X82Y55         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y55         FDRE (Setup_fdre_C_D)       -0.215     9.785    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.589%)  route 0.486ns (50.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y21                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X74Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.486     0.964    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X75Y21         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y21         FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.953ns  (logic 0.478ns (50.171%)  route 0.475ns (49.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y21                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X74Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.475     0.953    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X73Y21         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y21         FDRE (Setup_fdre_C_D)       -0.270     9.730    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.071%)  route 0.606ns (53.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y21                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X74Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.606     1.124    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X73Y21         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y21         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.134%)  route 0.605ns (53.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.605     1.123    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X83Y52         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y52         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.123    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.934ns  (logic 0.478ns (51.168%)  route 0.456ns (48.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.934    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X84Y54         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y54         FDRE (Setup_fdre_C_D)       -0.272     9.728    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.110ns  (logic 0.518ns (46.659%)  route 0.592ns (53.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.592     1.110    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X83Y54         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y54         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_core_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y21                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X74Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.588     1.106    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X75Y21         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y21         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  8.799    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_core_clkwiz_0
  To Clock:  clk_out2_system_axi_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.647ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.083ns  (logic 0.478ns (44.123%)  route 0.605ns (55.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X70Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.605     1.083    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X68Y22         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X68Y22         FDRE (Setup_fdre_C_D)       -0.270    39.730    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 38.647    

Slack (MET) :             38.656ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.486%)  route 0.596ns (55.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.596     1.074    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X80Y51         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X80Y51         FDRE (Setup_fdre_C_D)       -0.270    39.730    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 38.656    

Slack (MET) :             38.697ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.153%)  route 0.682ns (56.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X78Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.682     1.200    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X79Y53         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X79Y53         FDRE (Setup_fdre_C_D)       -0.103    39.897    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.897    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 38.697    

Slack (MET) :             38.717ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.254%)  route 0.597ns (58.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y51                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X81Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.597     1.016    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X81Y50         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X81Y50         FDRE (Setup_fdre_C_D)       -0.267    39.733    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.733    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 38.717    

Slack (MET) :             38.738ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.121%)  route 0.625ns (59.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y51                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X81Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.625     1.044    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X82Y51         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X82Y51         FDRE (Setup_fdre_C_D)       -0.218    39.782    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 38.738    

Slack (MET) :             38.746ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.988ns  (logic 0.478ns (48.363%)  route 0.510ns (51.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X70Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.510     0.988    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X68Y25         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X68Y25         FDRE (Setup_fdre_C_D)       -0.266    39.734    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 38.746    

Slack (MET) :             38.790ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.358%)  route 0.599ns (53.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X70Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.599     1.117    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X68Y23         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X68Y23         FDRE (Setup_fdre_C_D)       -0.093    39.907    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 38.790    

Slack (MET) :             38.796ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.934ns  (logic 0.419ns (44.854%)  route 0.515ns (55.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X71Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.515     0.934    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X69Y24         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X69Y24         FDRE (Setup_fdre_C_D)       -0.270    39.730    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 38.796    

Slack (MET) :             38.801ns  (required time - arrival time)
  Source:                 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.303%)  route 0.648ns (58.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y52                                      0.000     0.000 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X83Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.648     1.104    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X84Y52         FDRE                                         r  system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X84Y52         FDRE (Setup_fdre_C_D)       -0.095    39.905    system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 38.801    

Slack (MET) :             38.803ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_system_axi_clkwiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.931ns  (logic 0.478ns (51.334%)  route 0.453ns (48.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y22                                      0.000     0.000 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X70Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.453     0.931    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X68Y22         FDRE                                         r  system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X68Y22         FDRE (Setup_fdre_C_D)       -0.266    39.734    system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 38.803    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_core_clkwiz_0
  To Clock:  clk_out1_system_core_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.280ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 0.456ns (6.352%)  route 6.722ns (93.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 42.635 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.722    10.031    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X78Y36         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.495    42.635    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X78Y36         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[11]/C
                         clock pessimism              0.115    42.750    
                         clock uncertainty           -0.120    42.631    
    SLICE_X78Y36         FDCE (Recov_fdce_C_CLR)     -0.319    42.312    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[11]
  -------------------------------------------------------------------
                         required time                         42.312    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 32.280    

Slack (MET) :             32.280ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 0.456ns (6.352%)  route 6.722ns (93.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 42.635 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.722    10.031    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X78Y36         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.495    42.635    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X78Y36         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[18]/C
                         clock pessimism              0.115    42.750    
                         clock uncertainty           -0.120    42.631    
    SLICE_X78Y36         FDCE (Recov_fdce_C_CLR)     -0.319    42.312    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[18]
  -------------------------------------------------------------------
                         required time                         42.312    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 32.280    

Slack (MET) :             32.280ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 0.456ns (6.352%)  route 6.722ns (93.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 42.635 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.722    10.031    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X78Y36         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.495    42.635    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X78Y36         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[19]/C
                         clock pessimism              0.115    42.750    
                         clock uncertainty           -0.120    42.631    
    SLICE_X78Y36         FDCE (Recov_fdce_C_CLR)     -0.319    42.312    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[19]
  -------------------------------------------------------------------
                         required time                         42.312    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 32.280    

Slack (MET) :             32.280ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 0.456ns (6.352%)  route 6.722ns (93.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 42.635 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.722    10.031    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X78Y36         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.495    42.635    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X78Y36         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[20]/C
                         clock pessimism              0.115    42.750    
                         clock uncertainty           -0.120    42.631    
    SLICE_X78Y36         FDCE (Recov_fdce_C_CLR)     -0.319    42.312    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_data_reg[20]
  -------------------------------------------------------------------
                         required time                         42.312    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 32.280    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.456ns (6.473%)  route 6.589ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 42.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.589     9.898    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X79Y37         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.496    42.636    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X79Y37         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[11]/C
                         clock pessimism              0.115    42.751    
                         clock uncertainty           -0.120    42.632    
    SLICE_X79Y37         FDCE (Recov_fdce_C_CLR)     -0.405    42.227    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         42.227    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.456ns (6.473%)  route 6.589ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 42.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.589     9.898    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X79Y37         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.496    42.636    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X79Y37         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[18]/C
                         clock pessimism              0.115    42.751    
                         clock uncertainty           -0.120    42.632    
    SLICE_X79Y37         FDCE (Recov_fdce_C_CLR)     -0.405    42.227    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[18]
  -------------------------------------------------------------------
                         required time                         42.227    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.456ns (6.473%)  route 6.589ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 42.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.589     9.898    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X79Y37         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.496    42.636    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X79Y37         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[19]/C
                         clock pessimism              0.115    42.751    
                         clock uncertainty           -0.120    42.632    
    SLICE_X79Y37         FDCE (Recov_fdce_C_CLR)     -0.405    42.227    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[19]
  -------------------------------------------------------------------
                         required time                         42.227    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.329ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.456ns (6.473%)  route 6.589ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 42.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.589     9.898    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X79Y37         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.496    42.636    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X79Y37         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[20]/C
                         clock pessimism              0.115    42.751    
                         clock uncertainty           -0.120    42.632    
    SLICE_X79Y37         FDCE (Recov_fdce_C_CLR)     -0.405    42.227    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d2_reg[20]
  -------------------------------------------------------------------
                         required time                         42.227    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                 32.329    

Slack (MET) :             32.415ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/Out_tmp_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.456ns (6.473%)  route 6.589ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 42.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.589     9.898    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X78Y37         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/Out_tmp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.496    42.636    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X78Y37         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/Out_tmp_reg[11]/C
                         clock pessimism              0.115    42.751    
                         clock uncertainty           -0.120    42.632    
    SLICE_X78Y37         FDCE (Recov_fdce_C_CLR)     -0.319    42.313    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/Out_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         42.313    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                 32.415    

Slack (MET) :             32.415ns  (required time - arrival time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/Out_tmp_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_core_clkwiz_0 rise@40.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.456ns (6.473%)  route 6.589ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 42.637 - 40.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.685     2.940    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -0.643 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     1.154    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.598     2.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.309 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         6.589     9.898    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/reset
    SLICE_X78Y37         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/Out_tmp_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    41.049    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.495    42.635    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.218    39.417 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.632    41.049    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    41.140 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        1.496    42.636    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/IPCORE_CLK
    SLICE_X78Y37         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/Out_tmp_reg[18]/C
                         clock pessimism              0.115    42.751    
                         clock uncertainty           -0.120    42.632    
    SLICE_X78Y37         FDCE (Recov_fdce_C_CLR)     -0.319    42.313    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/Out_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         42.313    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                 32.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.014%)  route 0.187ns (56.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.556     0.885    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         0.187     1.212    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/AR[0]
    SLICE_X59Y99         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.828     1.188    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X59Y99         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/C
                         clock pessimism             -0.036     1.152    
    SLICE_X59Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.060    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.890%)  route 0.241ns (63.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.556     0.885    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         0.241     1.267    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/AR[0]
    SLICE_X59Y98         FDPE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.828     1.188    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X59Y98         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg/C
                         clock pessimism             -0.036     1.152    
    SLICE_X59Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     1.057    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.036%)  route 0.443ns (67.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.557     0.886    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X58Y98         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.266     1.316    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/soft_reset
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.361 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset_pipe_i_1/O
                         net (fo=2, routed)           0.177     1.538    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_in
    SLICE_X60Y99         FDPE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.828     1.188    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                         clock pessimism             -0.036     1.152    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.095     1.057    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_pipe_reg/PRE
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.036%)  route 0.443ns (67.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.557     0.886    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X58Y98         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.050 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.266     1.316    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/soft_reset
    SLICE_X60Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.361 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset_pipe_i_1/O
                         net (fo=2, routed)           0.177     1.538    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_in
    SLICE_X60Y99         FDPE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_pipe_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.828     1.188    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_pipe_reg/C
                         clock pessimism             -0.036     1.152    
    SLICE_X60Y99         FDPE (Remov_fdpe_C_PRE)     -0.095     1.057    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_pipe_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.186ns (16.411%)  route 0.947ns (83.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.665     0.994    system_i/sys_core_rstgen/U0/slowest_sync_clk
    SLICE_X84Y103        FDRE                                         r  system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.678     1.813    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X60Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=53, routed)          0.269     2.127    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset
    SLICE_X57Y102        FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.915     1.275    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X57Y102        FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[1]/C
                         clock pessimism             -0.040     1.235    
    SLICE_X57Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.143    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_sequential_axi_lite_rstate_reg/CLR
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.186ns (16.411%)  route 0.947ns (83.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.665     0.994    system_i/sys_core_rstgen/U0/slowest_sync_clk
    SLICE_X84Y103        FDRE                                         r  system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.678     1.813    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X60Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=53, routed)          0.269     2.127    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset
    SLICE_X57Y102        FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_sequential_axi_lite_rstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.915     1.275    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X57Y102        FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_sequential_axi_lite_rstate_reg/C
                         clock pessimism             -0.040     1.235    
    SLICE_X57Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.143    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_sequential_axi_lite_rstate_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.186ns (16.411%)  route 0.947ns (83.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.665     0.994    system_i/sys_core_rstgen/U0/slowest_sync_clk
    SLICE_X84Y103        FDRE                                         r  system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  system_i/sys_core_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.678     1.813    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X60Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[1]_i_2/O
                         net (fo=53, routed)          0.269     2.127    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset
    SLICE_X57Y102        FDPE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.915     1.275    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X57Y102        FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]/C
                         clock pessimism             -0.040     1.235    
    SLICE_X57Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     1.140    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_front_indx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.141ns (14.618%)  route 0.824ns (85.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.556     0.885    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         0.824     1.849    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/reset
    SLICE_X67Y58         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_front_indx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.826     1.186    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/IPCORE_CLK
    SLICE_X67Y58         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_front_indx_reg[0]/C
                         clock pessimism             -0.265     0.921    
    SLICE_X67Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_front_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_front_indx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.141ns (14.618%)  route 0.824ns (85.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.556     0.885    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         0.824     1.849    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/reset
    SLICE_X67Y58         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_front_indx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.826     1.186    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/IPCORE_CLK
    SLICE_X67Y58         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_front_indx_reg[1]/C
                         clock pessimism             -0.265     0.921    
    SLICE_X67Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_front_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_sample_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_core_clkwiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_core_clkwiz_0 rise@0.000ns - clk_out1_system_core_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.557%)  route 0.828ns (85.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.569     0.898    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.102    -0.204 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.507     0.303    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.556     0.885    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/IPCORE_CLK
    SLICE_X60Y99         FDPE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/reset_out_reg/Q
                         net (fo=590, routed)         0.828     1.853    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/reset
    SLICE_X67Y59         FDCE                                         f  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_sample_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_core_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/core_clkwiz/inst/lopt
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.838     1.198    system_i/core_clkwiz/inst/clk_in1_system_core_clkwiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.423    -0.225 r  system_i/core_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     0.331    system_i/core_clkwiz/inst/clk_out1_system_core_clkwiz_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/core_clkwiz/inst/clkout1_buf/O
                         net (fo=1184, routed)        0.826     1.186    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/IPCORE_CLK
    SLICE_X67Y59         FDCE                                         r  system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_sample_count_reg[0]/C
                         clock pessimism             -0.265     0.921    
    SLICE_X67Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/fifo_sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  1.025    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_system_axi_clkwiz_0
  To Clock:  clk_out2_system_axi_clkwiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.718ns (23.706%)  route 2.311ns (76.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 12.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.422     5.945    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X11Y34         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.486    12.626    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.856    
                         clock uncertainty           -0.081    12.775    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.370    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.718ns (23.706%)  route 2.311ns (76.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 12.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.422     5.945    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X11Y34         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.486    12.626    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.856    
                         clock uncertainty           -0.081    12.775    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.370    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.718ns (23.706%)  route 2.311ns (76.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 12.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.422     5.945    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X11Y34         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.486    12.626    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.856    
                         clock uncertainty           -0.081    12.775    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.370    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.718ns (23.706%)  route 2.311ns (76.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 12.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.422     5.945    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X11Y34         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.486    12.626    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.229    12.856    
                         clock uncertainty           -0.081    12.775    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.370    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.718ns (23.706%)  route 2.311ns (76.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 12.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.422     5.945    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X11Y34         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.486    12.626    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y34         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.229    12.856    
                         clock uncertainty           -0.081    12.775    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.370    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.808%)  route 2.176ns (75.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 12.625 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.288     5.810    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y33         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.485    12.625    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y33         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.855    
                         clock uncertainty           -0.081    12.774    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.808%)  route 2.176ns (75.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 12.625 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.288     5.810    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y33         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.485    12.625    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y33         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.855    
                         clock uncertainty           -0.081    12.774    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.808%)  route 2.176ns (75.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 12.625 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.288     5.810    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y33         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.485    12.625    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y33         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.229    12.855    
                         clock uncertainty           -0.081    12.774    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.808%)  route 2.176ns (75.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 12.625 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.288     5.810    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y33         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.485    12.625    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y33         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.229    12.855    
                         clock uncertainty           -0.081    12.774    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_system_axi_clkwiz_0 rise@10.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.718ns (24.808%)  route 2.176ns (75.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 12.625 - 10.000 ) 
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.154     1.154    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.877     3.132    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.092    -0.960 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     1.154    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.255 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.661     2.916    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y36         FDPE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.419     3.335 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.223    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.299     4.522 f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.288     5.810    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y33         FDCE                                         f  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           1.049    11.049    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.669    12.809    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.679     9.130 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.049    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.140 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        1.485    12.625    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y33         FDCE                                         r  system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.229    12.855    
                         clock uncertainty           -0.081    12.774    
    SLICE_X11Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  6.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.562%)  route 0.271ns (54.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.153     1.385    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.562%)  route 0.271ns (54.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.153     1.385    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.562%)  route 0.271ns (54.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.153     1.385    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.562%)  route 0.271ns (54.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.153     1.385    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.562%)  route 0.271ns (54.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.153     1.385    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.562%)  route 0.271ns (54.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.153     1.385    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.562%)  route 0.271ns (54.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.153     1.385    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X37Y60         FDPE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y60         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X37Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     0.808    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.227ns (45.167%)  route 0.276ns (54.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.158     1.389    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X36Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X36Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.227ns (45.167%)  route 0.276ns (54.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.158     1.389    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X36Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X36Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_axi_clkwiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_axi_clkwiz_0 rise@0.000ns - clk_out2_system_axi_clkwiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.227ns (45.167%)  route 0.276ns (54.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.303     0.303    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.651     0.980    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.352    -0.372 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     0.303    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.329 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.558     0.887    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y61         FDPE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.118     1.132    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y60         LUT3 (Prop_lut3_I2_O)        0.099     1.231 f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.158     1.389    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X36Y60         FDCE                                         f  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_axi_clkwiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/sys_cpu/inst/PS7_i/FCLKCLK[0]
                         net (fo=2, routed)           0.331     0.331    system_i/axi_clkwiz/inst/lopt
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.924     1.284    system_i/axi_clkwiz/inst/clk_in1_system_axi_clkwiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.685    -0.401 r  system_i/axi_clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     0.331    system_i/axi_clkwiz/inst/clk_out2_system_axi_clkwiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.360 r  system_i/axi_clkwiz/inst/clkout2_buf/O
                         net (fo=8792, routed)        0.829     1.189    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y60         FDCE                                         r  system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.286     0.903    
    SLICE_X36Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.579    





