-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Sat Oct 28 11:41:40 2023
-- Host        : Kamal-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ filter2D_design_Filter2d_accel_0_0_sim_netlist.vhdl
-- Design      : filter2D_design_Filter2d_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_Block_entry1_proc is
  port (
    ap_sync_channel_write_imgOutput_rows_channel : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_channel_write_imgOutput_cols_channel : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_done_reg_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_return_3_preg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    imgOutput_rows_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_imgOutput_cols_channel : in STD_LOGIC;
    imgOutput_cols_channel_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg_reg_1 : in STD_LOGIC;
    ap_done_reg_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_return_1_preg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_Block_entry1_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_Block_entry1_proc is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_7 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_return_3_preg_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_return_0_preg[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_0_preg[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_0_preg[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_return_0_preg[12]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_return_0_preg[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_return_0_preg[14]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_return_0_preg[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_return_0_preg[16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_return_0_preg[17]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_return_0_preg[18]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_return_0_preg[19]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_return_0_preg[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_0_preg[20]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_return_0_preg[21]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_return_0_preg[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_return_0_preg[23]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_return_0_preg[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_return_0_preg[25]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_return_0_preg[26]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_return_0_preg[27]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_return_0_preg[28]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_return_0_preg[29]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_return_0_preg[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_0_preg[30]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_0_preg[31]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_return_0_preg[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_return_0_preg[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_0_preg[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_return_0_preg[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_return_0_preg[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_0_preg[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_return_0_preg[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_return_1_preg[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_return_1_preg[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_1_preg[11]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_1_preg[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_1_preg[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_1_preg[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_1_preg[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_1_preg[16]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_1_preg[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_1_preg[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_1_preg[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_1_preg[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_return_1_preg[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_1_preg[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_1_preg[22]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_1_preg[23]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_1_preg[24]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_1_preg[25]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_1_preg[26]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_1_preg[27]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_1_preg[28]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_1_preg[29]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_1_preg[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_1_preg[30]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_1_preg[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_1_preg[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_1_preg[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_1_preg[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_1_preg[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_1_preg[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_1_preg[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_1_preg[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_2_preg[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_2_preg[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_2_preg[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_return_2_preg[12]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_return_2_preg[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_return_2_preg[14]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ap_return_2_preg[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_return_2_preg[16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_return_2_preg[17]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_return_2_preg[18]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_return_2_preg[19]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_return_2_preg[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_2_preg[20]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_return_2_preg[21]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_return_2_preg[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_return_2_preg[23]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_return_2_preg[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_return_2_preg[25]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_return_2_preg[26]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_return_2_preg[27]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_return_2_preg[28]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_return_2_preg[29]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_return_2_preg[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_2_preg[30]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_2_preg[31]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_return_2_preg[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_return_2_preg[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_2_preg[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_return_2_preg[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_return_2_preg[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_2_preg[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_return_2_preg[9]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_return_3_preg[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_return_3_preg[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_3_preg[11]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_3_preg[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_3_preg[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_3_preg[14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_3_preg[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_3_preg[16]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_3_preg[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_3_preg[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_3_preg[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_3_preg[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_return_3_preg[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_3_preg[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_3_preg[22]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_3_preg[23]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_3_preg[24]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_3_preg[25]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_return_3_preg[26]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_return_3_preg[27]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_return_3_preg[28]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_return_3_preg[29]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_3_preg[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_return_3_preg[30]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_3_preg[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_3_preg[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_return_3_preg[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_return_3_preg[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_return_3_preg[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_return_3_preg[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_3_preg[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_3_preg[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_imgOutput_cols_channel_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_imgOutput_rows_channel_i_1 : label is "soft_lutpair0";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0(31 downto 0) <= \^ap_done_reg_reg_0\(31 downto 0);
  \ap_return_3_preg_reg[31]_0\(31 downto 0) <= \^ap_return_3_preg_reg[31]_0\(31 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \in\(31 downto 0) <= \^in\(31 downto 0);
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_imgOutput_rows_channel_reg,
      I1 => \^ap_done_reg\,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => imgOutput_rows_channel_full_n,
      O => push
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_imgOutput_cols_channel,
      I1 => \^ap_done_reg\,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => imgOutput_cols_channel_full_n,
      O => push_0
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_done_reg\,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_done_reg_reg_1,
      I4 => ap_done_reg_reg_2,
      O => ap_done_reg_i_1_n_7
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_7,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(0),
      O => \^in\(0)
    );
\ap_return_0_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(10),
      O => \^in\(10)
    );
\ap_return_0_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(11),
      O => \^in\(11)
    );
\ap_return_0_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(12),
      O => \^in\(12)
    );
\ap_return_0_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(13),
      O => \^in\(13)
    );
\ap_return_0_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(14),
      O => \^in\(14)
    );
\ap_return_0_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(15),
      O => \^in\(15)
    );
\ap_return_0_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(16),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(16),
      O => \^in\(16)
    );
\ap_return_0_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(17),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(17),
      O => \^in\(17)
    );
\ap_return_0_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(18),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(18),
      O => \^in\(18)
    );
\ap_return_0_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(19),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(19),
      O => \^in\(19)
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(1),
      O => \^in\(1)
    );
\ap_return_0_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(20),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(20),
      O => \^in\(20)
    );
\ap_return_0_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(21),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(21),
      O => \^in\(21)
    );
\ap_return_0_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(22),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(22),
      O => \^in\(22)
    );
\ap_return_0_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(23),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(23),
      O => \^in\(23)
    );
\ap_return_0_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(24),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(24),
      O => \^in\(24)
    );
\ap_return_0_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(25),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(25),
      O => \^in\(25)
    );
\ap_return_0_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(26),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(26),
      O => \^in\(26)
    );
\ap_return_0_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(27),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(27),
      O => \^in\(27)
    );
\ap_return_0_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(28),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(28),
      O => \^in\(28)
    );
\ap_return_0_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(29),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(29),
      O => \^in\(29)
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(2),
      O => \^in\(2)
    );
\ap_return_0_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(30),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(30),
      O => \^in\(30)
    );
\ap_return_0_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(31),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(31),
      O => \^in\(31)
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(3),
      O => \^in\(3)
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(4),
      O => \^in\(4)
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(5),
      O => \^in\(5)
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(6),
      O => \^in\(6)
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(7),
      O => \^in\(7)
    );
\ap_return_0_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(8),
      O => \^in\(8)
    );
\ap_return_0_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_0_preg(9),
      O => \^in\(9)
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(0),
      Q => ap_return_0_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(10),
      Q => ap_return_0_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(11),
      Q => ap_return_0_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(12),
      Q => ap_return_0_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(13),
      Q => ap_return_0_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(14),
      Q => ap_return_0_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(15),
      Q => ap_return_0_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(16),
      Q => ap_return_0_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(17),
      Q => ap_return_0_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(18),
      Q => ap_return_0_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(19),
      Q => ap_return_0_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(1),
      Q => ap_return_0_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(20),
      Q => ap_return_0_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(21),
      Q => ap_return_0_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(22),
      Q => ap_return_0_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(23),
      Q => ap_return_0_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(24),
      Q => ap_return_0_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(25),
      Q => ap_return_0_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(26),
      Q => ap_return_0_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(27),
      Q => ap_return_0_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(28),
      Q => ap_return_0_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(29),
      Q => ap_return_0_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(2),
      Q => ap_return_0_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(30),
      Q => ap_return_0_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(31),
      Q => ap_return_0_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(3),
      Q => ap_return_0_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(4),
      Q => ap_return_0_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(5),
      Q => ap_return_0_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(6),
      Q => ap_return_0_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(7),
      Q => ap_return_0_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(8),
      Q => ap_return_0_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(9),
      Q => ap_return_0_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(0),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(0),
      O => \^ap_done_reg_reg_0\(0)
    );
\ap_return_1_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(10),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(10),
      O => \^ap_done_reg_reg_0\(10)
    );
\ap_return_1_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(11),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(11),
      O => \^ap_done_reg_reg_0\(11)
    );
\ap_return_1_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(12),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(12),
      O => \^ap_done_reg_reg_0\(12)
    );
\ap_return_1_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(13),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(13),
      O => \^ap_done_reg_reg_0\(13)
    );
\ap_return_1_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(14),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(14),
      O => \^ap_done_reg_reg_0\(14)
    );
\ap_return_1_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(15),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(15),
      O => \^ap_done_reg_reg_0\(15)
    );
\ap_return_1_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(16),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(16),
      O => \^ap_done_reg_reg_0\(16)
    );
\ap_return_1_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(17),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(17),
      O => \^ap_done_reg_reg_0\(17)
    );
\ap_return_1_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(18),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(18),
      O => \^ap_done_reg_reg_0\(18)
    );
\ap_return_1_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(19),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(19),
      O => \^ap_done_reg_reg_0\(19)
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(1),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(1),
      O => \^ap_done_reg_reg_0\(1)
    );
\ap_return_1_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(20),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(20),
      O => \^ap_done_reg_reg_0\(20)
    );
\ap_return_1_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(21),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(21),
      O => \^ap_done_reg_reg_0\(21)
    );
\ap_return_1_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(22),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(22),
      O => \^ap_done_reg_reg_0\(22)
    );
\ap_return_1_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(23),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(23),
      O => \^ap_done_reg_reg_0\(23)
    );
\ap_return_1_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(24),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(24),
      O => \^ap_done_reg_reg_0\(24)
    );
\ap_return_1_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(25),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(25),
      O => \^ap_done_reg_reg_0\(25)
    );
\ap_return_1_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(26),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(26),
      O => \^ap_done_reg_reg_0\(26)
    );
\ap_return_1_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(27),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(27),
      O => \^ap_done_reg_reg_0\(27)
    );
\ap_return_1_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(28),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(28),
      O => \^ap_done_reg_reg_0\(28)
    );
\ap_return_1_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(29),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(29),
      O => \^ap_done_reg_reg_0\(29)
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(2),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(2),
      O => \^ap_done_reg_reg_0\(2)
    );
\ap_return_1_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(30),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(30),
      O => \^ap_done_reg_reg_0\(30)
    );
\ap_return_1_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(31),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(31),
      O => \^ap_done_reg_reg_0\(31)
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(3),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(3),
      O => \^ap_done_reg_reg_0\(3)
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(4),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(4),
      O => \^ap_done_reg_reg_0\(4)
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(5),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(5),
      O => \^ap_done_reg_reg_0\(5)
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(6),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(6),
      O => \^ap_done_reg_reg_0\(6)
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(7),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(7),
      O => \^ap_done_reg_reg_0\(7)
    );
\ap_return_1_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(8),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(8),
      O => \^ap_done_reg_reg_0\(8)
    );
\ap_return_1_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[31]_0\(9),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_1_preg(9),
      O => \^ap_done_reg_reg_0\(9)
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(0),
      Q => ap_return_1_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(10),
      Q => ap_return_1_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(11),
      Q => ap_return_1_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(12),
      Q => ap_return_1_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(13),
      Q => ap_return_1_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(14),
      Q => ap_return_1_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(15),
      Q => ap_return_1_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(16),
      Q => ap_return_1_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(17),
      Q => ap_return_1_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(18),
      Q => ap_return_1_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(19),
      Q => ap_return_1_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(1),
      Q => ap_return_1_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(20),
      Q => ap_return_1_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(21),
      Q => ap_return_1_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(22),
      Q => ap_return_1_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(23),
      Q => ap_return_1_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(24),
      Q => ap_return_1_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(25),
      Q => ap_return_1_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(26),
      Q => ap_return_1_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(27),
      Q => ap_return_1_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(28),
      Q => ap_return_1_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(29),
      Q => ap_return_1_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(2),
      Q => ap_return_1_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(30),
      Q => ap_return_1_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(31),
      Q => ap_return_1_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(3),
      Q => ap_return_1_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(4),
      Q => ap_return_1_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(5),
      Q => ap_return_1_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(6),
      Q => ap_return_1_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(7),
      Q => ap_return_1_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(8),
      Q => ap_return_1_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(9),
      Q => ap_return_1_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(0),
      O => \^d\(0)
    );
\ap_return_2_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(10),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(10),
      O => \^d\(10)
    );
\ap_return_2_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(11),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(11),
      O => \^d\(11)
    );
\ap_return_2_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(12),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(12),
      O => \^d\(12)
    );
\ap_return_2_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(13),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(13),
      O => \^d\(13)
    );
\ap_return_2_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(14),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(14),
      O => \^d\(14)
    );
\ap_return_2_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(15),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(15),
      O => \^d\(15)
    );
\ap_return_2_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(16),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(16),
      O => \^d\(16)
    );
\ap_return_2_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(17),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(17),
      O => \^d\(17)
    );
\ap_return_2_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(18),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(18),
      O => \^d\(18)
    );
\ap_return_2_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(19),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(19),
      O => \^d\(19)
    );
\ap_return_2_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(1),
      O => \^d\(1)
    );
\ap_return_2_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(20),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(20),
      O => \^d\(20)
    );
\ap_return_2_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(21),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(21),
      O => \^d\(21)
    );
\ap_return_2_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(22),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(22),
      O => \^d\(22)
    );
\ap_return_2_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(23),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(23),
      O => \^d\(23)
    );
\ap_return_2_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(24),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(24),
      O => \^d\(24)
    );
\ap_return_2_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(25),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(25),
      O => \^d\(25)
    );
\ap_return_2_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(26),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(26),
      O => \^d\(26)
    );
\ap_return_2_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(27),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(27),
      O => \^d\(27)
    );
\ap_return_2_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(28),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(28),
      O => \^d\(28)
    );
\ap_return_2_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(29),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(29),
      O => \^d\(29)
    );
\ap_return_2_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(2),
      O => \^d\(2)
    );
\ap_return_2_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(30),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(30),
      O => \^d\(30)
    );
\ap_return_2_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(31),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(31),
      O => \^d\(31)
    );
\ap_return_2_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(3),
      O => \^d\(3)
    );
\ap_return_2_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(4),
      O => \^d\(4)
    );
\ap_return_2_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(5),
      O => \^d\(5)
    );
\ap_return_2_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(6),
      O => \^d\(6)
    );
\ap_return_2_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(7),
      O => \^d\(7)
    );
\ap_return_2_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(8),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(8),
      O => \^d\(8)
    );
\ap_return_2_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(9),
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_return_2_preg(9),
      O => \^d\(9)
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => ap_return_2_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(10),
      Q => ap_return_2_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(11),
      Q => ap_return_2_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(12),
      Q => ap_return_2_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(13),
      Q => ap_return_2_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(14),
      Q => ap_return_2_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(15),
      Q => ap_return_2_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(16),
      Q => ap_return_2_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(17),
      Q => ap_return_2_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(18),
      Q => ap_return_2_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(19),
      Q => ap_return_2_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => ap_return_2_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(20),
      Q => ap_return_2_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(21),
      Q => ap_return_2_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(22),
      Q => ap_return_2_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(23),
      Q => ap_return_2_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(24),
      Q => ap_return_2_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(25),
      Q => ap_return_2_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(26),
      Q => ap_return_2_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(27),
      Q => ap_return_2_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(28),
      Q => ap_return_2_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(29),
      Q => ap_return_2_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => ap_return_2_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(30),
      Q => ap_return_2_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(31),
      Q => ap_return_2_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => ap_return_2_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => ap_return_2_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => ap_return_2_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => ap_return_2_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => ap_return_2_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(8),
      Q => ap_return_2_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(9),
      Q => ap_return_2_preg(9),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(0),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(0),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(0)
    );
\ap_return_3_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(10),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(10),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(10)
    );
\ap_return_3_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(11),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(11),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(11)
    );
\ap_return_3_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(12),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(12),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(12)
    );
\ap_return_3_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(13),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(13),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(13)
    );
\ap_return_3_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(14),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(14),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(14)
    );
\ap_return_3_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(15),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(15),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(15)
    );
\ap_return_3_preg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(16),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(16),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(16)
    );
\ap_return_3_preg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(17),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(17),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(17)
    );
\ap_return_3_preg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(18),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(18),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(18)
    );
\ap_return_3_preg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(19),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(19),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(19)
    );
\ap_return_3_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(1),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(1),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(1)
    );
\ap_return_3_preg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(20),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(20),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(20)
    );
\ap_return_3_preg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(21),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(21),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(21)
    );
\ap_return_3_preg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(22),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(22),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(22)
    );
\ap_return_3_preg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(23),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(23),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(23)
    );
\ap_return_3_preg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(24),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(24),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(24)
    );
\ap_return_3_preg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(25),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(25),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(25)
    );
\ap_return_3_preg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(26),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(26),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(26)
    );
\ap_return_3_preg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(27),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(27),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(27)
    );
\ap_return_3_preg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(28),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(28),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(28)
    );
\ap_return_3_preg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(29),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(29),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(29)
    );
\ap_return_3_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(2),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(2),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(2)
    );
\ap_return_3_preg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(30),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(30),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(30)
    );
\ap_return_3_preg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(31),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(31),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(31)
    );
\ap_return_3_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(3),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(3),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(3)
    );
\ap_return_3_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(4),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(4),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(4)
    );
\ap_return_3_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(5),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(5),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(5)
    );
\ap_return_3_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(6),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(6),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(6)
    );
\ap_return_3_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(7),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(7),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(7)
    );
\ap_return_3_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(8),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(8),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(8)
    );
\ap_return_3_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8AA"
    )
        port map (
      I0 => ap_return_3_preg(9),
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[31]_0\(9),
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^ap_return_3_preg_reg[31]_0\(9)
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(0),
      Q => ap_return_3_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(10),
      Q => ap_return_3_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(11),
      Q => ap_return_3_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(12),
      Q => ap_return_3_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(13),
      Q => ap_return_3_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(14),
      Q => ap_return_3_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(15),
      Q => ap_return_3_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(16),
      Q => ap_return_3_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(17),
      Q => ap_return_3_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(18),
      Q => ap_return_3_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(19),
      Q => ap_return_3_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(1),
      Q => ap_return_3_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(20),
      Q => ap_return_3_preg(20),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(21),
      Q => ap_return_3_preg(21),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(22),
      Q => ap_return_3_preg(22),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(23),
      Q => ap_return_3_preg(23),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(24),
      Q => ap_return_3_preg(24),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(25),
      Q => ap_return_3_preg(25),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(26),
      Q => ap_return_3_preg(26),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(27),
      Q => ap_return_3_preg(27),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(28),
      Q => ap_return_3_preg(28),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(29),
      Q => ap_return_3_preg(29),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(2),
      Q => ap_return_3_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(30),
      Q => ap_return_3_preg(30),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(31),
      Q => ap_return_3_preg(31),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(3),
      Q => ap_return_3_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(4),
      Q => ap_return_3_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(5),
      Q => ap_return_3_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(6),
      Q => ap_return_3_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(7),
      Q => ap_return_3_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(8),
      Q => ap_return_3_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_3_preg_reg[31]_0\(9),
      Q => ap_return_3_preg(9),
      R => \^ap_rst_n_inv\
    );
ap_sync_reg_channel_write_imgOutput_cols_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_imgOutput_cols_channel,
      I1 => \^ap_done_reg\,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => imgOutput_cols_channel_full_n,
      O => ap_sync_channel_write_imgOutput_cols_channel
    );
ap_sync_reg_channel_write_imgOutput_rows_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_imgOutput_rows_channel_reg,
      I1 => \^ap_done_reg\,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => imgOutput_rows_channel_full_n,
      O => ap_sync_channel_write_imgOutput_rows_channel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_control_s_axi is
  port (
    Block_entry1_proc_U0_ap_start : out STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    push : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    shift : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rows : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cols : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_Block_entry1_proc_U0_ap_ready : in STD_LOGIC;
    shift_c_full_n : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2axis_24_16_3840_2160_1_U0_ap_done : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_control_s_axi is
  signal \^block_entry1_proc_u0_ap_start\ : STD_LOGIC;
  signal \FSM_onehot_rstate[1]_i_1_n_7\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_7\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_7\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_7\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_7\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal \^ap_sync_reg_entry_proc_u0_ap_ready_reg\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_7 : STD_LOGIC;
  signal auto_restart_status_reg_n_7 : STD_LOGIC;
  signal \^cols\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_7 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_7 : STD_LOGIC;
  signal int_auto_restart_i_1_n_7 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_7\ : STD_LOGIC;
  signal \int_cols[31]_i_3_n_7\ : STD_LOGIC;
  signal int_gie_i_1_n_7 : STD_LOGIC;
  signal int_gie_reg_n_7 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_7\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_7\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_7\ : STD_LOGIC;
  signal \int_ier_reg_n_7_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_7\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_7\ : STD_LOGIC;
  signal \int_isr_reg_n_7_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_7_[1]\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[0]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[1]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[2]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[3]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[4]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[5]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[6]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[7]_i_1_n_7\ : STD_LOGIC;
  signal \int_shift[7]_i_2_n_7\ : STD_LOGIC;
  signal \int_shift[7]_i_3_n_7\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_7 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_7 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_7\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_7\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_7\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_7\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_7\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_7\ : STD_LOGIC;
  signal \^rows\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \^shift\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_7_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair85";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_return_0_preg[31]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_2 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_shift[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_shift[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_shift[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_shift[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_shift[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_shift[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_shift[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_shift[7]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rdata[2]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rdata[3]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair86";
begin
  Block_entry1_proc_U0_ap_start <= \^block_entry1_proc_u0_ap_start\;
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  ap_sync_reg_entry_proc_U0_ap_ready_reg <= \^ap_sync_reg_entry_proc_u0_ap_ready_reg\;
  cols(31 downto 0) <= \^cols\(31 downto 0);
  interrupt <= \^interrupt\;
  rows(31 downto 0) <= \^rows\(31 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
  shift(7 downto 0) <= \^shift\(7 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_7\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_7\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_7\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_7\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_7\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_7\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_7\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_7\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_7\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_7\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\SRL_SIG_reg[3][0]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => int_ap_ready_reg_0,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      I4 => shift_c_full_n,
      O => push
    );
\ap_return_0_preg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      O => \^block_entry1_proc_u0_ap_start\
    );
ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222020A0AAA0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I3 => ap_done_reg,
      I4 => \^block_entry1_proc_u0_ap_start\,
      I5 => ap_sync_entry_proc_U0_ap_ready,
      O => ap_rst_n_1
    );
ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => int_ap_ready_reg_0,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      I4 => shift_c_full_n,
      O => ap_sync_entry_proc_U0_ap_ready
    );
ap_sync_reg_entry_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A222A2A00000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I3 => ap_done_reg,
      I4 => \^block_entry1_proc_u0_ap_start\,
      I5 => ap_sync_entry_proc_U0_ap_ready,
      O => ap_rst_n_0
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_7,
      O => auto_restart_status_i_1_n_7
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_7,
      Q => auto_restart_status_reg_n_7,
      R => ap_rst_n_inv
    );
int_ap_idle_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => int_ap_ready_reg_0,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      O => \^ap_sync_reg_entry_proc_u0_ap_ready_reg\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_3_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_7
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_7,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_7
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2000000"
    )
        port map (
      I0 => \^block_entry1_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      I3 => shift_c_full_n,
      I4 => \^ap_sync_reg_entry_proc_u0_ap_ready_reg\,
      I5 => int_ap_ready_reg_0,
      O => ap_sync_ready
    );
int_ap_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_7_[3]\,
      I3 => \int_ier[1]_i_2_n_7\,
      I4 => \waddr_reg_n_7_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_7,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_7_[2]\,
      I2 => \int_ier[1]_i_2_n_7\,
      I3 => \waddr_reg_n_7_[3]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => p_3_in(7),
      O => int_auto_restart_i_1_n_7
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_7,
      Q => p_3_in(7),
      R => ap_rst_n_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \waddr_reg_n_7_[5]\,
      I1 => \waddr_reg_n_7_[4]\,
      I2 => \int_cols[31]_i_3_n_7\,
      I3 => \waddr_reg_n_7_[2]\,
      I4 => \waddr_reg_n_7_[3]\,
      O => \int_cols[31]_i_1_n_7\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(31),
      O => int_cols0(31)
    );
\int_cols[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_7_[0]\,
      I3 => \waddr_reg_n_7_[1]\,
      O => \int_cols[31]_i_3_n_7\
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(0),
      Q => \^cols\(0),
      R => ap_rst_n_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(10),
      Q => \^cols\(10),
      R => ap_rst_n_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(11),
      Q => \^cols\(11),
      R => ap_rst_n_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(12),
      Q => \^cols\(12),
      R => ap_rst_n_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(13),
      Q => \^cols\(13),
      R => ap_rst_n_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(14),
      Q => \^cols\(14),
      R => ap_rst_n_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(15),
      Q => \^cols\(15),
      R => ap_rst_n_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(16),
      Q => \^cols\(16),
      R => ap_rst_n_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(17),
      Q => \^cols\(17),
      R => ap_rst_n_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(18),
      Q => \^cols\(18),
      R => ap_rst_n_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(19),
      Q => \^cols\(19),
      R => ap_rst_n_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(1),
      Q => \^cols\(1),
      R => ap_rst_n_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(20),
      Q => \^cols\(20),
      R => ap_rst_n_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(21),
      Q => \^cols\(21),
      R => ap_rst_n_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(22),
      Q => \^cols\(22),
      R => ap_rst_n_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(23),
      Q => \^cols\(23),
      R => ap_rst_n_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(24),
      Q => \^cols\(24),
      R => ap_rst_n_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(25),
      Q => \^cols\(25),
      R => ap_rst_n_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(26),
      Q => \^cols\(26),
      R => ap_rst_n_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(27),
      Q => \^cols\(27),
      R => ap_rst_n_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(28),
      Q => \^cols\(28),
      R => ap_rst_n_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(29),
      Q => \^cols\(29),
      R => ap_rst_n_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(2),
      Q => \^cols\(2),
      R => ap_rst_n_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(30),
      Q => \^cols\(30),
      R => ap_rst_n_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(31),
      Q => \^cols\(31),
      R => ap_rst_n_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(3),
      Q => \^cols\(3),
      R => ap_rst_n_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(4),
      Q => \^cols\(4),
      R => ap_rst_n_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(5),
      Q => \^cols\(5),
      R => ap_rst_n_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(6),
      Q => \^cols\(6),
      R => ap_rst_n_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(7),
      Q => \^cols\(7),
      R => ap_rst_n_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(8),
      Q => \^cols\(8),
      R => ap_rst_n_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_7\,
      D => int_cols0(9),
      Q => \^cols\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_7\,
      I3 => \waddr_reg_n_7_[3]\,
      I4 => \waddr_reg_n_7_[2]\,
      I5 => int_gie_reg_n_7,
      O => int_gie_i_1_n_7
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_7,
      Q => int_gie_reg_n_7,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_7_[2]\,
      I3 => \waddr_reg_n_7_[3]\,
      I4 => \int_ier[1]_i_2_n_7\,
      I5 => \int_ier_reg_n_7_[0]\,
      O => \int_ier[0]_i_1_n_7\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_7_[2]\,
      I3 => \waddr_reg_n_7_[3]\,
      I4 => \int_ier[1]_i_2_n_7\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_7\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_7_[0]\,
      I3 => \waddr_reg_n_7_[1]\,
      I4 => \waddr_reg_n_7_[5]\,
      I5 => \waddr_reg_n_7_[4]\,
      O => \int_ier[1]_i_2_n_7\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_7\,
      Q => \int_ier_reg_n_7_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_7\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_7,
      I1 => \int_isr_reg_n_7_[1]\,
      I2 => \int_isr_reg_n_7_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_7_[0]\,
      I3 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      I4 => \int_isr_reg_n_7_[0]\,
      O => \int_isr[0]_i_1_n_7\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_7_[3]\,
      I2 => \int_ier[1]_i_2_n_7\,
      I3 => \waddr_reg_n_7_[2]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_sync_ready,
      I4 => \int_isr_reg_n_7_[1]\,
      O => \int_isr[1]_i_1_n_7\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_7\,
      Q => \int_isr_reg_n_7_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_7\,
      Q => \int_isr_reg_n_7_[1]\,
      R => ap_rst_n_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_7_[2]\,
      I1 => \waddr_reg_n_7_[3]\,
      I2 => \int_shift[7]_i_3_n_7\,
      O => \int_rows[31]_i_1_n_7\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(31),
      O => int_rows0(31)
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(0),
      Q => \^rows\(0),
      R => ap_rst_n_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(10),
      Q => \^rows\(10),
      R => ap_rst_n_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(11),
      Q => \^rows\(11),
      R => ap_rst_n_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(12),
      Q => \^rows\(12),
      R => ap_rst_n_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(13),
      Q => \^rows\(13),
      R => ap_rst_n_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(14),
      Q => \^rows\(14),
      R => ap_rst_n_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(15),
      Q => \^rows\(15),
      R => ap_rst_n_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(16),
      Q => \^rows\(16),
      R => ap_rst_n_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(17),
      Q => \^rows\(17),
      R => ap_rst_n_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(18),
      Q => \^rows\(18),
      R => ap_rst_n_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(19),
      Q => \^rows\(19),
      R => ap_rst_n_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(1),
      Q => \^rows\(1),
      R => ap_rst_n_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(20),
      Q => \^rows\(20),
      R => ap_rst_n_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(21),
      Q => \^rows\(21),
      R => ap_rst_n_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(22),
      Q => \^rows\(22),
      R => ap_rst_n_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(23),
      Q => \^rows\(23),
      R => ap_rst_n_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(24),
      Q => \^rows\(24),
      R => ap_rst_n_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(25),
      Q => \^rows\(25),
      R => ap_rst_n_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(26),
      Q => \^rows\(26),
      R => ap_rst_n_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(27),
      Q => \^rows\(27),
      R => ap_rst_n_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(28),
      Q => \^rows\(28),
      R => ap_rst_n_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(29),
      Q => \^rows\(29),
      R => ap_rst_n_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(2),
      Q => \^rows\(2),
      R => ap_rst_n_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(30),
      Q => \^rows\(30),
      R => ap_rst_n_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(31),
      Q => \^rows\(31),
      R => ap_rst_n_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(3),
      Q => \^rows\(3),
      R => ap_rst_n_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(4),
      Q => \^rows\(4),
      R => ap_rst_n_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(5),
      Q => \^rows\(5),
      R => ap_rst_n_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(6),
      Q => \^rows\(6),
      R => ap_rst_n_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(7),
      Q => \^rows\(7),
      R => ap_rst_n_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(8),
      Q => \^rows\(8),
      R => ap_rst_n_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_7\,
      D => int_rows0(9),
      Q => \^rows\(9),
      R => ap_rst_n_inv
    );
\int_shift[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(0),
      O => \int_shift[0]_i_1_n_7\
    );
\int_shift[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(1),
      O => \int_shift[1]_i_1_n_7\
    );
\int_shift[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(2),
      O => \int_shift[2]_i_1_n_7\
    );
\int_shift[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(3),
      O => \int_shift[3]_i_1_n_7\
    );
\int_shift[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(4),
      O => \int_shift[4]_i_1_n_7\
    );
\int_shift[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(5),
      O => \int_shift[5]_i_1_n_7\
    );
\int_shift[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(6),
      O => \int_shift[6]_i_1_n_7\
    );
\int_shift[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_shift[7]_i_3_n_7\,
      I1 => \waddr_reg_n_7_[3]\,
      I2 => \waddr_reg_n_7_[2]\,
      O => \int_shift[7]_i_1_n_7\
    );
\int_shift[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^shift\(7),
      O => \int_shift[7]_i_2_n_7\
    );
\int_shift[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_7_[4]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_7_[0]\,
      I4 => \waddr_reg_n_7_[1]\,
      I5 => \waddr_reg_n_7_[5]\,
      O => \int_shift[7]_i_3_n_7\
    );
\int_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[7]_i_1_n_7\,
      D => \int_shift[0]_i_1_n_7\,
      Q => \^shift\(0),
      R => ap_rst_n_inv
    );
\int_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[7]_i_1_n_7\,
      D => \int_shift[1]_i_1_n_7\,
      Q => \^shift\(1),
      R => ap_rst_n_inv
    );
\int_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[7]_i_1_n_7\,
      D => \int_shift[2]_i_1_n_7\,
      Q => \^shift\(2),
      R => ap_rst_n_inv
    );
\int_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[7]_i_1_n_7\,
      D => \int_shift[3]_i_1_n_7\,
      Q => \^shift\(3),
      R => ap_rst_n_inv
    );
\int_shift_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[7]_i_1_n_7\,
      D => \int_shift[4]_i_1_n_7\,
      Q => \^shift\(4),
      R => ap_rst_n_inv
    );
\int_shift_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[7]_i_1_n_7\,
      D => \int_shift[5]_i_1_n_7\,
      Q => \^shift\(5),
      R => ap_rst_n_inv
    );
\int_shift_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[7]_i_1_n_7\,
      D => \int_shift[6]_i_1_n_7\,
      Q => \^shift\(6),
      R => ap_rst_n_inv
    );
\int_shift_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_shift[7]_i_1_n_7\,
      D => \int_shift[7]_i_2_n_7\,
      Q => \^shift\(7),
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CAAFFFF0CAA0CAA"
    )
        port map (
      I0 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      I1 => ap_idle,
      I2 => p_3_in(2),
      I3 => auto_restart_status_reg_n_7,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_7
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => int_task_ap_done_i_3_n_7,
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      I5 => ar_hs,
      O => int_task_ap_done0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      O => int_task_ap_done_i_3_n_7
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_7,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_7_[0]\,
      I1 => \int_ier_reg_n_7_[0]\,
      I2 => \rdata[31]_i_4_n_7\,
      I3 => int_gie_reg_n_7,
      I4 => \rdata[31]_i_5_n_7\,
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_7\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(0),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \^rows\(0),
      I3 => \rdata[31]_i_5_n_7\,
      I4 => \^shift\(0),
      O => \rdata[0]_i_3_n_7\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(10),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(10),
      O => \rdata[10]_i_1_n_7\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(11),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(11),
      O => \rdata[11]_i_1_n_7\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(12),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(12),
      O => \rdata[12]_i_1_n_7\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(13),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(13),
      O => \rdata[13]_i_1_n_7\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(14),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(14),
      O => \rdata[14]_i_1_n_7\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(15),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(15),
      O => \rdata[15]_i_1_n_7\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(16),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(16),
      O => \rdata[16]_i_1_n_7\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(17),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(17),
      O => \rdata[17]_i_1_n_7\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(18),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(18),
      O => \rdata[18]_i_1_n_7\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(19),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(19),
      O => \rdata[19]_i_1_n_7\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \int_isr_reg_n_7_[1]\,
      I1 => p_0_in,
      I2 => \rdata[31]_i_4_n_7\,
      I3 => \int_task_ap_done__0\,
      I4 => \rdata[31]_i_5_n_7\,
      O => \rdata[1]_i_2_n_7\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(1),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \^rows\(1),
      I3 => \rdata[31]_i_5_n_7\,
      I4 => \^shift\(1),
      O => \rdata[1]_i_3_n_7\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(20),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(20),
      O => \rdata[20]_i_1_n_7\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(21),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(21),
      O => \rdata[21]_i_1_n_7\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(22),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(22),
      O => \rdata[22]_i_1_n_7\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(23),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(23),
      O => \rdata[23]_i_1_n_7\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(24),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(24),
      O => \rdata[24]_i_1_n_7\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(25),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(25),
      O => \rdata[25]_i_1_n_7\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(26),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(26),
      O => \rdata[26]_i_1_n_7\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(27),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(27),
      O => \rdata[27]_i_1_n_7\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(28),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(28),
      O => \rdata[28]_i_1_n_7\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(29),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(29),
      O => \rdata[29]_i_1_n_7\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^cols\(2),
      I1 => \rdata[2]_i_2_n_7\,
      I2 => \rdata[9]_i_2_n_7\,
      I3 => \rdata[31]_i_5_n_7\,
      I4 => p_3_in(2),
      I5 => \rdata[31]_i_4_n_7\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rows\(2),
      I1 => \rdata[31]_i_5_n_7\,
      I2 => \^shift\(2),
      O => \rdata[2]_i_2_n_7\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(30),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(30),
      O => \rdata[30]_i_1_n_7\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[31]_i_1_n_7\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(31),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(31),
      O => \rdata[31]_i_3_n_7\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_4_n_7\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEA"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_5_n_7\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^cols\(3),
      I1 => \rdata[3]_i_2_n_7\,
      I2 => \rdata[9]_i_2_n_7\,
      I3 => \rdata[31]_i_5_n_7\,
      I4 => \int_ap_ready__0\,
      I5 => \rdata[31]_i_4_n_7\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rows\(3),
      I1 => \rdata[31]_i_5_n_7\,
      I2 => \^shift\(3),
      O => \rdata[3]_i_2_n_7\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(4),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \^rows\(4),
      I3 => \rdata[31]_i_5_n_7\,
      I4 => \^shift\(4),
      O => \rdata[4]_i_1_n_7\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(5),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \^rows\(5),
      I3 => \rdata[31]_i_5_n_7\,
      I4 => \^shift\(5),
      O => \rdata[5]_i_1_n_7\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols\(6),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \^rows\(6),
      I3 => \rdata[31]_i_5_n_7\,
      I4 => \^shift\(6),
      O => \rdata[6]_i_1_n_7\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^cols\(7),
      I1 => \rdata[7]_i_2_n_7\,
      I2 => \rdata[9]_i_2_n_7\,
      I3 => \rdata[31]_i_5_n_7\,
      I4 => p_3_in(7),
      I5 => \rdata[31]_i_4_n_7\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rows\(7),
      I1 => \rdata[31]_i_5_n_7\,
      I2 => \^shift\(7),
      O => \rdata[7]_i_2_n_7\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^cols\(8),
      I1 => \rdata[31]_i_4_n_7\,
      I2 => \rdata[31]_i_5_n_7\,
      I3 => \^rows\(8),
      O => \rdata[8]_i_1_n_7\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C00FC000"
    )
        port map (
      I0 => \^cols\(9),
      I1 => \^rows\(9),
      I2 => \rdata[9]_i_2_n_7\,
      I3 => \rdata[31]_i_5_n_7\,
      I4 => \^interrupt\,
      I5 => \rdata[31]_i_4_n_7\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      O => \rdata[9]_i_2_n_7\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_2_n_7\,
      I1 => \rdata[0]_i_3_n_7\,
      O => rdata(0),
      S => \rdata[9]_i_2_n_7\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_7\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_7\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_7\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_7\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_7\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_7\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_7\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_7\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_7\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_7\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_7\,
      I1 => \rdata[1]_i_3_n_7\,
      O => rdata(1),
      S => \rdata[9]_i_2_n_7\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_7\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_7\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_7\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_7\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_7\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_7\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_7\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_7\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_7\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_7\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_7\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_7\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_7\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_7\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_7\,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_7\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_7\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_7_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_7_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_7_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_7_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_7_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_7_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_entry_proc is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_entry_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_entry_proc is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(23)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => mOutPtr(0),
      O => \SRL_SIG_reg[1][23]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg_7 is
  port (
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg_7 : entity is "Filter2d_accel_fifo_w24_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg_7 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
ram_reg_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(7)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(6)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(5)
    );
ram_reg_0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(4)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(3)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(2)
    );
ram_reg_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(1)
    );
ram_reg_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(0)
    );
ram_reg_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(8)
    );
ram_reg_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(16)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(15)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(14)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(13)
    );
ram_reg_1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(12)
    );
ram_reg_1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(11)
    );
ram_reg_1_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(10)
    );
ram_reg_1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(9)
    );
ram_reg_1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(17)
    );
ram_reg_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(23)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(22)
    );
ram_reg_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(21)
    );
ram_reg_2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(20)
    );
ram_reg_2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(19)
    );
ram_reg_2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\,
      I3 => mOutPtr(0),
      O => d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\p_src_mat_rows_load22_fu_122[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\p_src_mat_rows_load22_fu_122[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(11)
    );
\p_src_mat_rows_load22_fu_122[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(12)
    );
\p_src_mat_rows_load22_fu_122[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(13)
    );
\p_src_mat_rows_load22_fu_122[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(14)
    );
\p_src_mat_rows_load22_fu_122[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(15)
    );
\p_src_mat_rows_load22_fu_122[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\p_src_mat_rows_load22_fu_122[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\p_src_mat_rows_load22_fu_122[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\p_src_mat_rows_load22_fu_122[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\p_src_mat_rows_load22_fu_122[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\p_src_mat_rows_load22_fu_122[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\p_src_mat_rows_load22_fu_122[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\p_src_mat_rows_load22_fu_122[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\p_src_mat_rows_load22_fu_122[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_6 is
  port (
    sel : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    \i_fu_76_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_imgInput_rows_c9_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_6 : entity is "Filter2d_accel_fifo_w32_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_6 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[2]_i_10_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_21_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_23_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_24_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_25_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_26_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_27_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_28_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_29_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_30_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_31_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_32_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_33_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_34_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_35_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_36_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_37_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_38_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_9\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_4\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_76[0]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair200";
begin
  CO(0) <= \^co\(0);
  D(15 downto 0) <= \^d\(15 downto 0);
  push <= \^push\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(14)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(15)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(2)
    );
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]_0\,
      I1 => ap_sync_reg_channel_write_imgInput_rows_c9_channel,
      I2 => ap_done_reg,
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^push\
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \^d\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => \SRL_SIG_reg[1]_1\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \ap_CS_fsm[2]_i_10_n_7\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => \SRL_SIG_reg[1]_1\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \ap_CS_fsm[2]_i_11_n_7\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => \SRL_SIG_reg[1]_1\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \ap_CS_fsm[2]_i_12_n_7\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \ap_CS_fsm[2]_i_14_n_7\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \ap_CS_fsm[2]_i_15_n_7\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \ap_CS_fsm[2]_i_16_n_7\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \ap_CS_fsm[2]_i_17_n_7\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \SRL_SIG_reg[1]_1\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \ap_CS_fsm[2]_i_18_n_7\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \SRL_SIG_reg[1]_1\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \ap_CS_fsm[2]_i_19_n_7\
    );
\ap_CS_fsm[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \SRL_SIG_reg[1]_1\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \ap_CS_fsm[2]_i_20_n_7\
    );
\ap_CS_fsm[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \SRL_SIG_reg[1]_1\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \ap_CS_fsm[2]_i_21_n_7\
    );
\ap_CS_fsm[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \ap_CS_fsm[2]_i_23_n_7\
    );
\ap_CS_fsm[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \ap_CS_fsm[2]_i_24_n_7\
    );
\ap_CS_fsm[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => \out\(10),
      I4 => \out\(11),
      I5 => \^d\(11),
      O => \ap_CS_fsm[2]_i_25_n_7\
    );
\ap_CS_fsm[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \out\(8),
      I4 => \out\(9),
      I5 => \^d\(9),
      O => \ap_CS_fsm[2]_i_26_n_7\
    );
\ap_CS_fsm[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[1]_1\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \ap_CS_fsm[2]_i_27_n_7\
    );
\ap_CS_fsm[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \ap_CS_fsm[2]_i_28_n_7\
    );
\ap_CS_fsm[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => addr,
      I3 => \out\(10),
      I4 => \^d\(11),
      I5 => \out\(11),
      O => \ap_CS_fsm[2]_i_29_n_7\
    );
\ap_CS_fsm[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => addr,
      I3 => \out\(8),
      I4 => \^d\(9),
      I5 => \out\(9),
      O => \ap_CS_fsm[2]_i_30_n_7\
    );
\ap_CS_fsm[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \out\(6),
      I4 => \out\(7),
      I5 => \^d\(7),
      O => \ap_CS_fsm[2]_i_31_n_7\
    );
\ap_CS_fsm[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \out\(4),
      I4 => \out\(5),
      I5 => \^d\(5),
      O => \ap_CS_fsm[2]_i_32_n_7\
    );
\ap_CS_fsm[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => \^d\(3),
      O => \ap_CS_fsm[2]_i_33_n_7\
    );
\ap_CS_fsm[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \^d\(1),
      O => \ap_CS_fsm[2]_i_34_n_7\
    );
\ap_CS_fsm[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr,
      I3 => \out\(6),
      I4 => \^d\(7),
      I5 => \out\(7),
      O => \ap_CS_fsm[2]_i_35_n_7\
    );
\ap_CS_fsm[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr,
      I3 => \out\(4),
      I4 => \^d\(5),
      I5 => \out\(5),
      O => \ap_CS_fsm[2]_i_36_n_7\
    );
\ap_CS_fsm[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr,
      I3 => \out\(2),
      I4 => \^d\(3),
      I5 => \out\(3),
      O => \ap_CS_fsm[2]_i_37_n_7\
    );
\ap_CS_fsm[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr,
      I3 => \out\(0),
      I4 => \^d\(1),
      I5 => \out\(1),
      O => \ap_CS_fsm[2]_i_38_n_7\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \ap_CS_fsm[2]_i_5_n_7\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \ap_CS_fsm[2]_i_6_n_7\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \ap_CS_fsm[2]_i_7_n_7\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \ap_CS_fsm[2]_i_8_n_7\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \ap_CS_fsm[2]_i_9_n_7\
    );
\ap_CS_fsm_reg[2]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_22_n_7\,
      CO(3) => \ap_CS_fsm_reg[2]_i_13_n_7\,
      CO(2) => \ap_CS_fsm_reg[2]_i_13_n_8\,
      CO(1) => \ap_CS_fsm_reg[2]_i_13_n_9\,
      CO(0) => \ap_CS_fsm_reg[2]_i_13_n_10\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_23_n_7\,
      DI(2) => \ap_CS_fsm[2]_i_24_n_7\,
      DI(1) => \ap_CS_fsm[2]_i_25_n_7\,
      DI(0) => \ap_CS_fsm[2]_i_26_n_7\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_27_n_7\,
      S(2) => \ap_CS_fsm[2]_i_28_n_7\,
      S(1) => \ap_CS_fsm[2]_i_29_n_7\,
      S(0) => \ap_CS_fsm[2]_i_30_n_7\
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4_n_7\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_8\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_9\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_5_n_7\,
      DI(2) => \ap_CS_fsm[2]_i_6_n_7\,
      DI(1) => \ap_CS_fsm[2]_i_7_n_7\,
      DI(0) => \ap_CS_fsm[2]_i_8_n_7\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_9_n_7\,
      S(2) => \ap_CS_fsm[2]_i_10_n_7\,
      S(1) => \ap_CS_fsm[2]_i_11_n_7\,
      S(0) => \ap_CS_fsm[2]_i_12_n_7\
    );
\ap_CS_fsm_reg[2]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_22_n_7\,
      CO(2) => \ap_CS_fsm_reg[2]_i_22_n_8\,
      CO(1) => \ap_CS_fsm_reg[2]_i_22_n_9\,
      CO(0) => \ap_CS_fsm_reg[2]_i_22_n_10\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_31_n_7\,
      DI(2) => \ap_CS_fsm[2]_i_32_n_7\,
      DI(1) => \ap_CS_fsm[2]_i_33_n_7\,
      DI(0) => \ap_CS_fsm[2]_i_34_n_7\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_35_n_7\,
      S(2) => \ap_CS_fsm[2]_i_36_n_7\,
      S(1) => \ap_CS_fsm[2]_i_37_n_7\,
      S(0) => \ap_CS_fsm[2]_i_38_n_7\
    );
\ap_CS_fsm_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_13_n_7\,
      CO(3) => \ap_CS_fsm_reg[2]_i_4_n_7\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4_n_8\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4_n_9\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4_n_10\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_14_n_7\,
      DI(2) => \ap_CS_fsm[2]_i_15_n_7\,
      DI(1) => \ap_CS_fsm[2]_i_16_n_7\,
      DI(0) => \ap_CS_fsm[2]_i_17_n_7\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_18_n_7\,
      S(2) => \ap_CS_fsm[2]_i_19_n_7\,
      S(1) => \ap_CS_fsm[2]_i_20_n_7\,
      S(0) => \ap_CS_fsm[2]_i_21_n_7\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \i_fu_76_reg[0]\(0),
      I3 => \^co\(0),
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^push\,
      O => \mOutPtr_reg[1]\
    );
\i_fu_76[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \i_fu_76_reg[0]\(0),
      O => sel
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \i_fu_76_reg[0]\(0),
      I1 => \^co\(0),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^push\,
      I4 => mOutPtr(0),
      O => \ap_CS_fsm_reg[1]\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^push\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^co\(0),
      I4 => \i_fu_76_reg[0]\(0),
      I5 => mOutPtr(1),
      O => \mOutPtr_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_8 is
  port (
    full_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    imgInput_cols_c_full_n : in STD_LOGIC;
    imgInput_rows_c_full_n : in STD_LOGIC;
    imgInput_cols_c10_channel_empty_n : in STD_LOGIC;
    imgInput_rows_c9_channel_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_8 : entity is "Filter2d_accel_fifo_w32_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_8 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^full_n_reg\ : STD_LOGIC;
begin
  full_n_reg <= \^full_n_reg\;
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => imgInput_cols_c_full_n,
      I1 => imgInput_rows_c_full_n,
      I2 => imgInput_cols_c10_channel_empty_n,
      I3 => imgInput_rows_c9_channel_empty_n,
      I4 => \SRL_SIG_reg[0][15]_0\(0),
      O => \^full_n_reg\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\p_src_mat_cols_load24_fu_126[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\p_src_mat_cols_load24_fu_126[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\p_src_mat_cols_load24_fu_126[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\p_src_mat_cols_load24_fu_126[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\p_src_mat_cols_load24_fu_126[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\p_src_mat_cols_load24_fu_126[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\p_src_mat_cols_load24_fu_126[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\p_src_mat_cols_load24_fu_126[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\p_src_mat_cols_load24_fu_126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\p_src_mat_cols_load24_fu_126[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\p_src_mat_cols_load24_fu_126[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\p_src_mat_cols_load24_fu_126[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\p_src_mat_cols_load24_fu_126[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\p_src_mat_cols_load24_fu_126[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\p_src_mat_cols_load24_fu_126[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln65_fu_107_p2_carry : in STD_LOGIC;
    \icmp_ln65_fu_107_p2_carry__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init : in STD_LOGIC;
    icmp_ln65_fu_107_p2_carry_0 : in STD_LOGIC;
    icmp_ln65_fu_107_p2_carry_1 : in STD_LOGIC;
    icmp_ln65_fu_107_p2_carry_2 : in STD_LOGIC;
    icmp_ln65_fu_107_p2_carry_3 : in STD_LOGIC;
    \icmp_ln65_fu_107_p2_carry__0_0\ : in STD_LOGIC;
    \icmp_ln65_fu_107_p2_carry__0_1\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_imgInput_cols_c10_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_9 : entity is "Filter2d_accel_fifo_w32_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^srl_sig_reg[0][11]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^push\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \SRL_SIG_reg[0][11]_0\(5 downto 0) <= \^srl_sig_reg[0][11]_0\(5 downto 0);
  push <= \^push\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][11]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][11]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]_0\,
      I1 => ap_sync_reg_channel_write_imgInput_cols_c10_channel,
      I2 => ap_done_reg,
      I3 => Block_entry1_proc_U0_ap_start,
      O => \^push\
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][11]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][11]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][11]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][11]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(11),
      Q => \^srl_sig_reg[0][11]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(1),
      Q => \^srl_sig_reg[0][11]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(3),
      Q => \^srl_sig_reg[0][11]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(5),
      Q => \^srl_sig_reg[0][11]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(7),
      Q => \^srl_sig_reg[0][11]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(9),
      Q => \^srl_sig_reg[0][11]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \^srl_sig_reg[0][11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\icmp_ln65_fu_107_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => DI(1)
    );
\icmp_ln65_fu_107_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => DI(0)
    );
\icmp_ln65_fu_107_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \SRL_SIG_reg[1]_1\(14),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(15),
      I5 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][14]_0\(3)
    );
\icmp_ln65_fu_107_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \SRL_SIG_reg[1]_1\(12),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(13),
      I5 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][14]_0\(2)
    );
\icmp_ln65_fu_107_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => icmp_ln65_fu_107_p2_carry,
      I3 => \icmp_ln65_fu_107_p2_carry__0\(5),
      I4 => ap_loop_init,
      I5 => \icmp_ln65_fu_107_p2_carry__0_1\,
      O => \SRL_SIG_reg[0][14]_0\(1)
    );
\icmp_ln65_fu_107_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => icmp_ln65_fu_107_p2_carry,
      I3 => \icmp_ln65_fu_107_p2_carry__0\(4),
      I4 => ap_loop_init,
      I5 => \icmp_ln65_fu_107_p2_carry__0_0\,
      O => \SRL_SIG_reg[0][14]_0\(0)
    );
\icmp_ln65_fu_107_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \SRL_SIG_reg[1][22]_0\(3)
    );
\icmp_ln65_fu_107_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \SRL_SIG_reg[1][22]_0\(2)
    );
\icmp_ln65_fu_107_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \SRL_SIG_reg[1][22]_0\(1)
    );
\icmp_ln65_fu_107_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \SRL_SIG_reg[1][22]_0\(0)
    );
\icmp_ln65_fu_107_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \SRL_SIG_reg[1]_1\(22),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(23),
      I5 => \SRL_SIG_reg[1]_1\(23),
      O => \SRL_SIG_reg[0][22]_0\(3)
    );
\icmp_ln65_fu_107_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \SRL_SIG_reg[1]_1\(20),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(21),
      I5 => \SRL_SIG_reg[1]_1\(21),
      O => \SRL_SIG_reg[0][22]_0\(2)
    );
\icmp_ln65_fu_107_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \SRL_SIG_reg[1]_1\(18),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(19),
      I5 => \SRL_SIG_reg[1]_1\(19),
      O => \SRL_SIG_reg[0][22]_0\(1)
    );
\icmp_ln65_fu_107_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \SRL_SIG_reg[1]_1\(16),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(17),
      I5 => \SRL_SIG_reg[1]_1\(17),
      O => \SRL_SIG_reg[0][22]_0\(0)
    );
\icmp_ln65_fu_107_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0AA0C00ACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \SRL_SIG_reg[0][30]_0\(3)
    );
\icmp_ln65_fu_107_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \SRL_SIG_reg[0][30]_0\(2)
    );
\icmp_ln65_fu_107_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \SRL_SIG_reg[0][30]_0\(1)
    );
\icmp_ln65_fu_107_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCCFAFFCACC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \SRL_SIG_reg[0][30]_0\(0)
    );
\icmp_ln65_fu_107_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \SRL_SIG_reg[1]_1\(30),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(31),
      I5 => \SRL_SIG_reg[1]_1\(31),
      O => \SRL_SIG_reg[0][30]_1\(3)
    );
\icmp_ln65_fu_107_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => \SRL_SIG_reg[1]_1\(28),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(29),
      I5 => \SRL_SIG_reg[1]_1\(29),
      O => \SRL_SIG_reg[0][30]_1\(2)
    );
\icmp_ln65_fu_107_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => \SRL_SIG_reg[1]_1\(26),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(27),
      I5 => \SRL_SIG_reg[1]_1\(27),
      O => \SRL_SIG_reg[0][30]_1\(1)
    );
\icmp_ln65_fu_107_p2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => \SRL_SIG_reg[1]_1\(24),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \SRL_SIG_reg[0]_0\(25),
      I5 => \SRL_SIG_reg[1]_1\(25),
      O => \SRL_SIG_reg[0][30]_1\(0)
    );
icmp_ln65_fu_107_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => icmp_ln65_fu_107_p2_carry,
      I3 => \icmp_ln65_fu_107_p2_carry__0\(3),
      I4 => ap_loop_init,
      I5 => icmp_ln65_fu_107_p2_carry_3,
      O => S(3)
    );
icmp_ln65_fu_107_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => icmp_ln65_fu_107_p2_carry,
      I3 => \icmp_ln65_fu_107_p2_carry__0\(2),
      I4 => ap_loop_init,
      I5 => icmp_ln65_fu_107_p2_carry_2,
      O => S(2)
    );
icmp_ln65_fu_107_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => icmp_ln65_fu_107_p2_carry,
      I3 => \icmp_ln65_fu_107_p2_carry__0\(1),
      I4 => ap_loop_init,
      I5 => icmp_ln65_fu_107_p2_carry_1,
      O => S(1)
    );
icmp_ln65_fu_107_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353AC5300000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => icmp_ln65_fu_107_p2_carry,
      I3 => \icmp_ln65_fu_107_p2_carry__0\(0),
      I4 => ap_loop_init,
      I5 => icmp_ln65_fu_107_p2_carry_0,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg is
  port (
    sel : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[3]_i_10_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_13_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_18_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_20_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_9\ : STD_LOGIC;
  signal imgOutput_rows_channel_dout : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sub13_reg_169[11]_i_2_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[11]_i_3_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[11]_i_4_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_2_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_3_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_4_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[4]_i_5_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_2_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_3_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_4_n_7\ : STD_LOGIC;
  signal \sub13_reg_169[8]_i_5_n_7\ : STD_LOGIC;
  signal \sub13_reg_169_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \sub13_reg_169_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sub13_reg_169_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sub13_reg_169_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_reg_169_reg[8]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  \out\(11 downto 0) <= \^out\(11 downto 0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => imgOutput_rows_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => imgOutput_rows_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => imgOutput_rows_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => imgOutput_rows_channel_dout(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => imgOutput_rows_channel_dout(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => imgOutput_rows_channel_dout(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => imgOutput_rows_channel_dout(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => imgOutput_rows_channel_dout(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => imgOutput_rows_channel_dout(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => imgOutput_rows_channel_dout(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => imgOutput_rows_channel_dout(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => imgOutput_rows_channel_dout(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => imgOutput_rows_channel_dout(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => imgOutput_rows_channel_dout(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => imgOutput_rows_channel_dout(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => imgOutput_rows_channel_dout(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => imgOutput_rows_channel_dout(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => imgOutput_rows_channel_dout(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => imgOutput_rows_channel_dout(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => imgOutput_rows_channel_dout(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(26),
      I1 => imgOutput_rows_channel_dout(27),
      O => \ap_CS_fsm[3]_i_10_n_7\
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(24),
      I1 => imgOutput_rows_channel_dout(25),
      O => \ap_CS_fsm[3]_i_11_n_7\
    );
\ap_CS_fsm[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(23),
      I1 => imgOutput_rows_channel_dout(22),
      O => \ap_CS_fsm[3]_i_13_n_7\
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(21),
      I1 => imgOutput_rows_channel_dout(20),
      O => \ap_CS_fsm[3]_i_14_n_7\
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(19),
      I1 => imgOutput_rows_channel_dout(18),
      O => \ap_CS_fsm[3]_i_15_n_7\
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(17),
      I1 => imgOutput_rows_channel_dout(16),
      O => \ap_CS_fsm[3]_i_16_n_7\
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(22),
      I1 => imgOutput_rows_channel_dout(23),
      O => \ap_CS_fsm[3]_i_17_n_7\
    );
\ap_CS_fsm[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(20),
      I1 => imgOutput_rows_channel_dout(21),
      O => \ap_CS_fsm[3]_i_18_n_7\
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(18),
      I1 => imgOutput_rows_channel_dout(19),
      O => \ap_CS_fsm[3]_i_19_n_7\
    );
\ap_CS_fsm[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(16),
      I1 => imgOutput_rows_channel_dout(17),
      O => \ap_CS_fsm[3]_i_20_n_7\
    );
\ap_CS_fsm[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(15),
      I1 => imgOutput_rows_channel_dout(14),
      O => DI(1)
    );
\ap_CS_fsm[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(13),
      I1 => imgOutput_rows_channel_dout(12),
      O => DI(0)
    );
\ap_CS_fsm[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(14),
      I1 => imgOutput_rows_channel_dout(15),
      O => S(1)
    );
\ap_CS_fsm[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(12),
      I1 => imgOutput_rows_channel_dout(13),
      O => S(0)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(30),
      I1 => imgOutput_rows_channel_dout(31),
      O => \ap_CS_fsm[3]_i_4_n_7\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(29),
      I1 => imgOutput_rows_channel_dout(28),
      O => \ap_CS_fsm[3]_i_5_n_7\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(27),
      I1 => imgOutput_rows_channel_dout(26),
      O => \ap_CS_fsm[3]_i_6_n_7\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(25),
      I1 => imgOutput_rows_channel_dout(24),
      O => \ap_CS_fsm[3]_i_7_n_7\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(31),
      I1 => imgOutput_rows_channel_dout(30),
      O => \ap_CS_fsm[3]_i_8_n_7\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_rows_channel_dout(28),
      I1 => imgOutput_rows_channel_dout(29),
      O => \ap_CS_fsm[3]_i_9_n_7\
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_7\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_8\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_9\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_4_n_7\,
      DI(2) => \ap_CS_fsm[3]_i_5_n_7\,
      DI(1) => \ap_CS_fsm[3]_i_6_n_7\,
      DI(0) => \ap_CS_fsm[3]_i_7_n_7\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_8_n_7\,
      S(2) => \ap_CS_fsm[3]_i_9_n_7\,
      S(1) => \ap_CS_fsm[3]_i_10_n_7\,
      S(0) => \ap_CS_fsm[3]_i_11_n_7\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_2_0\(0),
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_7\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_8\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_9\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_10\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_13_n_7\,
      DI(2) => \ap_CS_fsm[3]_i_14_n_7\,
      DI(1) => \ap_CS_fsm[3]_i_15_n_7\,
      DI(0) => \ap_CS_fsm[3]_i_16_n_7\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_17_n_7\,
      S(2) => \ap_CS_fsm[3]_i_18_n_7\,
      S(1) => \ap_CS_fsm[3]_i_19_n_7\,
      S(0) => \ap_CS_fsm[3]_i_20_n_7\
    );
\i_fu_62[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(0),
      O => sel
    );
\sub13_reg_169[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
\sub13_reg_169[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \sub13_reg_169[11]_i_2_n_7\
    );
\sub13_reg_169[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \sub13_reg_169[11]_i_3_n_7\
    );
\sub13_reg_169[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \sub13_reg_169[11]_i_4_n_7\
    );
\sub13_reg_169[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \sub13_reg_169[4]_i_2_n_7\
    );
\sub13_reg_169[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sub13_reg_169[4]_i_3_n_7\
    );
\sub13_reg_169[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sub13_reg_169[4]_i_4_n_7\
    );
\sub13_reg_169[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sub13_reg_169[4]_i_5_n_7\
    );
\sub13_reg_169[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \sub13_reg_169[8]_i_2_n_7\
    );
\sub13_reg_169[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \sub13_reg_169[8]_i_3_n_7\
    );
\sub13_reg_169[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \sub13_reg_169[8]_i_4_n_7\
    );
\sub13_reg_169[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \sub13_reg_169[8]_i_5_n_7\
    );
\sub13_reg_169_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_reg_169_reg[8]_i_1_n_7\,
      CO(3 downto 2) => \NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub13_reg_169_reg[11]_i_1_n_9\,
      CO(0) => \sub13_reg_169_reg[11]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^out\(10 downto 9),
      O(3) => \NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(11 downto 9),
      S(3) => '0',
      S(2) => \sub13_reg_169[11]_i_2_n_7\,
      S(1) => \sub13_reg_169[11]_i_3_n_7\,
      S(0) => \sub13_reg_169[11]_i_4_n_7\
    );
\sub13_reg_169_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub13_reg_169_reg[4]_i_1_n_7\,
      CO(2) => \sub13_reg_169_reg[4]_i_1_n_8\,
      CO(1) => \sub13_reg_169_reg[4]_i_1_n_9\,
      CO(0) => \sub13_reg_169_reg[4]_i_1_n_10\,
      CYINIT => \^out\(0),
      DI(3 downto 0) => \^out\(4 downto 1),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \sub13_reg_169[4]_i_2_n_7\,
      S(2) => \sub13_reg_169[4]_i_3_n_7\,
      S(1) => \sub13_reg_169[4]_i_4_n_7\,
      S(0) => \sub13_reg_169[4]_i_5_n_7\
    );
\sub13_reg_169_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_reg_169_reg[4]_i_1_n_7\,
      CO(3) => \sub13_reg_169_reg[8]_i_1_n_7\,
      CO(2) => \sub13_reg_169_reg[8]_i_1_n_8\,
      CO(1) => \sub13_reg_169_reg[8]_i_1_n_9\,
      CO(0) => \sub13_reg_169_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \^out\(8 downto 5),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \sub13_reg_169[8]_i_2_n_7\,
      S(2) => \sub13_reg_169[8]_i_3_n_7\,
      S(1) => \sub13_reg_169[8]_i_4_n_7\,
      S(0) => \sub13_reg_169[8]_i_5_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg_5 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg_5 : entity is "Filter2d_accel_fifo_w32_d4_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg_5 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal imgOutput_cols_channel_dout : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sub_reg_164[12]_i_2_n_7\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_3_n_7\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_4_n_7\ : STD_LOGIC;
  signal \sub_reg_164[12]_i_5_n_7\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_2_n_7\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_3_n_7\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_4_n_7\ : STD_LOGIC;
  signal \sub_reg_164[16]_i_5_n_7\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_2_n_7\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_3_n_7\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_4_n_7\ : STD_LOGIC;
  signal \sub_reg_164[20]_i_5_n_7\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_2_n_7\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_3_n_7\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_4_n_7\ : STD_LOGIC;
  signal \sub_reg_164[24]_i_5_n_7\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_2_n_7\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_3_n_7\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_4_n_7\ : STD_LOGIC;
  signal \sub_reg_164[28]_i_5_n_7\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_3_n_7\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_4_n_7\ : STD_LOGIC;
  signal \sub_reg_164[31]_i_5_n_7\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_2_n_7\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_3_n_7\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_4_n_7\ : STD_LOGIC;
  signal \sub_reg_164[4]_i_5_n_7\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_2_n_7\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_3_n_7\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_4_n_7\ : STD_LOGIC;
  signal \sub_reg_164[8]_i_5_n_7\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_164_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_164_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_164_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_164_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_164_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_164_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_164_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_164_reg[8]_i_1\ : label is 35;
begin
  \out\(11 downto 0) <= \^out\(11 downto 0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => imgOutput_cols_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => imgOutput_cols_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => imgOutput_cols_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => imgOutput_cols_channel_dout(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => imgOutput_cols_channel_dout(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => imgOutput_cols_channel_dout(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => imgOutput_cols_channel_dout(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => imgOutput_cols_channel_dout(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => imgOutput_cols_channel_dout(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => imgOutput_cols_channel_dout(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => imgOutput_cols_channel_dout(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => imgOutput_cols_channel_dout(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => imgOutput_cols_channel_dout(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => imgOutput_cols_channel_dout(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => imgOutput_cols_channel_dout(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => imgOutput_cols_channel_dout(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => imgOutput_cols_channel_dout(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => imgOutput_cols_channel_dout(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => imgOutput_cols_channel_dout(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => imgOutput_cols_channel_dout(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\icmp_ln90_fu_151_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(14),
      I1 => imgOutput_cols_channel_dout(15),
      O => DI(1)
    );
\icmp_ln90_fu_151_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(12),
      I1 => imgOutput_cols_channel_dout(13),
      O => DI(0)
    );
\icmp_ln90_fu_151_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(15),
      I1 => imgOutput_cols_channel_dout(14),
      O => S(1)
    );
\icmp_ln90_fu_151_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(13),
      I1 => imgOutput_cols_channel_dout(12),
      O => S(0)
    );
\icmp_ln90_fu_151_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(22),
      I1 => imgOutput_cols_channel_dout(23),
      O => ap_clk_0(3)
    );
\icmp_ln90_fu_151_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(20),
      I1 => imgOutput_cols_channel_dout(21),
      O => ap_clk_0(2)
    );
\icmp_ln90_fu_151_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(18),
      I1 => imgOutput_cols_channel_dout(19),
      O => ap_clk_0(1)
    );
\icmp_ln90_fu_151_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(16),
      I1 => imgOutput_cols_channel_dout(17),
      O => ap_clk_0(0)
    );
\icmp_ln90_fu_151_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(23),
      I1 => imgOutput_cols_channel_dout(22),
      O => ap_clk_2(3)
    );
\icmp_ln90_fu_151_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(21),
      I1 => imgOutput_cols_channel_dout(20),
      O => ap_clk_2(2)
    );
\icmp_ln90_fu_151_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(19),
      I1 => imgOutput_cols_channel_dout(18),
      O => ap_clk_2(1)
    );
\icmp_ln90_fu_151_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(17),
      I1 => imgOutput_cols_channel_dout(16),
      O => ap_clk_2(0)
    );
\icmp_ln90_fu_151_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(30),
      I1 => imgOutput_cols_channel_dout(31),
      O => ap_clk_1(3)
    );
\icmp_ln90_fu_151_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(28),
      I1 => imgOutput_cols_channel_dout(29),
      O => ap_clk_1(2)
    );
\icmp_ln90_fu_151_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(26),
      I1 => imgOutput_cols_channel_dout(27),
      O => ap_clk_1(1)
    );
\icmp_ln90_fu_151_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(24),
      I1 => imgOutput_cols_channel_dout(25),
      O => ap_clk_1(0)
    );
\icmp_ln90_fu_151_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(30),
      I1 => imgOutput_cols_channel_dout(31),
      O => ap_clk_3(3)
    );
\icmp_ln90_fu_151_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(29),
      I1 => imgOutput_cols_channel_dout(28),
      O => ap_clk_3(2)
    );
\icmp_ln90_fu_151_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(27),
      I1 => imgOutput_cols_channel_dout(26),
      O => ap_clk_3(1)
    );
\icmp_ln90_fu_151_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(25),
      I1 => imgOutput_cols_channel_dout(24),
      O => ap_clk_3(0)
    );
\sub_reg_164[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
\sub_reg_164[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(12),
      O => \sub_reg_164[12]_i_2_n_7\
    );
\sub_reg_164[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \sub_reg_164[12]_i_3_n_7\
    );
\sub_reg_164[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \sub_reg_164[12]_i_4_n_7\
    );
\sub_reg_164[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \sub_reg_164[12]_i_5_n_7\
    );
\sub_reg_164[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(16),
      O => \sub_reg_164[16]_i_2_n_7\
    );
\sub_reg_164[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(15),
      O => \sub_reg_164[16]_i_3_n_7\
    );
\sub_reg_164[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(14),
      O => \sub_reg_164[16]_i_4_n_7\
    );
\sub_reg_164[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(13),
      O => \sub_reg_164[16]_i_5_n_7\
    );
\sub_reg_164[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(20),
      O => \sub_reg_164[20]_i_2_n_7\
    );
\sub_reg_164[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(19),
      O => \sub_reg_164[20]_i_3_n_7\
    );
\sub_reg_164[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(18),
      O => \sub_reg_164[20]_i_4_n_7\
    );
\sub_reg_164[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(17),
      O => \sub_reg_164[20]_i_5_n_7\
    );
\sub_reg_164[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(24),
      O => \sub_reg_164[24]_i_2_n_7\
    );
\sub_reg_164[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(23),
      O => \sub_reg_164[24]_i_3_n_7\
    );
\sub_reg_164[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(22),
      O => \sub_reg_164[24]_i_4_n_7\
    );
\sub_reg_164[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(21),
      O => \sub_reg_164[24]_i_5_n_7\
    );
\sub_reg_164[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(28),
      O => \sub_reg_164[28]_i_2_n_7\
    );
\sub_reg_164[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(27),
      O => \sub_reg_164[28]_i_3_n_7\
    );
\sub_reg_164[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(26),
      O => \sub_reg_164[28]_i_4_n_7\
    );
\sub_reg_164[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(25),
      O => \sub_reg_164[28]_i_5_n_7\
    );
\sub_reg_164[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(31),
      O => \sub_reg_164[31]_i_3_n_7\
    );
\sub_reg_164[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(30),
      O => \sub_reg_164[31]_i_4_n_7\
    );
\sub_reg_164[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgOutput_cols_channel_dout(29),
      O => \sub_reg_164[31]_i_5_n_7\
    );
\sub_reg_164[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \sub_reg_164[4]_i_2_n_7\
    );
\sub_reg_164[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \sub_reg_164[4]_i_3_n_7\
    );
\sub_reg_164[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sub_reg_164[4]_i_4_n_7\
    );
\sub_reg_164[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sub_reg_164[4]_i_5_n_7\
    );
\sub_reg_164[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \sub_reg_164[8]_i_2_n_7\
    );
\sub_reg_164[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \sub_reg_164[8]_i_3_n_7\
    );
\sub_reg_164[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \sub_reg_164[8]_i_4_n_7\
    );
\sub_reg_164[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \sub_reg_164[8]_i_5_n_7\
    );
\sub_reg_164_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[8]_i_1_n_7\,
      CO(3) => \sub_reg_164_reg[12]_i_1_n_7\,
      CO(2) => \sub_reg_164_reg[12]_i_1_n_8\,
      CO(1) => \sub_reg_164_reg[12]_i_1_n_9\,
      CO(0) => \sub_reg_164_reg[12]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => imgOutput_cols_channel_dout(12),
      DI(2 downto 0) => \^out\(11 downto 9),
      O(3 downto 0) => D(12 downto 9),
      S(3) => \sub_reg_164[12]_i_2_n_7\,
      S(2) => \sub_reg_164[12]_i_3_n_7\,
      S(1) => \sub_reg_164[12]_i_4_n_7\,
      S(0) => \sub_reg_164[12]_i_5_n_7\
    );
\sub_reg_164_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[12]_i_1_n_7\,
      CO(3) => \sub_reg_164_reg[16]_i_1_n_7\,
      CO(2) => \sub_reg_164_reg[16]_i_1_n_8\,
      CO(1) => \sub_reg_164_reg[16]_i_1_n_9\,
      CO(0) => \sub_reg_164_reg[16]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => imgOutput_cols_channel_dout(16 downto 13),
      O(3 downto 0) => D(16 downto 13),
      S(3) => \sub_reg_164[16]_i_2_n_7\,
      S(2) => \sub_reg_164[16]_i_3_n_7\,
      S(1) => \sub_reg_164[16]_i_4_n_7\,
      S(0) => \sub_reg_164[16]_i_5_n_7\
    );
\sub_reg_164_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[16]_i_1_n_7\,
      CO(3) => \sub_reg_164_reg[20]_i_1_n_7\,
      CO(2) => \sub_reg_164_reg[20]_i_1_n_8\,
      CO(1) => \sub_reg_164_reg[20]_i_1_n_9\,
      CO(0) => \sub_reg_164_reg[20]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => imgOutput_cols_channel_dout(20 downto 17),
      O(3 downto 0) => D(20 downto 17),
      S(3) => \sub_reg_164[20]_i_2_n_7\,
      S(2) => \sub_reg_164[20]_i_3_n_7\,
      S(1) => \sub_reg_164[20]_i_4_n_7\,
      S(0) => \sub_reg_164[20]_i_5_n_7\
    );
\sub_reg_164_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[20]_i_1_n_7\,
      CO(3) => \sub_reg_164_reg[24]_i_1_n_7\,
      CO(2) => \sub_reg_164_reg[24]_i_1_n_8\,
      CO(1) => \sub_reg_164_reg[24]_i_1_n_9\,
      CO(0) => \sub_reg_164_reg[24]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => imgOutput_cols_channel_dout(24 downto 21),
      O(3 downto 0) => D(24 downto 21),
      S(3) => \sub_reg_164[24]_i_2_n_7\,
      S(2) => \sub_reg_164[24]_i_3_n_7\,
      S(1) => \sub_reg_164[24]_i_4_n_7\,
      S(0) => \sub_reg_164[24]_i_5_n_7\
    );
\sub_reg_164_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[24]_i_1_n_7\,
      CO(3) => \sub_reg_164_reg[28]_i_1_n_7\,
      CO(2) => \sub_reg_164_reg[28]_i_1_n_8\,
      CO(1) => \sub_reg_164_reg[28]_i_1_n_9\,
      CO(0) => \sub_reg_164_reg[28]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => imgOutput_cols_channel_dout(28 downto 25),
      O(3 downto 0) => D(28 downto 25),
      S(3) => \sub_reg_164[28]_i_2_n_7\,
      S(2) => \sub_reg_164[28]_i_3_n_7\,
      S(1) => \sub_reg_164[28]_i_4_n_7\,
      S(0) => \sub_reg_164[28]_i_5_n_7\
    );
\sub_reg_164_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[28]_i_1_n_7\,
      CO(3 downto 2) => \NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_reg_164_reg[31]_i_2_n_9\,
      CO(0) => \sub_reg_164_reg[31]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => imgOutput_cols_channel_dout(30 downto 29),
      O(3) => \NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(31 downto 29),
      S(3) => '0',
      S(2) => \sub_reg_164[31]_i_3_n_7\,
      S(1) => \sub_reg_164[31]_i_4_n_7\,
      S(0) => \sub_reg_164[31]_i_5_n_7\
    );
\sub_reg_164_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_reg_164_reg[4]_i_1_n_7\,
      CO(2) => \sub_reg_164_reg[4]_i_1_n_8\,
      CO(1) => \sub_reg_164_reg[4]_i_1_n_9\,
      CO(0) => \sub_reg_164_reg[4]_i_1_n_10\,
      CYINIT => \^out\(0),
      DI(3 downto 0) => \^out\(4 downto 1),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \sub_reg_164[4]_i_2_n_7\,
      S(2) => \sub_reg_164[4]_i_3_n_7\,
      S(1) => \sub_reg_164[4]_i_4_n_7\,
      S(0) => \sub_reg_164[4]_i_5_n_7\
    );
\sub_reg_164_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_164_reg[4]_i_1_n_7\,
      CO(3) => \sub_reg_164_reg[8]_i_1_n_7\,
      CO(2) => \sub_reg_164_reg[8]_i_1_n_8\,
      CO(1) => \sub_reg_164_reg[8]_i_1_n_9\,
      CO(0) => \sub_reg_164_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \^out\(8 downto 5),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \sub_reg_164[8]_i_2_n_7\,
      S(2) => \sub_reg_164[8]_i_3_n_7\,
      S(1) => \sub_reg_164[8]_i_4_n_7\,
      S(0) => \sub_reg_164[8]_i_5_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair204";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_74_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sub_reg_164_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    imgOutput_rows_channel_empty_n : in STD_LOGIC;
    imgOutput_cols_channel_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    \j_fu_74_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln95_fu_163_p2_carry : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln95_fu_163_p2_carry_0 : in STD_LOGIC;
    icmp_ln95_fu_163_p2_carry_1 : in STD_LOGIC;
    icmp_ln95_fu_163_p2_carry_2 : in STD_LOGIC;
    icmp_ln95_fu_163_p2_carry_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[1]_i_2__0_n_7\ : STD_LOGIC;
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_fu_74_reg[11]_i_3_n_10\ : STD_LOGIC;
  signal \j_fu_74_reg[11]_i_3_n_9\ : STD_LOGIC;
  signal \j_fu_74_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_74_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_74_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_fu_74_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_fu_74_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_74_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_74_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_fu_74_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_j_fu_74_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_fu_74_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_fu_74_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_74_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_74_reg[8]_i_1\ : label is 35;
begin
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => Q(0),
      I1 => imgOutput_rows_channel_empty_n,
      I2 => imgOutput_cols_channel_empty_n,
      I3 => \ap_CS_fsm[1]_i_2__0_n_7\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF08000D000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => CO(0),
      I3 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => Q(1),
      I5 => \^ap_done_cache\,
      O => \ap_CS_fsm[1]_i_2__0_n_7\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_reg_1,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\icmp_ln90_fu_151_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \j_fu_74_reg[11]\(10),
      I1 => \out\(10),
      I2 => \j_fu_74_reg[11]\(11),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(11),
      O => \j_fu_74_reg[10]\(1)
    );
\icmp_ln90_fu_151_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_74_reg[11]\(8),
      I1 => \out\(8),
      I2 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(9),
      I5 => \j_fu_74_reg[11]\(9),
      O => \j_fu_74_reg[10]\(0)
    );
\icmp_ln90_fu_151_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      I2 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_74_reg[11]\(10),
      I5 => \j_fu_74_reg[11]\(11),
      O => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(1)
    );
\icmp_ln90_fu_151_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(8),
      I1 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(9),
      I4 => \j_fu_74_reg[11]\(9),
      I5 => \j_fu_74_reg[11]\(8),
      O => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(0)
    );
icmp_ln90_fu_151_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_74_reg[11]\(6),
      I1 => \out\(6),
      I2 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(7),
      I5 => \j_fu_74_reg[11]\(7),
      O => DI(3)
    );
icmp_ln90_fu_151_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \j_fu_74_reg[11]\(4),
      I1 => \out\(4),
      I2 => \j_fu_74_reg[11]\(5),
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I5 => \out\(5),
      O => DI(2)
    );
icmp_ln90_fu_151_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_74_reg[11]\(2),
      I1 => \out\(2),
      I2 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(3),
      I5 => \j_fu_74_reg[11]\(3),
      O => DI(1)
    );
icmp_ln90_fu_151_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444C000FFFFC444"
    )
        port map (
      I0 => \j_fu_74_reg[11]\(0),
      I1 => \out\(0),
      I2 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \out\(1),
      I5 => \j_fu_74_reg[11]\(1),
      O => DI(0)
    );
icmp_ln90_fu_151_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(6),
      I1 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(7),
      I4 => \j_fu_74_reg[11]\(7),
      I5 => \j_fu_74_reg[11]\(6),
      O => S(3)
    );
icmp_ln90_fu_151_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1888144412221111"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      I2 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \j_fu_74_reg[11]\(4),
      I5 => \j_fu_74_reg[11]\(5),
      O => S(2)
    );
icmp_ln90_fu_151_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(2),
      I1 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(3),
      I4 => \j_fu_74_reg[11]\(3),
      I5 => \j_fu_74_reg[11]\(2),
      O => S(1)
    );
icmp_ln90_fu_151_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A40006A15400055"
    )
        port map (
      I0 => \out\(0),
      I1 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \out\(1),
      I4 => \j_fu_74_reg[11]\(1),
      I5 => \j_fu_74_reg[11]\(0),
      O => S(0)
    );
icmp_ln95_fu_163_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln95_fu_163_p2_carry(10),
      I1 => icmp_ln95_fu_163_p2_carry(9),
      I2 => icmp_ln95_fu_163_p2_carry(11),
      I3 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln95_fu_163_p2_carry_3,
      O => \sub_reg_164_reg[10]\(3)
    );
icmp_ln95_fu_163_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln95_fu_163_p2_carry(7),
      I1 => icmp_ln95_fu_163_p2_carry(6),
      I2 => icmp_ln95_fu_163_p2_carry(8),
      I3 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln95_fu_163_p2_carry_2,
      O => \sub_reg_164_reg[10]\(2)
    );
icmp_ln95_fu_163_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln95_fu_163_p2_carry(4),
      I1 => icmp_ln95_fu_163_p2_carry(3),
      I2 => icmp_ln95_fu_163_p2_carry(5),
      I3 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln95_fu_163_p2_carry_1,
      O => \sub_reg_164_reg[10]\(1)
    );
icmp_ln95_fu_163_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => icmp_ln95_fu_163_p2_carry(1),
      I1 => icmp_ln95_fu_163_p2_carry(0),
      I2 => icmp_ln95_fu_163_p2_carry(2),
      I3 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln95_fu_163_p2_carry_0,
      O => \sub_reg_164_reg[10]\(0)
    );
\j_fu_74[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \j_fu_74_reg[11]\(0),
      O => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(0)
    );
\j_fu_74[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(11),
      O => p_0_in(11)
    );
\j_fu_74[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(10),
      O => p_0_in(10)
    );
\j_fu_74[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(9),
      O => p_0_in(9)
    );
\j_fu_74[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(0),
      O => p_0_in(0)
    );
\j_fu_74[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(4),
      O => p_0_in(4)
    );
\j_fu_74[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(3),
      O => p_0_in(3)
    );
\j_fu_74[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(2),
      O => p_0_in(2)
    );
\j_fu_74[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(1),
      O => p_0_in(1)
    );
\j_fu_74[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(8),
      O => p_0_in(8)
    );
\j_fu_74[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(7),
      O => p_0_in(7)
    );
\j_fu_74[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(6),
      O => p_0_in(6)
    );
\j_fu_74[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \j_fu_74_reg[11]\(5),
      O => p_0_in(5)
    );
\j_fu_74_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_74_reg[8]_i_1_n_7\,
      CO(3 downto 2) => \NLW_j_fu_74_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_fu_74_reg[11]_i_3_n_9\,
      CO(0) => \j_fu_74_reg[11]_i_3_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_fu_74_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => p_0_in(11 downto 9)
    );
\j_fu_74_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_fu_74_reg[4]_i_1_n_7\,
      CO(2) => \j_fu_74_reg[4]_i_1_n_8\,
      CO(1) => \j_fu_74_reg[4]_i_1_n_9\,
      CO(0) => \j_fu_74_reg[4]_i_1_n_10\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\j_fu_74_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_74_reg[4]_i_1_n_7\,
      CO(3) => \j_fu_74_reg[8]_i_1_n_7\,
      CO(2) => \j_fu_74_reg[8]_i_1_n_8\,
      CO(1) => \j_fu_74_reg[8]_i_1_n_9\,
      CO(0) => \j_fu_74_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \j_fu_132_reg[14]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter11_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln637_fu_465_p2 : out STD_LOGIC;
    \src_kernel_win_11_reg_956_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_3_load_reg_642_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    and_ln794_fu_501_p2 : out STD_LOGIC;
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \widthloop_reg_618_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \img_width_reg_525_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \img_width_reg_525_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \img_width_reg_525_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \img_width_reg_525_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ImagLocx_reg_896_reg[15]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_9060 : out STD_LOGIC;
    \brmerge31_reg_708_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter10_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_4_fu_144_reg[23]\ : in STD_LOGIC;
    icmp_ln765_reg_910_pp0_iter2_reg : in STD_LOGIC;
    and_ln637_reg_901_pp0_iter2_reg : in STD_LOGIC;
    tmp_3_reg_906_pp0_iter2_reg : in STD_LOGIC;
    ap_NS_fsm11_out : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter11 : in STD_LOGIC;
    and_ln794_reg_915_pp0_iter10_reg : in STD_LOGIC;
    imgOutput_data_full_n : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    brmerge31_reg_708 : in STD_LOGIC;
    and_ln637_reg_901 : in STD_LOGIC;
    icmp_ln709_reg_892 : in STD_LOGIC;
    \and_ln637_reg_901_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_kernel_win_11_reg_956 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_1_fu_136_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_2_fu_140_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_kernel_win_10_reg_948 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_2_fu_140_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[8]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[9]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[10]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[11]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[12]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[13]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[14]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[15]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[16]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[17]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[18]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[19]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[20]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[21]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[22]\ : in STD_LOGIC;
    \src_kernel_win_2_fu_140_reg[23]_0\ : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    tmp_2_reg_919_pp0_iter2_reg : in STD_LOGIC;
    \src_kernel_win_4_fu_144_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_1_fu_136_reg[23]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_4_fu_144_reg[23]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln709_reg_892_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    cmp1_i18_reg_676 : in STD_LOGIC;
    tmp_5_reg_703 : in STD_LOGIC;
    cmp220_1_reg_692 : in STD_LOGIC;
    rev_reg_713 : in STD_LOGIC;
    empty_35_reg_697 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln709_fu_423_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmp245_reg_659 : in STD_LOGIC;
    \icmp_ln637_fu_459_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln765_reg_910 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_10 : entity is "Filter2d_accel_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_10 is
  signal \ImagLocx_reg_896[11]_i_6_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[11]_i_7_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[11]_i_8_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[11]_i_9_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[15]_i_3_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[15]_i_4_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[15]_i_5_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[15]_i_6_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[4]_i_4_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[4]_i_6_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[4]_i_7_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[4]_i_8_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[4]_i_9_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[8]_i_6_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[8]_i_7_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[8]_i_8_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896[8]_i_9_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ImagLocx_reg_896_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \and_ln794_reg_915[0]_i_2_n_7\ : STD_LOGIC;
  signal \and_ln794_reg_915[0]_i_6_n_7\ : STD_LOGIC;
  signal \and_ln794_reg_915[0]_i_7_n_7\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_7\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter11_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_7\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \j_fu_132[12]_i_2_n_7\ : STD_LOGIC;
  signal \j_fu_132[12]_i_3_n_7\ : STD_LOGIC;
  signal \j_fu_132[12]_i_4_n_7\ : STD_LOGIC;
  signal \j_fu_132[12]_i_5_n_7\ : STD_LOGIC;
  signal \j_fu_132[15]_i_4_n_7\ : STD_LOGIC;
  signal \j_fu_132[15]_i_5_n_7\ : STD_LOGIC;
  signal \j_fu_132[15]_i_6_n_7\ : STD_LOGIC;
  signal \j_fu_132[4]_i_3_n_7\ : STD_LOGIC;
  signal \j_fu_132[4]_i_4_n_7\ : STD_LOGIC;
  signal \j_fu_132[4]_i_5_n_7\ : STD_LOGIC;
  signal \j_fu_132[4]_i_6_n_7\ : STD_LOGIC;
  signal \j_fu_132[8]_i_2_n_7\ : STD_LOGIC;
  signal \j_fu_132[8]_i_3_n_7\ : STD_LOGIC;
  signal \j_fu_132[8]_i_4_n_7\ : STD_LOGIC;
  signal \j_fu_132[8]_i_5_n_7\ : STD_LOGIC;
  signal \j_fu_132_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_132_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_132_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \j_fu_132_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \^j_fu_132_reg[14]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_fu_132_reg[15]_i_3_n_10\ : STD_LOGIC;
  signal \j_fu_132_reg[15]_i_3_n_9\ : STD_LOGIC;
  signal \j_fu_132_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_132_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_132_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_fu_132_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_fu_132_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_fu_132_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_fu_132_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_fu_132_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal ram_reg_0_i_25_n_7 : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[0]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[10]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[11]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[12]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[13]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[14]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[15]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[16]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[17]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[18]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[19]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[1]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[20]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[21]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[22]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[23]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[23]_i_3_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[23]_i_4_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[2]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[3]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[4]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[5]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[6]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[7]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[8]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136[9]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[23]_i_3_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[23]_i_4_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[0]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[10]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[11]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[12]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[13]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[14]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[15]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[16]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[17]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[18]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[19]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[1]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[20]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[21]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[22]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[23]_i_3_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[23]_i_5_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[23]_i_6_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[23]_i_7_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[23]_i_8_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[2]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[3]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[4]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[5]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[6]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[7]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[8]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[9]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_ImagLocx_reg_896_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ImagLocx_reg_896_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_fu_132_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_fu_132_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ImagLocx_reg_896_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ImagLocx_reg_896_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ImagLocx_reg_896_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ImagLocx_reg_896_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln637_reg_901[0]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \and_ln794_reg_915[0]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \and_ln794_reg_915[0]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \and_ln794_reg_915[0]_i_5\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \j_fu_132[15]_i_1\ : label is "soft_lutpair124";
  attribute ADDER_THRESHOLD of \j_fu_132_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_132_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_132_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_fu_132_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_3_reg_906[0]_i_1\ : label is "soft_lutpair123";
begin
  ap_enable_reg_pp0_iter11_reg <= \^ap_enable_reg_pp0_iter11_reg\;
  \j_fu_132_reg[14]\(11 downto 0) <= \^j_fu_132_reg[14]\(11 downto 0);
\ImagLocx_reg_896[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(12)
    );
\ImagLocx_reg_896[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(11)
    );
\ImagLocx_reg_896[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(10)
    );
\ImagLocx_reg_896[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(9)
    );
\ImagLocx_reg_896[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(12),
      O => \ImagLocx_reg_896[11]_i_6_n_7\
    );
\ImagLocx_reg_896[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(11),
      O => \ImagLocx_reg_896[11]_i_7_n_7\
    );
\ImagLocx_reg_896[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(10),
      O => \ImagLocx_reg_896[11]_i_8_n_7\
    );
\ImagLocx_reg_896[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(9),
      O => \ImagLocx_reg_896[11]_i_9_n_7\
    );
\ImagLocx_reg_896[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(14)
    );
\ImagLocx_reg_896[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \ImagLocx_reg_896[15]_i_3_n_7\
    );
\ImagLocx_reg_896[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(15),
      O => \ImagLocx_reg_896[15]_i_4_n_7\
    );
\ImagLocx_reg_896[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(14),
      O => \ImagLocx_reg_896[15]_i_5_n_7\
    );
\ImagLocx_reg_896[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(13),
      O => \ImagLocx_reg_896[15]_i_6_n_7\
    );
\ImagLocx_reg_896[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(4)
    );
\ImagLocx_reg_896[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(3)
    );
\ImagLocx_reg_896[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \ImagLocx_reg_896[4]_i_4_n_7\
    );
\ImagLocx_reg_896[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(1)
    );
\ImagLocx_reg_896[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(4),
      O => \ImagLocx_reg_896[4]_i_6_n_7\
    );
\ImagLocx_reg_896[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(3),
      O => \ImagLocx_reg_896[4]_i_7_n_7\
    );
\ImagLocx_reg_896[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(2),
      O => \ImagLocx_reg_896[4]_i_8_n_7\
    );
\ImagLocx_reg_896[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(1),
      O => \ImagLocx_reg_896[4]_i_9_n_7\
    );
\ImagLocx_reg_896[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(8)
    );
\ImagLocx_reg_896[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(7)
    );
\ImagLocx_reg_896[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(6)
    );
\ImagLocx_reg_896[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(5)
    );
\ImagLocx_reg_896[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(8),
      O => \ImagLocx_reg_896[8]_i_6_n_7\
    );
\ImagLocx_reg_896[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(7),
      O => \ImagLocx_reg_896[8]_i_7_n_7\
    );
\ImagLocx_reg_896[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(6),
      O => \ImagLocx_reg_896[8]_i_8_n_7\
    );
\ImagLocx_reg_896[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(5),
      O => \ImagLocx_reg_896[8]_i_9_n_7\
    );
\ImagLocx_reg_896_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImagLocx_reg_896_reg[8]_i_1_n_7\,
      CO(3) => \ImagLocx_reg_896_reg[11]_i_1_n_7\,
      CO(2) => \ImagLocx_reg_896_reg[11]_i_1_n_8\,
      CO(1) => \ImagLocx_reg_896_reg[11]_i_1_n_9\,
      CO(0) => \ImagLocx_reg_896_reg[11]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_sig_allocacmp_j_3(12 downto 9),
      O(3) => \ImagLocx_reg_896_reg[11]_i_1_n_11\,
      O(2 downto 0) => \^j_fu_132_reg[14]\(10 downto 8),
      S(3) => \ImagLocx_reg_896[11]_i_6_n_7\,
      S(2) => \ImagLocx_reg_896[11]_i_7_n_7\,
      S(1) => \ImagLocx_reg_896[11]_i_8_n_7\,
      S(0) => \ImagLocx_reg_896[11]_i_9_n_7\
    );
\ImagLocx_reg_896_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImagLocx_reg_896_reg[11]_i_1_n_7\,
      CO(3 downto 2) => \NLW_ImagLocx_reg_896_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ImagLocx_reg_896_reg[15]_i_1_n_9\,
      CO(0) => \ImagLocx_reg_896_reg[15]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ap_sig_allocacmp_j_3(14),
      DI(0) => \ImagLocx_reg_896[15]_i_3_n_7\,
      O(3) => \NLW_ImagLocx_reg_896_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2) => \^j_fu_132_reg[14]\(11),
      O(1) => \ImagLocx_reg_896_reg[15]_i_1_n_13\,
      O(0) => \ImagLocx_reg_896_reg[15]_i_1_n_14\,
      S(3) => '0',
      S(2) => \ImagLocx_reg_896[15]_i_4_n_7\,
      S(1) => \ImagLocx_reg_896[15]_i_5_n_7\,
      S(0) => \ImagLocx_reg_896[15]_i_6_n_7\
    );
\ImagLocx_reg_896_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ImagLocx_reg_896_reg[4]_i_1_n_7\,
      CO(2) => \ImagLocx_reg_896_reg[4]_i_1_n_8\,
      CO(1) => \ImagLocx_reg_896_reg[4]_i_1_n_9\,
      CO(0) => \ImagLocx_reg_896_reg[4]_i_1_n_10\,
      CYINIT => ap_sig_allocacmp_j_3(0),
      DI(3 downto 2) => ap_sig_allocacmp_j_3(4 downto 3),
      DI(1) => \ImagLocx_reg_896[4]_i_4_n_7\,
      DI(0) => ap_sig_allocacmp_j_3(1),
      O(3 downto 0) => \^j_fu_132_reg[14]\(3 downto 0),
      S(3) => \ImagLocx_reg_896[4]_i_6_n_7\,
      S(2) => \ImagLocx_reg_896[4]_i_7_n_7\,
      S(1) => \ImagLocx_reg_896[4]_i_8_n_7\,
      S(0) => \ImagLocx_reg_896[4]_i_9_n_7\
    );
\ImagLocx_reg_896_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ImagLocx_reg_896_reg[4]_i_1_n_7\,
      CO(3) => \ImagLocx_reg_896_reg[8]_i_1_n_7\,
      CO(2) => \ImagLocx_reg_896_reg[8]_i_1_n_8\,
      CO(1) => \ImagLocx_reg_896_reg[8]_i_1_n_9\,
      CO(0) => \ImagLocx_reg_896_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_sig_allocacmp_j_3(8 downto 5),
      O(3 downto 0) => \^j_fu_132_reg[14]\(7 downto 4),
      S(3) => \ImagLocx_reg_896[8]_i_6_n_7\,
      S(2) => \ImagLocx_reg_896[8]_i_7_n_7\,
      S(1) => \ImagLocx_reg_896[8]_i_8_n_7\,
      S(0) => \ImagLocx_reg_896[8]_i_9_n_7\
    );
\and_ln637_reg_901[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \and_ln637_reg_901_reg[0]\(0),
      I1 => \^j_fu_132_reg[14]\(11),
      O => and_ln637_fu_465_p2
    );
\and_ln794_reg_915[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => cmp245_reg_659,
      I1 => \and_ln794_reg_915[0]_i_2_n_7\,
      I2 => ap_sig_allocacmp_j_3(15),
      I3 => ap_sig_allocacmp_j_3(2),
      I4 => ap_sig_allocacmp_j_3(13),
      I5 => \and_ln794_reg_915[0]_i_6_n_7\,
      O => and_ln794_fu_501_p2
    );
\and_ln794_reg_915[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(8),
      I1 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I2 => Q(5),
      I3 => Q(10),
      I4 => Q(7),
      I5 => \and_ln794_reg_915[0]_i_7_n_7\,
      O => \and_ln794_reg_915[0]_i_2_n_7\
    );
\and_ln794_reg_915[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(15)
    );
\and_ln794_reg_915[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(2)
    );
\and_ln794_reg_915[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(13)
    );
\and_ln794_reg_915[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(12),
      I2 => Q(11),
      I3 => ap_loop_init_int,
      I4 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I5 => Q(14),
      O => \and_ln794_reg_915[0]_i_6_n_7\
    );
\and_ln794_reg_915[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(1),
      I3 => ap_loop_init_int,
      I4 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I5 => Q(4),
      O => \and_ln794_reg_915[0]_i_7_n_7\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => \^ap_enable_reg_pp0_iter11_reg\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \^ap_enable_reg_pp0_iter11_reg\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => \^ap_enable_reg_pp0_iter11_reg\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_7\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_7\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^ap_enable_reg_pp0_iter11_reg\,
      I4 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \ap_loop_init_int_i_1__0_n_7\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_7\,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln637_fu_459_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln637_fu_459_p2_carry__0\(14),
      I1 => \ImagLocx_reg_896_reg[15]_i_1_n_13\,
      I2 => \^j_fu_132_reg[14]\(11),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(15),
      O => \img_width_reg_525_reg[14]_0\(3)
    );
\icmp_ln637_fu_459_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln637_fu_459_p2_carry__0\(12),
      I1 => \ImagLocx_reg_896_reg[11]_i_1_n_11\,
      I2 => \ImagLocx_reg_896_reg[15]_i_1_n_14\,
      I3 => \icmp_ln637_fu_459_p2_carry__0\(13),
      O => \img_width_reg_525_reg[14]_0\(2)
    );
\icmp_ln637_fu_459_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln637_fu_459_p2_carry__0\(10),
      I1 => \^j_fu_132_reg[14]\(9),
      I2 => \^j_fu_132_reg[14]\(10),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(11),
      O => \img_width_reg_525_reg[14]_0\(1)
    );
\icmp_ln637_fu_459_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln637_fu_459_p2_carry__0\(8),
      I1 => \^j_fu_132_reg[14]\(7),
      I2 => \^j_fu_132_reg[14]\(8),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(9),
      O => \img_width_reg_525_reg[14]_0\(0)
    );
\icmp_ln637_fu_459_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ImagLocx_reg_896_reg[15]_i_1_n_13\,
      I1 => \icmp_ln637_fu_459_p2_carry__0\(14),
      I2 => \^j_fu_132_reg[14]\(11),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(15),
      O => \img_width_reg_525_reg[14]\(3)
    );
\icmp_ln637_fu_459_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ImagLocx_reg_896_reg[11]_i_1_n_11\,
      I1 => \icmp_ln637_fu_459_p2_carry__0\(12),
      I2 => \ImagLocx_reg_896_reg[15]_i_1_n_14\,
      I3 => \icmp_ln637_fu_459_p2_carry__0\(13),
      O => \img_width_reg_525_reg[14]\(2)
    );
\icmp_ln637_fu_459_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^j_fu_132_reg[14]\(9),
      I1 => \icmp_ln637_fu_459_p2_carry__0\(10),
      I2 => \^j_fu_132_reg[14]\(10),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(11),
      O => \img_width_reg_525_reg[14]\(1)
    );
\icmp_ln637_fu_459_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^j_fu_132_reg[14]\(7),
      I1 => \icmp_ln637_fu_459_p2_carry__0\(8),
      I2 => \^j_fu_132_reg[14]\(8),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(9),
      O => \img_width_reg_525_reg[14]\(0)
    );
\icmp_ln637_fu_459_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^j_fu_132_reg[14]\(11),
      O => \ImagLocx_reg_896_reg[15]_i_1_0\(0)
    );
icmp_ln637_fu_459_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln637_fu_459_p2_carry__0\(6),
      I1 => \^j_fu_132_reg[14]\(5),
      I2 => \^j_fu_132_reg[14]\(6),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(7),
      O => \img_width_reg_525_reg[6]\(3)
    );
icmp_ln637_fu_459_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln637_fu_459_p2_carry__0\(4),
      I1 => \^j_fu_132_reg[14]\(3),
      I2 => \^j_fu_132_reg[14]\(4),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(5),
      O => \img_width_reg_525_reg[6]\(2)
    );
icmp_ln637_fu_459_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \icmp_ln637_fu_459_p2_carry__0\(2),
      I1 => \^j_fu_132_reg[14]\(1),
      I2 => \^j_fu_132_reg[14]\(2),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(3),
      O => \img_width_reg_525_reg[6]\(1)
    );
icmp_ln637_fu_459_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C8E0C8E0C8E0C"
    )
        port map (
      I0 => \icmp_ln637_fu_459_p2_carry__0\(0),
      I1 => \icmp_ln637_fu_459_p2_carry__0\(1),
      I2 => \^j_fu_132_reg[14]\(0),
      I3 => Q(0),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \img_width_reg_525_reg[6]\(0)
    );
icmp_ln637_fu_459_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^j_fu_132_reg[14]\(5),
      I1 => \icmp_ln637_fu_459_p2_carry__0\(6),
      I2 => \^j_fu_132_reg[14]\(6),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(7),
      O => \img_width_reg_525_reg[6]_0\(3)
    );
icmp_ln637_fu_459_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^j_fu_132_reg[14]\(3),
      I1 => \icmp_ln637_fu_459_p2_carry__0\(4),
      I2 => \^j_fu_132_reg[14]\(4),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(5),
      O => \img_width_reg_525_reg[6]_0\(2)
    );
icmp_ln637_fu_459_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^j_fu_132_reg[14]\(1),
      I1 => \icmp_ln637_fu_459_p2_carry__0\(2),
      I2 => \^j_fu_132_reg[14]\(2),
      I3 => \icmp_ln637_fu_459_p2_carry__0\(3),
      O => \img_width_reg_525_reg[6]_0\(1)
    );
icmp_ln637_fu_459_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D52A00000000D52A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I3 => \icmp_ln637_fu_459_p2_carry__0\(0),
      I4 => \icmp_ln637_fu_459_p2_carry__0\(1),
      I5 => \^j_fu_132_reg[14]\(0),
      O => \img_width_reg_525_reg[6]_0\(0)
    );
\icmp_ln709_fu_423_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln709_fu_423_p2_carry__0\(14),
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(14),
      I4 => Q(15),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(15),
      O => \widthloop_reg_618_reg[14]\(3)
    );
\icmp_ln709_fu_423_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln709_fu_423_p2_carry__0\(12),
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(12),
      I4 => Q(13),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(13),
      O => \widthloop_reg_618_reg[14]\(2)
    );
\icmp_ln709_fu_423_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln709_fu_423_p2_carry__0\(11),
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(11),
      I4 => \icmp_ln709_fu_423_p2_carry__0\(10),
      I5 => Q(10),
      O => \widthloop_reg_618_reg[14]\(1)
    );
\icmp_ln709_fu_423_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln709_fu_423_p2_carry__0\(8),
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(8),
      I4 => Q(9),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(9),
      O => \widthloop_reg_618_reg[14]\(0)
    );
\icmp_ln709_fu_423_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(14),
      I3 => \icmp_ln709_fu_423_p2_carry__0\(14),
      I4 => Q(15),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(15),
      O => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg(3)
    );
\icmp_ln709_fu_423_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(12),
      I3 => \icmp_ln709_fu_423_p2_carry__0\(12),
      I4 => Q(13),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(13),
      O => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg(2)
    );
\icmp_ln709_fu_423_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(11),
      I1 => \icmp_ln709_fu_423_p2_carry__0\(11),
      I2 => Q(10),
      I3 => ap_loop_init_int,
      I4 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I5 => \icmp_ln709_fu_423_p2_carry__0\(10),
      O => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg(1)
    );
\icmp_ln709_fu_423_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(8),
      I3 => \icmp_ln709_fu_423_p2_carry__0\(8),
      I4 => Q(9),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(9),
      O => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg(0)
    );
icmp_ln709_fu_423_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln709_fu_423_p2_carry__0\(6),
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(6),
      I4 => Q(7),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(7),
      O => DI(3)
    );
icmp_ln709_fu_423_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln709_fu_423_p2_carry__0\(5),
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(5),
      I4 => \icmp_ln709_fu_423_p2_carry__0\(4),
      I5 => Q(4),
      O => DI(2)
    );
icmp_ln709_fu_423_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln709_fu_423_p2_carry__0\(2),
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(3),
      O => DI(1)
    );
icmp_ln709_fu_423_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln709_fu_423_p2_carry__0\(0),
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(1),
      O => DI(0)
    );
icmp_ln709_fu_423_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(6),
      I3 => \icmp_ln709_fu_423_p2_carry__0\(6),
      I4 => Q(7),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(7),
      O => S(3)
    );
icmp_ln709_fu_423_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(5),
      I1 => \icmp_ln709_fu_423_p2_carry__0\(5),
      I2 => Q(4),
      I3 => ap_loop_init_int,
      I4 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I5 => \icmp_ln709_fu_423_p2_carry__0\(4),
      O => S(2)
    );
icmp_ln709_fu_423_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(2),
      I3 => \icmp_ln709_fu_423_p2_carry__0\(2),
      I4 => Q(3),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(3),
      O => S(1)
    );
icmp_ln709_fu_423_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => \icmp_ln709_fu_423_p2_carry__0\(0),
      I4 => Q(1),
      I5 => \icmp_ln709_fu_423_p2_carry__0\(1),
      O => S(0)
    );
\icmp_ln765_reg_910[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000000"
    )
        port map (
      I0 => CO(0),
      I1 => \^ap_enable_reg_pp0_iter11_reg\,
      I2 => \and_ln637_reg_901_reg[0]\(0),
      I3 => brmerge31_reg_708,
      I4 => \^j_fu_132_reg[14]\(11),
      I5 => icmp_ln765_reg_910,
      O => \brmerge31_reg_708_reg[0]\
    );
\j_fu_132[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => D(0)
    );
\j_fu_132[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[12]_i_2_n_7\
    );
\j_fu_132[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[12]_i_3_n_7\
    );
\j_fu_132[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[12]_i_4_n_7\
    );
\j_fu_132[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[12]_i_5_n_7\
    );
\j_fu_132[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => CO(0),
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I3 => \^ap_enable_reg_pp0_iter11_reg\,
      O => SR(0)
    );
\j_fu_132[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[15]_i_4_n_7\
    );
\j_fu_132[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[15]_i_5_n_7\
    );
\j_fu_132[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[15]_i_6_n_7\
    );
\j_fu_132[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(0)
    );
\j_fu_132[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[4]_i_3_n_7\
    );
\j_fu_132[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[4]_i_4_n_7\
    );
\j_fu_132[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[4]_i_5_n_7\
    );
\j_fu_132[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[4]_i_6_n_7\
    );
\j_fu_132[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[8]_i_2_n_7\
    );
\j_fu_132[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[8]_i_3_n_7\
    );
\j_fu_132[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[8]_i_4_n_7\
    );
\j_fu_132[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \j_fu_132[8]_i_5_n_7\
    );
\j_fu_132_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_132_reg[8]_i_1_n_7\,
      CO(3) => \j_fu_132_reg[12]_i_1_n_7\,
      CO(2) => \j_fu_132_reg[12]_i_1_n_8\,
      CO(1) => \j_fu_132_reg[12]_i_1_n_9\,
      CO(0) => \j_fu_132_reg[12]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(12 downto 9),
      S(3) => \j_fu_132[12]_i_2_n_7\,
      S(2) => \j_fu_132[12]_i_3_n_7\,
      S(1) => \j_fu_132[12]_i_4_n_7\,
      S(0) => \j_fu_132[12]_i_5_n_7\
    );
\j_fu_132_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_132_reg[12]_i_1_n_7\,
      CO(3 downto 2) => \NLW_j_fu_132_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_fu_132_reg[15]_i_3_n_9\,
      CO(0) => \j_fu_132_reg[15]_i_3_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_fu_132_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => D(15 downto 13),
      S(3) => '0',
      S(2) => \j_fu_132[15]_i_4_n_7\,
      S(1) => \j_fu_132[15]_i_5_n_7\,
      S(0) => \j_fu_132[15]_i_6_n_7\
    );
\j_fu_132_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_fu_132_reg[4]_i_1_n_7\,
      CO(2) => \j_fu_132_reg[4]_i_1_n_8\,
      CO(1) => \j_fu_132_reg[4]_i_1_n_9\,
      CO(0) => \j_fu_132_reg[4]_i_1_n_10\,
      CYINIT => ap_sig_allocacmp_j_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(4 downto 1),
      S(3) => \j_fu_132[4]_i_3_n_7\,
      S(2) => \j_fu_132[4]_i_4_n_7\,
      S(1) => \j_fu_132[4]_i_5_n_7\,
      S(0) => \j_fu_132[4]_i_6_n_7\
    );
\j_fu_132_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_fu_132_reg[4]_i_1_n_7\,
      CO(3) => \j_fu_132_reg[8]_i_1_n_7\,
      CO(2) => \j_fu_132_reg[8]_i_1_n_8\,
      CO(1) => \j_fu_132_reg[8]_i_1_n_9\,
      CO(0) => \j_fu_132_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(8 downto 5),
      S(3) => \j_fu_132[8]_i_2_n_7\,
      S(2) => \j_fu_132[8]_i_3_n_7\,
      S(1) => \j_fu_132[8]_i_4_n_7\,
      S(0) => \j_fu_132[8]_i_5_n_7\
    );
ram_reg_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => and_ln794_reg_915_pp0_iter10_reg,
      I2 => imgOutput_data_full_n,
      I3 => ram_reg_0_i_25_n_7,
      I4 => imgInput_data_empty_n,
      O => \^ap_enable_reg_pp0_iter11_reg\
    );
ram_reg_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => brmerge31_reg_708,
      I2 => and_ln637_reg_901,
      I3 => icmp_ln709_reg_892,
      O => ram_reg_0_i_25_n_7
    );
\src_kernel_win_1_fu_136[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(0),
      I2 => \src_kernel_win_1_fu_136[0]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(0),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(0)
    );
\src_kernel_win_1_fu_136[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA8000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => src_kernel_win_10_reg_948(0),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(0),
      O => \src_kernel_win_1_fu_136[0]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(10),
      I2 => \src_kernel_win_1_fu_136[10]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(10),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(10)
    );
\src_kernel_win_1_fu_136[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(10),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(10),
      O => \src_kernel_win_1_fu_136[10]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(11),
      I2 => \src_kernel_win_1_fu_136[11]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(11),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(11)
    );
\src_kernel_win_1_fu_136[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(11),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(11),
      O => \src_kernel_win_1_fu_136[11]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(12),
      I2 => \src_kernel_win_1_fu_136[12]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(12),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(12)
    );
\src_kernel_win_1_fu_136[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(12),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(12),
      O => \src_kernel_win_1_fu_136[12]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(13),
      I2 => \src_kernel_win_1_fu_136[13]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(13),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(13)
    );
\src_kernel_win_1_fu_136[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA8000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => src_kernel_win_10_reg_948(13),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(13),
      O => \src_kernel_win_1_fu_136[13]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(14),
      I2 => \src_kernel_win_1_fu_136[14]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(14),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(14)
    );
\src_kernel_win_1_fu_136[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(14),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(14),
      O => \src_kernel_win_1_fu_136[14]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(15),
      I2 => \src_kernel_win_1_fu_136[15]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(15),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(15)
    );
\src_kernel_win_1_fu_136[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(15),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(15),
      O => \src_kernel_win_1_fu_136[15]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(16),
      I2 => \src_kernel_win_1_fu_136[16]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(16),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(16)
    );
\src_kernel_win_1_fu_136[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA8000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => src_kernel_win_10_reg_948(16),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(16),
      O => \src_kernel_win_1_fu_136[16]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(17),
      I2 => \src_kernel_win_1_fu_136[17]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(17),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(17)
    );
\src_kernel_win_1_fu_136[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(17),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(17),
      O => \src_kernel_win_1_fu_136[17]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(18),
      I2 => \src_kernel_win_1_fu_136[18]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(18),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(18)
    );
\src_kernel_win_1_fu_136[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(18),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(18),
      O => \src_kernel_win_1_fu_136[18]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(19),
      I2 => \src_kernel_win_1_fu_136[19]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(19),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(19)
    );
\src_kernel_win_1_fu_136[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA8000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => src_kernel_win_10_reg_948(19),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(19),
      O => \src_kernel_win_1_fu_136[19]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(1),
      I2 => \src_kernel_win_1_fu_136[1]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(1),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(1)
    );
\src_kernel_win_1_fu_136[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(1),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(1),
      O => \src_kernel_win_1_fu_136[1]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(20),
      I2 => \src_kernel_win_1_fu_136[20]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(20),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(20)
    );
\src_kernel_win_1_fu_136[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(20),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(20),
      O => \src_kernel_win_1_fu_136[20]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(21),
      I2 => \src_kernel_win_1_fu_136[21]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(21),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(21)
    );
\src_kernel_win_1_fu_136[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(21),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(21),
      O => \src_kernel_win_1_fu_136[21]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(22),
      I2 => \src_kernel_win_1_fu_136[22]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(22),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(22)
    );
\src_kernel_win_1_fu_136[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(22),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(22),
      O => \src_kernel_win_1_fu_136[22]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(23),
      I2 => \src_kernel_win_1_fu_136[23]_i_3_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(23),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(23)
    );
\src_kernel_win_1_fu_136[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      O => \src_kernel_win_1_fu_136[23]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA8000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => src_kernel_win_10_reg_948(23),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(23),
      O => \src_kernel_win_1_fu_136[23]_i_3_n_7\
    );
\src_kernel_win_1_fu_136[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A2A2A2A2A2A2A"
    )
        port map (
      I0 => cmp1_i18_reg_676,
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => brmerge31_reg_708,
      I4 => icmp_ln709_reg_892_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter3,
      O => \src_kernel_win_1_fu_136[23]_i_4_n_7\
    );
\src_kernel_win_1_fu_136[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(2),
      I2 => \src_kernel_win_1_fu_136[2]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(2),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(2)
    );
\src_kernel_win_1_fu_136[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA8000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => src_kernel_win_10_reg_948(2),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(2),
      O => \src_kernel_win_1_fu_136[2]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(3),
      I2 => \src_kernel_win_1_fu_136[3]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(3),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(3)
    );
\src_kernel_win_1_fu_136[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(3),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(3),
      O => \src_kernel_win_1_fu_136[3]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(4),
      I2 => \src_kernel_win_1_fu_136[4]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(4),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(4)
    );
\src_kernel_win_1_fu_136[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(4),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(4),
      O => \src_kernel_win_1_fu_136[4]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(5),
      I2 => \src_kernel_win_1_fu_136[5]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(5),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(5)
    );
\src_kernel_win_1_fu_136[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(5),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(5),
      O => \src_kernel_win_1_fu_136[5]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(6),
      I2 => \src_kernel_win_1_fu_136[6]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(6),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(6)
    );
\src_kernel_win_1_fu_136[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(6),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(6),
      O => \src_kernel_win_1_fu_136[6]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(7),
      I2 => \src_kernel_win_1_fu_136[7]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(7),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(7)
    );
\src_kernel_win_1_fu_136[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA8000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => src_kernel_win_10_reg_948(7),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(7),
      O => \src_kernel_win_1_fu_136[7]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(8),
      I2 => \src_kernel_win_1_fu_136[8]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(8),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(8)
    );
\src_kernel_win_1_fu_136[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AA8000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => src_kernel_win_10_reg_948(8),
      I2 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I3 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(8),
      O => \src_kernel_win_1_fu_136[8]_i_2_n_7\
    );
\src_kernel_win_1_fu_136[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_2_n_7\,
      I1 => src_kernel_win_11_reg_956(9),
      I2 => \src_kernel_win_1_fu_136[9]_i_2_n_7\,
      I3 => \src_kernel_win_1_fu_136_reg[23]\(9),
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_11_reg_956_reg[23]\(9)
    );
\src_kernel_win_1_fu_136[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2008000800080"
    )
        port map (
      I0 => \src_kernel_win_1_fu_136[23]_i_4_n_7\,
      I1 => \src_kernel_win_1_fu_136_reg[23]_0\(1),
      I2 => q1(9),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => \src_kernel_win_1_fu_136_reg[23]_0\(0),
      I5 => src_kernel_win_10_reg_948(9),
      O => \src_kernel_win_1_fu_136[9]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[0]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(0),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(0),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(0)
    );
\src_kernel_win_2_fu_140[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[10]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(10),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(10),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(10)
    );
\src_kernel_win_2_fu_140[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[11]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(11),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(11),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(11)
    );
\src_kernel_win_2_fu_140[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[12]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(12),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(12),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(12)
    );
\src_kernel_win_2_fu_140[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[13]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(13),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => src_kernel_win_10_reg_948(13),
      I5 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      O => \src_kernel_win_3_load_reg_642_reg[23]\(13)
    );
\src_kernel_win_2_fu_140[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[14]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I3 => src_kernel_win_10_reg_948(14),
      I4 => \src_kernel_win_2_fu_140_reg[23]\(14),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \src_kernel_win_3_load_reg_642_reg[23]\(14)
    );
\src_kernel_win_2_fu_140[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[15]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(15),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(15),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(15)
    );
\src_kernel_win_2_fu_140[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[16]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(16),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(16),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(16)
    );
\src_kernel_win_2_fu_140[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[17]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I3 => src_kernel_win_10_reg_948(17),
      I4 => \src_kernel_win_2_fu_140_reg[23]\(17),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \src_kernel_win_3_load_reg_642_reg[23]\(17)
    );
\src_kernel_win_2_fu_140[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[18]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(18),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(18),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(18)
    );
\src_kernel_win_2_fu_140[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[19]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(19),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(19),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(19)
    );
\src_kernel_win_2_fu_140[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[1]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(1),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(1),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(1)
    );
\src_kernel_win_2_fu_140[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[20]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(20),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(20),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(20)
    );
\src_kernel_win_2_fu_140[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[21]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(21),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(21),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(21)
    );
\src_kernel_win_2_fu_140[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[22]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(22),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(22),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(22)
    );
\src_kernel_win_2_fu_140[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[23]_0\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(23),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(23),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(23)
    );
\src_kernel_win_2_fu_140[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => tmp_5_reg_703,
      I1 => cmp220_1_reg_692,
      I2 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I3 => brmerge31_reg_708,
      I4 => icmp_ln709_reg_892_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter3,
      O => \src_kernel_win_2_fu_140[23]_i_3_n_7\
    );
\src_kernel_win_2_fu_140[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I2 => brmerge31_reg_708,
      I3 => icmp_ln709_reg_892_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => and_ln637_reg_901_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[23]_i_4_n_7\
    );
\src_kernel_win_2_fu_140[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[2]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(2),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => src_kernel_win_10_reg_948(2),
      I5 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      O => \src_kernel_win_3_load_reg_642_reg[23]\(2)
    );
\src_kernel_win_2_fu_140[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[3]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(3),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(3),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(3)
    );
\src_kernel_win_2_fu_140[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[4]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(4),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(4),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(4)
    );
\src_kernel_win_2_fu_140[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[5]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I3 => src_kernel_win_10_reg_948(5),
      I4 => \src_kernel_win_2_fu_140_reg[23]\(5),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \src_kernel_win_3_load_reg_642_reg[23]\(5)
    );
\src_kernel_win_2_fu_140[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[6]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(6),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(6),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(6)
    );
\src_kernel_win_2_fu_140[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[7]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(7),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(7),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(7)
    );
\src_kernel_win_2_fu_140[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[8]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(8),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(8),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(8)
    );
\src_kernel_win_2_fu_140[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140_reg[9]\,
      I1 => \src_kernel_win_2_fu_140[23]_i_3_n_7\,
      I2 => \src_kernel_win_2_fu_140_reg[23]\(9),
      I3 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      I4 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I5 => src_kernel_win_10_reg_948(9),
      O => \src_kernel_win_3_load_reg_642_reg[23]\(9)
    );
\src_kernel_win_4_fu_144[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF20FF20FF20"
    )
        port map (
      I0 => q1(0),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[0]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(0),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(0)
    );
\src_kernel_win_4_fu_144[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(0),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(0),
      O => \src_kernel_win_4_fu_144[0]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(10),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[10]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(10),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(10)
    );
\src_kernel_win_4_fu_144[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(10),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(10),
      O => \src_kernel_win_4_fu_144[10]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(11),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[11]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(11),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(11)
    );
\src_kernel_win_4_fu_144[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(11),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(11),
      O => \src_kernel_win_4_fu_144[11]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(12),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[12]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(12),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(12)
    );
\src_kernel_win_4_fu_144[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(12),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(12),
      O => \src_kernel_win_4_fu_144[12]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF20FF20FF20"
    )
        port map (
      I0 => q1(13),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[13]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(13),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(13)
    );
\src_kernel_win_4_fu_144[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(13),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(13),
      O => \src_kernel_win_4_fu_144[13]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(14),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[14]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(14),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(14)
    );
\src_kernel_win_4_fu_144[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(14),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(14),
      O => \src_kernel_win_4_fu_144[14]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(15),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[15]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(15),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(15)
    );
\src_kernel_win_4_fu_144[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(15),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(15),
      O => \src_kernel_win_4_fu_144[15]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF20FF20FF20"
    )
        port map (
      I0 => q1(16),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[16]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(16),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(16)
    );
\src_kernel_win_4_fu_144[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(16),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(16),
      O => \src_kernel_win_4_fu_144[16]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(17),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[17]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(17),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(17)
    );
\src_kernel_win_4_fu_144[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(17),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(17),
      O => \src_kernel_win_4_fu_144[17]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(18),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[18]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(18),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(18)
    );
\src_kernel_win_4_fu_144[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(18),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(18),
      O => \src_kernel_win_4_fu_144[18]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF20FF20FF20"
    )
        port map (
      I0 => q1(19),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[19]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(19),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(19)
    );
\src_kernel_win_4_fu_144[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(19),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(19),
      O => \src_kernel_win_4_fu_144[19]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(1),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[1]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(1),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(1)
    );
\src_kernel_win_4_fu_144[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(1),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(1),
      O => \src_kernel_win_4_fu_144[1]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(20),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[20]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(20),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(20)
    );
\src_kernel_win_4_fu_144[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(20),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(20),
      O => \src_kernel_win_4_fu_144[20]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(21),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[21]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(21),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(21)
    );
\src_kernel_win_4_fu_144[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(21),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(21),
      O => \src_kernel_win_4_fu_144[21]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(22),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[22]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(22),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(22)
    );
\src_kernel_win_4_fu_144[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(22),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(22),
      O => \src_kernel_win_4_fu_144[22]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454544454"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter11_reg\,
      I1 => \src_kernel_win_4_fu_144[23]_i_3_n_7\,
      I2 => \src_kernel_win_4_fu_144_reg[23]\,
      I3 => icmp_ln765_reg_910_pp0_iter2_reg,
      I4 => and_ln637_reg_901_pp0_iter2_reg,
      I5 => tmp_3_reg_906_pp0_iter2_reg,
      O => E(0)
    );
\src_kernel_win_4_fu_144[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF08FF08FF08"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I1 => q1(23),
      I2 => tmp_2_reg_919_pp0_iter2_reg,
      I3 => \src_kernel_win_4_fu_144[23]_i_6_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(23),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(23)
    );
\src_kernel_win_4_fu_144[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => icmp_ln709_reg_892_pp0_iter2_reg,
      I2 => rev_reg_713,
      I3 => brmerge31_reg_708,
      I4 => ap_loop_init_int,
      I5 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => \src_kernel_win_4_fu_144[23]_i_3_n_7\
    );
\src_kernel_win_4_fu_144[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \src_kernel_win_2_fu_140[23]_i_4_n_7\,
      I1 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      O => \src_kernel_win_4_fu_144[23]_i_5_n_7\
    );
\src_kernel_win_4_fu_144[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(23),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(23),
      O => \src_kernel_win_4_fu_144[23]_i_6_n_7\
    );
\src_kernel_win_4_fu_144[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \src_kernel_win_4_fu_144[23]_i_7_n_7\
    );
\src_kernel_win_4_fu_144[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => rev_reg_713,
      I1 => empty_35_reg_697,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => icmp_ln709_reg_892_pp0_iter2_reg,
      I4 => brmerge31_reg_708,
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \src_kernel_win_4_fu_144[23]_i_8_n_7\
    );
\src_kernel_win_4_fu_144[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF20FF20FF20"
    )
        port map (
      I0 => q1(2),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[2]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(2),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(2)
    );
\src_kernel_win_4_fu_144[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(2),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(2),
      O => \src_kernel_win_4_fu_144[2]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(3),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[3]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(3),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(3)
    );
\src_kernel_win_4_fu_144[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(3),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(3),
      O => \src_kernel_win_4_fu_144[3]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(4),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[4]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(4),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(4)
    );
\src_kernel_win_4_fu_144[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(4),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(4),
      O => \src_kernel_win_4_fu_144[4]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(5),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[5]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(5),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(5)
    );
\src_kernel_win_4_fu_144[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(5),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(5),
      O => \src_kernel_win_4_fu_144[5]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(6),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[6]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(6),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(6)
    );
\src_kernel_win_4_fu_144[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(6),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(6),
      O => \src_kernel_win_4_fu_144[6]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF20FF20FF20"
    )
        port map (
      I0 => q1(7),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[7]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(7),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(7)
    );
\src_kernel_win_4_fu_144[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(7),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(7),
      O => \src_kernel_win_4_fu_144[7]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF20FF20FF20"
    )
        port map (
      I0 => q1(8),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[8]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(8),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(8)
    );
\src_kernel_win_4_fu_144[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80008"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_11_reg_956(8),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_10_reg_948(8),
      O => \src_kernel_win_4_fu_144[8]_i_2_n_7\
    );
\src_kernel_win_4_fu_144[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(9),
      I2 => \src_kernel_win_4_fu_144[23]_i_5_n_7\,
      I3 => \src_kernel_win_4_fu_144[9]_i_2_n_7\,
      I4 => \src_kernel_win_4_fu_144_reg[23]_0\(9),
      I5 => \src_kernel_win_4_fu_144[23]_i_7_n_7\,
      O => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(9)
    );
\src_kernel_win_4_fu_144[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \src_kernel_win_4_fu_144[23]_i_8_n_7\,
      I1 => src_kernel_win_10_reg_948(9),
      I2 => \src_kernel_win_4_fu_144_reg[23]_1\(0),
      I3 => \src_kernel_win_4_fu_144_reg[23]_1\(1),
      I4 => src_kernel_win_11_reg_956(9),
      O => \src_kernel_win_4_fu_144[9]_i_2_n_7\
    );
\tmp_3_reg_906[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => CO(0),
      I1 => \^ap_enable_reg_pp0_iter11_reg\,
      I2 => brmerge31_reg_708,
      I3 => \and_ln637_reg_901_reg[0]\(0),
      I4 => \^j_fu_132_reg[14]\(11),
      O => tmp_3_reg_9060
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_40 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    \j_02_fu_60_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init_int_reg_5 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_02_fu_60_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    addr : in STD_LOGIC;
    \icmp_ln65_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln65_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    imgInput_data_full_n : in STD_LOGIC;
    \j_02_fu_60_reg[11]_0\ : in STD_LOGIC;
    img_in_TVALID_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_40 : entity is "Filter2d_accel_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_40 is
  signal \ap_CS_fsm[2]_i_3_n_7\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_7 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_7 : STD_LOGIC;
  signal \j_02_fu_60_reg[11]_i_3_n_10\ : STD_LOGIC;
  signal \j_02_fu_60_reg[11]_i_3_n_9\ : STD_LOGIC;
  signal \j_02_fu_60_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_02_fu_60_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_02_fu_60_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_02_fu_60_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_02_fu_60_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_02_fu_60_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_02_fu_60_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_02_fu_60_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_j_02_fu_60_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_02_fu_60_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of icmp_ln65_fu_107_p2_carry_i_10 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \j_02_fu_60[11]_i_1\ : label is "soft_lutpair66";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \j_02_fu_60_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \j_02_fu_60_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_02_fu_60_reg[8]_i_1\ : label is 35;
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm[2]_i_3_n_7\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => clear,
      O => \ap_CS_fsm_reg[0]\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4045"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      I2 => \ap_CS_fsm_reg[1]\(1),
      I3 => \ap_CS_fsm[2]_i_3_n_7\,
      O => \ap_CS_fsm_reg[0]\(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222E0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => CO(0),
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm[2]_i_3_n_7\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFF0B00"
    )
        port map (
      I0 => imgInput_data_full_n,
      I1 => \j_02_fu_60_reg[11]_0\,
      I2 => CO(0),
      I3 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_done_cache,
      O => ap_done_cache_i_1_n_7
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_7,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB3FBB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => ap_loop_init_int_i_1_n_7
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => imgInput_data_full_n,
      I1 => \j_02_fu_60_reg[11]_0\,
      I2 => CO(0),
      I3 => img_in_TVALID_int_regslice,
      I4 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => \ap_block_pp0_stage0_11001__0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_7,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln65_fu_107_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(9),
      I3 => addr,
      I4 => \icmp_ln65_fu_107_p2_carry__0_i_7\(4),
      I5 => \icmp_ln65_fu_107_p2_carry__0_i_7_0\(4),
      O => ap_loop_init_int_reg_4
    );
\icmp_ln65_fu_107_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(11),
      O => \j_02_fu_60_reg[10]\(1)
    );
\icmp_ln65_fu_107_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(9),
      O => \j_02_fu_60_reg[10]\(0)
    );
\icmp_ln65_fu_107_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(11),
      I3 => addr,
      I4 => \icmp_ln65_fu_107_p2_carry__0_i_7\(5),
      I5 => \icmp_ln65_fu_107_p2_carry__0_i_7_0\(5),
      O => ap_loop_init_int_reg_5
    );
icmp_ln65_fu_107_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(7),
      O => DI(3)
    );
icmp_ln65_fu_107_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => ap_loop_init
    );
icmp_ln65_fu_107_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(7),
      I3 => addr,
      I4 => \icmp_ln65_fu_107_p2_carry__0_i_7\(3),
      I5 => \icmp_ln65_fu_107_p2_carry__0_i_7_0\(3),
      O => ap_loop_init_int_reg_3
    );
icmp_ln65_fu_107_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(5),
      I3 => addr,
      I4 => \icmp_ln65_fu_107_p2_carry__0_i_7\(2),
      I5 => \icmp_ln65_fu_107_p2_carry__0_i_7_0\(2),
      O => ap_loop_init_int_reg_2
    );
icmp_ln65_fu_107_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(3),
      I3 => addr,
      I4 => \icmp_ln65_fu_107_p2_carry__0_i_7\(1),
      I5 => \icmp_ln65_fu_107_p2_carry__0_i_7_0\(1),
      O => ap_loop_init_int_reg_1
    );
icmp_ln65_fu_107_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070708F8F708F8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => Q(1),
      I3 => addr,
      I4 => \icmp_ln65_fu_107_p2_carry__0_i_7\(0),
      I5 => \icmp_ln65_fu_107_p2_carry__0_i_7_0\(0),
      O => ap_loop_init_int_reg_0
    );
icmp_ln65_fu_107_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(5),
      O => DI(2)
    );
icmp_ln65_fu_107_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(3),
      O => DI(1)
    );
icmp_ln65_fu_107_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => D(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => D(1),
      O => DI(0)
    );
\j_02_fu_60[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \j_02_fu_60_reg[11]\(0)
    );
\j_02_fu_60[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => CO(0),
      I3 => \j_02_fu_60_reg[11]_0\,
      I4 => imgInput_data_full_n,
      O => SR(0)
    );
\j_02_fu_60[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(11)
    );
\j_02_fu_60[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(10)
    );
\j_02_fu_60[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(9)
    );
\j_02_fu_60[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(0)
    );
\j_02_fu_60[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(4)
    );
\j_02_fu_60[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(3)
    );
\j_02_fu_60[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(2)
    );
\j_02_fu_60[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(1)
    );
\j_02_fu_60[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(8)
    );
\j_02_fu_60[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(7)
    );
\j_02_fu_60[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(6)
    );
\j_02_fu_60[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(5)
    );
\j_02_fu_60_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_02_fu_60_reg[8]_i_1_n_7\,
      CO(3 downto 2) => \NLW_j_02_fu_60_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_02_fu_60_reg[11]_i_3_n_9\,
      CO(0) => \j_02_fu_60_reg[11]_i_3_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_02_fu_60_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \j_02_fu_60_reg[11]\(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => p_0_in(11 downto 9)
    );
\j_02_fu_60_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_02_fu_60_reg[4]_i_1_n_7\,
      CO(2) => \j_02_fu_60_reg[4]_i_1_n_8\,
      CO(1) => \j_02_fu_60_reg[4]_i_1_n_9\,
      CO(0) => \j_02_fu_60_reg[4]_i_1_n_10\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_02_fu_60_reg[11]\(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\j_02_fu_60_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_02_fu_60_reg[4]_i_1_n_7\,
      CO(3) => \j_02_fu_60_reg[8]_i_1_n_7\,
      CO(2) => \j_02_fu_60_reg[8]_i_1_n_8\,
      CO(1) => \j_02_fu_60_reg[8]_i_1_n_9\,
      CO(0) => \j_02_fu_60_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \j_02_fu_60_reg[11]\(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  E(0) <= \^e\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^e\(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\shift_int_reg[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_3,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_31 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_31 is
  signal \^p\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(24 downto 0) <= \^p\(24 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => \^p\(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => p_reg_reg_3(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_32 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_32 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_33 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_33 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_33 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_34 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_34 is
  signal \^p\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(24 downto 0) <= \^p\(24 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => \^p\(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => p_reg_reg_3(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_35 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_35 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_36 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_36 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_1(15),
      A(28) => p_reg_reg_1(15),
      A(27) => p_reg_reg_1(15),
      A(26) => p_reg_reg_1(15),
      A(25) => p_reg_reg_1(15),
      A(24) => p_reg_reg_1(15),
      A(23) => p_reg_reg_1(15),
      A(22) => p_reg_reg_1(15),
      A(21) => p_reg_reg_1(15),
      A(20) => p_reg_reg_1(15),
      A(19) => p_reg_reg_1(15),
      A(18) => p_reg_reg_1(15),
      A(17) => p_reg_reg_1(15),
      A(16) => p_reg_reg_1(15),
      A(15 downto 0) => p_reg_reg_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_reg_reg_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_37 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_37 is
  signal \^p\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(24 downto 0) <= \^p\(24 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_1(15),
      A(28) => p_reg_reg_1(15),
      A(27) => p_reg_reg_1(15),
      A(26) => p_reg_reg_1(15),
      A(25) => p_reg_reg_1(15),
      A(24) => p_reg_reg_1(15),
      A(23) => p_reg_reg_1(15),
      A(22) => p_reg_reg_1(15),
      A(21) => p_reg_reg_1(15),
      A(20) => p_reg_reg_1(15),
      A(19) => p_reg_reg_1(15),
      A(18) => p_reg_reg_1(15),
      A(17) => p_reg_reg_1(15),
      A(16) => p_reg_reg_1(15),
      A(15 downto 0) => p_reg_reg_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_reg_reg_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => \^p\(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => p_reg_reg_3(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_38 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_38 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_38 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_1(15),
      A(28) => p_reg_reg_1(15),
      A(27) => p_reg_reg_1(15),
      A(26) => p_reg_reg_1(15),
      A(25) => p_reg_reg_1(15),
      A(24) => p_reg_reg_1(15),
      A(23) => p_reg_reg_1(15),
      A(22) => p_reg_reg_1(15),
      A(21) => p_reg_reg_1(15),
      A(20) => p_reg_reg_1(15),
      A(19) => p_reg_reg_1(15),
      A(18) => p_reg_reg_1(15),
      A(17) => p_reg_reg_1(15),
      A(16) => p_reg_reg_1(15),
      A(15 downto 0) => p_reg_reg_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_reg_reg_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(23),
      C(46) => p_reg_reg_2(23),
      C(45) => p_reg_reg_2(23),
      C(44) => p_reg_reg_2(23),
      C(43) => p_reg_reg_2(23),
      C(42) => p_reg_reg_2(23),
      C(41) => p_reg_reg_2(23),
      C(40) => p_reg_reg_2(23),
      C(39) => p_reg_reg_2(23),
      C(38) => p_reg_reg_2(23),
      C(37) => p_reg_reg_2(23),
      C(36) => p_reg_reg_2(23),
      C(35) => p_reg_reg_2(23),
      C(34) => p_reg_reg_2(23),
      C(33) => p_reg_reg_2(23),
      C(32) => p_reg_reg_2(23),
      C(31) => p_reg_reg_2(23),
      C(30) => p_reg_reg_2(23),
      C(29) => p_reg_reg_2(23),
      C(28) => p_reg_reg_2(23),
      C(27) => p_reg_reg_2(23),
      C(26) => p_reg_reg_2(23),
      C(25) => p_reg_reg_2(23),
      C(24) => p_reg_reg_2(23),
      C(23 downto 0) => p_reg_reg_2(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(24),
      C(46) => p_reg_reg_1(24),
      C(45) => p_reg_reg_1(24),
      C(44) => p_reg_reg_1(24),
      C(43) => p_reg_reg_1(24),
      C(42) => p_reg_reg_1(24),
      C(41) => p_reg_reg_1(24),
      C(40) => p_reg_reg_1(24),
      C(39) => p_reg_reg_1(24),
      C(38) => p_reg_reg_1(24),
      C(37) => p_reg_reg_1(24),
      C(36) => p_reg_reg_1(24),
      C(35) => p_reg_reg_1(24),
      C(34) => p_reg_reg_1(24),
      C(33) => p_reg_reg_1(24),
      C(32) => p_reg_reg_1(24),
      C(31) => p_reg_reg_1(24),
      C(30) => p_reg_reg_1(24),
      C(29) => p_reg_reg_1(24),
      C(28) => p_reg_reg_1(24),
      C(27) => p_reg_reg_1(24),
      C(26) => p_reg_reg_1(24),
      C(25) => p_reg_reg_1(24),
      C(24 downto 0) => p_reg_reg_1(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_29 : entity is "Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_29 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(24),
      C(46) => p_reg_reg_1(24),
      C(45) => p_reg_reg_1(24),
      C(44) => p_reg_reg_1(24),
      C(43) => p_reg_reg_1(24),
      C(42) => p_reg_reg_1(24),
      C(41) => p_reg_reg_1(24),
      C(40) => p_reg_reg_1(24),
      C(39) => p_reg_reg_1(24),
      C(38) => p_reg_reg_1(24),
      C(37) => p_reg_reg_1(24),
      C(36) => p_reg_reg_1(24),
      C(35) => p_reg_reg_1(24),
      C(34) => p_reg_reg_1(24),
      C(33) => p_reg_reg_1(24),
      C(32) => p_reg_reg_1(24),
      C(31) => p_reg_reg_1(24),
      C(30) => p_reg_reg_1(24),
      C(29) => p_reg_reg_1(24),
      C(28) => p_reg_reg_1(24),
      C(27) => p_reg_reg_1(24),
      C(26) => p_reg_reg_1(24),
      C(25) => p_reg_reg_1(24),
      C(24 downto 0) => p_reg_reg_1(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_30 : entity is "Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_30 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(24),
      C(46) => p_reg_reg_1(24),
      C(45) => p_reg_reg_1(24),
      C(44) => p_reg_reg_1(24),
      C(43) => p_reg_reg_1(24),
      C(42) => p_reg_reg_1(24),
      C(41) => p_reg_reg_1(24),
      C(40) => p_reg_reg_1(24),
      C(39) => p_reg_reg_1(24),
      C(38) => p_reg_reg_1(24),
      C(37) => p_reg_reg_1(24),
      C(36) => p_reg_reg_1(24),
      C(35) => p_reg_reg_1(24),
      C(34) => p_reg_reg_1(24),
      C(33) => p_reg_reg_1(24),
      C(32) => p_reg_reg_1(24),
      C(31) => p_reg_reg_1(24),
      C(30) => p_reg_reg_1(24),
      C(29) => p_reg_reg_1(24),
      C(28) => p_reg_reg_1(24),
      C(27) => p_reg_reg_1(24),
      C(26) => p_reg_reg_1(24),
      C(25) => p_reg_reg_1(24),
      C(24 downto 0) => p_reg_reg_1(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(25 downto 0) <= \^p\(25 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(25),
      C(46) => C(25),
      C(45) => C(25),
      C(44) => C(25),
      C(43) => C(25),
      C(42) => C(25),
      C(41) => C(25),
      C(40) => C(25),
      C(39) => C(25),
      C(38) => C(25),
      C(37) => C(25),
      C(36) => C(25),
      C(35) => C(25),
      C(34) => C(25),
      C(33) => C(25),
      C(32) => C(25),
      C(31) => C(25),
      C(30) => C(25),
      C(29) => C(25),
      C(28) => C(25),
      C(27) => C(25),
      C(26) => C(25),
      C(25 downto 0) => C(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => p_reg_reg_n_86,
      P(25 downto 0) => \^p\(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => p_reg_reg_1(0),
      O => S(0)
    );
\p_reg_reg_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => p_reg_reg_n_86,
      O => S(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_27 : entity is "Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_27 is
  signal \^p\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(25 downto 0) <= \^p\(25 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(25),
      C(46) => C(25),
      C(45) => C(25),
      C(44) => C(25),
      C(43) => C(25),
      C(42) => C(25),
      C(41) => C(25),
      C(40) => C(25),
      C(39) => C(25),
      C(38) => C(25),
      C(37) => C(25),
      C(36) => C(25),
      C(35) => C(25),
      C(34) => C(25),
      C(33) => C(25),
      C(32) => C(25),
      C(31) => C(25),
      C(30) => C(25),
      C(29) => C(25),
      C(28) => C(25),
      C(27) => C(25),
      C(26) => C(25),
      C(25 downto 0) => C(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => p_reg_reg_n_86,
      P(25 downto 0) => \^p\(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => p_reg_reg_1(0),
      O => S(0)
    );
\p_reg_reg_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => p_reg_reg_n_86,
      O => S(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_28 : entity is "Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_28 is
  signal \^p\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(25 downto 0) <= \^p\(25 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(25),
      C(46) => C(25),
      C(45) => C(25),
      C(44) => C(25),
      C(43) => C(25),
      C(42) => C(25),
      C(41) => C(25),
      C(40) => C(25),
      C(39) => C(25),
      C(38) => C(25),
      C(37) => C(25),
      C(36) => C(25),
      C(35) => C(25),
      C(34) => C(25),
      C(33) => C(25),
      C(32) => C(25),
      C(31) => C(25),
      C(30) => C(25),
      C(29) => C(25),
      C(28) => C(25),
      C(27) => C(25),
      C(26) => C(25),
      C(25 downto 0) => C(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => p_reg_reg_n_86,
      P(25 downto 0) => \^p\(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => p_reg_reg_0(0),
      O => S(0)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => p_reg_reg_n_86,
      O => S(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 26 downto 0 );
    shift_read_reg_1106_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_sum_2_reg_1530_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \tmp_21_reg_1535[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[10]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[10]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[10]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[11]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[11]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[12]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[12]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[13]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[13]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[14]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[14]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[15]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[15]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[15]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[16]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[16]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[16]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[17]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[18]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[1]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[1]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[2]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[2]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[3]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[3]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[4]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[4]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[5]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[6]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[7]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[7]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[7]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[8]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[8]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[8]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[9]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[9]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_21_reg_1535[9]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[1]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[1]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[2]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[2]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[3]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[3]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[4]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[4]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[5]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[6]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[7]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_2_reg_1530[7]_i_3_n_7\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[10]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[11]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[12]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[13]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[14]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[15]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[16]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[3]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[4]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[5]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[6]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[7]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[8]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tmp_21_reg_1535[9]_i_3\ : label is "soft_lutpair142";
begin
  P(0) <= \^p\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(26),
      C(46) => C(26),
      C(45) => C(26),
      C(44) => C(26),
      C(43) => C(26),
      C(42) => C(26),
      C(41) => C(26),
      C(40) => C(26),
      C(39) => C(26),
      C(38) => C(26),
      C(37) => C(26),
      C(36) => C(26),
      C(35) => C(26),
      C(34) => C(26),
      C(33) => C(26),
      C(32) => C(26),
      C(31) => C(26),
      C(30) => C(26),
      C(29) => C(26),
      C(28) => C(26),
      C(27) => C(26),
      C(26 downto 0) => C(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27) => \^p\(0),
      P(26) => p_reg_reg_n_86,
      P(25) => p_reg_reg_n_87,
      P(24) => p_reg_reg_n_88,
      P(23) => p_reg_reg_n_89,
      P(22) => p_reg_reg_n_90,
      P(21) => p_reg_reg_n_91,
      P(20) => p_reg_reg_n_92,
      P(19) => p_reg_reg_n_93,
      P(18) => p_reg_reg_n_94,
      P(17) => p_reg_reg_n_95,
      P(16) => p_reg_reg_n_96,
      P(15) => p_reg_reg_n_97,
      P(14) => p_reg_reg_n_98,
      P(13) => p_reg_reg_n_99,
      P(12) => p_reg_reg_n_100,
      P(11) => p_reg_reg_n_101,
      P(10) => p_reg_reg_n_102,
      P(9) => p_reg_reg_n_103,
      P(8) => p_reg_reg_n_104,
      P(7) => p_reg_reg_n_105,
      P(6) => p_reg_reg_n_106,
      P(5) => p_reg_reg_n_107,
      P(4) => p_reg_reg_n_108,
      P(3) => p_reg_reg_n_109,
      P(2) => p_reg_reg_n_110,
      P(1) => p_reg_reg_n_111,
      P(0) => p_reg_reg_n_112,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_21_reg_1535[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[1]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[0]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(0)
    );
\tmp_21_reg_1535[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[6]_i_3_n_7\,
      I1 => \tmp_21_reg_1535[2]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[4]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[0]_i_3_n_7\,
      O => \tmp_21_reg_1535[0]_i_2_n_7\
    );
\tmp_21_reg_1535[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_96,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_88,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_104,
      O => \tmp_21_reg_1535[0]_i_3_n_7\
    );
\tmp_21_reg_1535[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[11]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[10]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(10)
    );
\tmp_21_reg_1535[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_21_reg_1535[12]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_21_reg_1535[10]_i_3_n_7\,
      I3 => shift_read_reg_1106_pp0_iter4_reg(2),
      I4 => \tmp_21_reg_1535[10]_i_4_n_7\,
      O => \tmp_21_reg_1535[10]_i_2_n_7\
    );
\tmp_21_reg_1535[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_90,
      O => \tmp_21_reg_1535[10]_i_3_n_7\
    );
\tmp_21_reg_1535[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_94,
      O => \tmp_21_reg_1535[10]_i_4_n_7\
    );
\tmp_21_reg_1535[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[12]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[11]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(11)
    );
\tmp_21_reg_1535[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_21_reg_1535[13]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_21_reg_1535[11]_i_3_n_7\,
      O => \tmp_21_reg_1535[11]_i_2_n_7\
    );
\tmp_21_reg_1535[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_93,
      O => \tmp_21_reg_1535[11]_i_3_n_7\
    );
\tmp_21_reg_1535[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[13]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[12]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(12)
    );
\tmp_21_reg_1535[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_21_reg_1535[14]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_21_reg_1535[12]_i_3_n_7\,
      O => \tmp_21_reg_1535[12]_i_2_n_7\
    );
\tmp_21_reg_1535[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_92,
      O => \tmp_21_reg_1535[12]_i_3_n_7\
    );
\tmp_21_reg_1535[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[14]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[13]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(13)
    );
\tmp_21_reg_1535[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_21_reg_1535[15]_i_4_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_21_reg_1535[13]_i_3_n_7\,
      O => \tmp_21_reg_1535[13]_i_2_n_7\
    );
\tmp_21_reg_1535[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_91,
      O => \tmp_21_reg_1535[13]_i_3_n_7\
    );
\tmp_21_reg_1535[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[15]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[14]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(14)
    );
\tmp_21_reg_1535[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_21_reg_1535[16]_i_4_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_21_reg_1535[14]_i_3_n_7\,
      O => \tmp_21_reg_1535[14]_i_2_n_7\
    );
\tmp_21_reg_1535[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_90,
      O => \tmp_21_reg_1535[14]_i_3_n_7\
    );
\tmp_21_reg_1535[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[16]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[15]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(15)
    );
\tmp_21_reg_1535[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_21_reg_1535[15]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_21_reg_1535[15]_i_4_n_7\,
      O => \tmp_21_reg_1535[15]_i_2_n_7\
    );
\tmp_21_reg_1535[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_87,
      O => \tmp_21_reg_1535[15]_i_3_n_7\
    );
\tmp_21_reg_1535[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_89,
      O => \tmp_21_reg_1535[15]_i_4_n_7\
    );
\tmp_21_reg_1535[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[17]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[16]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(16)
    );
\tmp_21_reg_1535[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_21_reg_1535[16]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_21_reg_1535[16]_i_4_n_7\,
      O => \tmp_21_reg_1535[16]_i_2_n_7\
    );
\tmp_21_reg_1535[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_86,
      O => \tmp_21_reg_1535[16]_i_3_n_7\
    );
\tmp_21_reg_1535[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_88,
      O => \tmp_21_reg_1535[16]_i_4_n_7\
    );
\tmp_21_reg_1535[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[18]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[17]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(17)
    );
\tmp_21_reg_1535[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(1),
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_87,
      O => \tmp_21_reg_1535[17]_i_2_n_7\
    );
\tmp_21_reg_1535[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(0),
      I1 => \tmp_21_reg_1535[18]_i_2_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(7),
      I3 => shift_read_reg_1106_pp0_iter4_reg(5),
      I4 => shift_read_reg_1106_pp0_iter4_reg(6),
      I5 => \^p\(0),
      O => D(18)
    );
\tmp_21_reg_1535[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(1),
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_86,
      O => \tmp_21_reg_1535[18]_i_2_n_7\
    );
\tmp_21_reg_1535[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[2]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[1]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(1)
    );
\tmp_21_reg_1535[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[7]_i_4_n_7\,
      I1 => \tmp_21_reg_1535[3]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[5]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[1]_i_3_n_7\,
      O => \tmp_21_reg_1535[1]_i_2_n_7\
    );
\tmp_21_reg_1535[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_95,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_87,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_103,
      O => \tmp_21_reg_1535[1]_i_3_n_7\
    );
\tmp_21_reg_1535[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[3]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[2]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(2)
    );
\tmp_21_reg_1535[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[8]_i_4_n_7\,
      I1 => \tmp_21_reg_1535[4]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[6]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[2]_i_3_n_7\,
      O => \tmp_21_reg_1535[2]_i_2_n_7\
    );
\tmp_21_reg_1535[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_94,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_86,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_102,
      O => \tmp_21_reg_1535[2]_i_3_n_7\
    );
\tmp_21_reg_1535[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[4]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[3]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(3)
    );
\tmp_21_reg_1535[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[9]_i_4_n_7\,
      I1 => \tmp_21_reg_1535[5]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[7]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[3]_i_3_n_7\,
      O => \tmp_21_reg_1535[3]_i_2_n_7\
    );
\tmp_21_reg_1535[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_101,
      O => \tmp_21_reg_1535[3]_i_3_n_7\
    );
\tmp_21_reg_1535[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[5]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[4]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(4)
    );
\tmp_21_reg_1535[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[10]_i_4_n_7\,
      I1 => \tmp_21_reg_1535[6]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[8]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[4]_i_3_n_7\,
      O => \tmp_21_reg_1535[4]_i_2_n_7\
    );
\tmp_21_reg_1535[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_100,
      O => \tmp_21_reg_1535[4]_i_3_n_7\
    );
\tmp_21_reg_1535[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[6]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[5]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(5)
    );
\tmp_21_reg_1535[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[7]_i_3_n_7\,
      I1 => \tmp_21_reg_1535[7]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[9]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[5]_i_3_n_7\,
      O => \tmp_21_reg_1535[5]_i_2_n_7\
    );
\tmp_21_reg_1535[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_99,
      O => \tmp_21_reg_1535[5]_i_3_n_7\
    );
\tmp_21_reg_1535[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[7]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[6]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(6)
    );
\tmp_21_reg_1535[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[8]_i_3_n_7\,
      I1 => \tmp_21_reg_1535[8]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[10]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[6]_i_3_n_7\,
      O => \tmp_21_reg_1535[6]_i_2_n_7\
    );
\tmp_21_reg_1535[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_98,
      O => \tmp_21_reg_1535[6]_i_3_n_7\
    );
\tmp_21_reg_1535[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[8]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[7]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(7)
    );
\tmp_21_reg_1535[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[9]_i_3_n_7\,
      I1 => \tmp_21_reg_1535[9]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[7]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[7]_i_4_n_7\,
      O => \tmp_21_reg_1535[7]_i_2_n_7\
    );
\tmp_21_reg_1535[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_93,
      O => \tmp_21_reg_1535[7]_i_3_n_7\
    );
\tmp_21_reg_1535[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_97,
      O => \tmp_21_reg_1535[7]_i_4_n_7\
    );
\tmp_21_reg_1535[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[9]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[8]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(8)
    );
\tmp_21_reg_1535[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[10]_i_3_n_7\,
      I1 => \tmp_21_reg_1535[10]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[8]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_21_reg_1535[8]_i_4_n_7\,
      O => \tmp_21_reg_1535[8]_i_2_n_7\
    );
\tmp_21_reg_1535[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_92,
      O => \tmp_21_reg_1535[8]_i_3_n_7\
    );
\tmp_21_reg_1535[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_96,
      O => \tmp_21_reg_1535[8]_i_4_n_7\
    );
\tmp_21_reg_1535[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[10]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_21_reg_1535[9]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => D(9)
    );
\tmp_21_reg_1535[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_21_reg_1535[11]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_21_reg_1535[9]_i_3_n_7\,
      I3 => shift_read_reg_1106_pp0_iter4_reg(2),
      I4 => \tmp_21_reg_1535[9]_i_4_n_7\,
      O => \tmp_21_reg_1535[9]_i_2_n_7\
    );
\tmp_21_reg_1535[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_91,
      O => \tmp_21_reg_1535[9]_i_3_n_7\
    );
\tmp_21_reg_1535[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_95,
      O => \tmp_21_reg_1535[9]_i_4_n_7\
    );
\tmp_sum_2_reg_1530[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[1]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_2_reg_1530[0]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(0)
    );
\tmp_sum_2_reg_1530[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[6]_i_3_n_7\,
      I1 => \tmp_sum_2_reg_1530[2]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_2_reg_1530[4]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_2_reg_1530[0]_i_3_n_7\,
      O => \tmp_sum_2_reg_1530[0]_i_2_n_7\
    );
\tmp_sum_2_reg_1530[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => p_reg_reg_n_104,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_96,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_112,
      O => \tmp_sum_2_reg_1530[0]_i_3_n_7\
    );
\tmp_sum_2_reg_1530[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[2]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_2_reg_1530[1]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(1)
    );
\tmp_sum_2_reg_1530[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[7]_i_3_n_7\,
      I1 => \tmp_sum_2_reg_1530[3]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_2_reg_1530[5]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_2_reg_1530[1]_i_3_n_7\,
      O => \tmp_sum_2_reg_1530[1]_i_2_n_7\
    );
\tmp_sum_2_reg_1530[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => p_reg_reg_n_103,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_95,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_111,
      O => \tmp_sum_2_reg_1530[1]_i_3_n_7\
    );
\tmp_sum_2_reg_1530[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[3]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_2_reg_1530[2]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(2)
    );
\tmp_sum_2_reg_1530[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[0]_i_3_n_7\,
      I1 => \tmp_sum_2_reg_1530[4]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_2_reg_1530[6]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_2_reg_1530[2]_i_3_n_7\,
      O => \tmp_sum_2_reg_1530[2]_i_2_n_7\
    );
\tmp_sum_2_reg_1530[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => p_reg_reg_n_102,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_94,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_110,
      O => \tmp_sum_2_reg_1530[2]_i_3_n_7\
    );
\tmp_sum_2_reg_1530[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[4]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_2_reg_1530[3]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(3)
    );
\tmp_sum_2_reg_1530[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[1]_i_3_n_7\,
      I1 => \tmp_sum_2_reg_1530[5]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_2_reg_1530[7]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_2_reg_1530[3]_i_3_n_7\,
      O => \tmp_sum_2_reg_1530[3]_i_2_n_7\
    );
\tmp_sum_2_reg_1530[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_101,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_93,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_109,
      O => \tmp_sum_2_reg_1530[3]_i_3_n_7\
    );
\tmp_sum_2_reg_1530[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[5]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_2_reg_1530[4]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(4)
    );
\tmp_sum_2_reg_1530[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[2]_i_3_n_7\,
      I1 => \tmp_sum_2_reg_1530[6]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[0]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_2_reg_1530[4]_i_3_n_7\,
      O => \tmp_sum_2_reg_1530[4]_i_2_n_7\
    );
\tmp_sum_2_reg_1530[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_100,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_92,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_108,
      O => \tmp_sum_2_reg_1530[4]_i_3_n_7\
    );
\tmp_sum_2_reg_1530[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[6]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_2_reg_1530[5]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(5)
    );
\tmp_sum_2_reg_1530[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[3]_i_3_n_7\,
      I1 => \tmp_sum_2_reg_1530[7]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[1]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_2_reg_1530[5]_i_3_n_7\,
      O => \tmp_sum_2_reg_1530[5]_i_2_n_7\
    );
\tmp_sum_2_reg_1530[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_99,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_91,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_107,
      O => \tmp_sum_2_reg_1530[5]_i_3_n_7\
    );
\tmp_sum_2_reg_1530[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_2_reg_1530[7]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_2_reg_1530[6]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(6)
    );
\tmp_sum_2_reg_1530[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[4]_i_3_n_7\,
      I1 => \tmp_21_reg_1535[0]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[2]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_2_reg_1530[6]_i_3_n_7\,
      O => \tmp_sum_2_reg_1530[6]_i_2_n_7\
    );
\tmp_sum_2_reg_1530[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_98,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_90,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_106,
      O => \tmp_sum_2_reg_1530[6]_i_3_n_7\
    );
\tmp_sum_2_reg_1530[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_21_reg_1535[0]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_2_reg_1530[7]_i_2_n_7\,
      I3 => \tmp_sum_2_reg_1530_reg[0]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(7)
    );
\tmp_sum_2_reg_1530[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_21_reg_1535[5]_i_3_n_7\,
      I1 => \tmp_21_reg_1535[1]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_21_reg_1535[3]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_2_reg_1530[7]_i_3_n_7\,
      O => \tmp_sum_2_reg_1530[7]_i_2_n_7\
    );
\tmp_sum_2_reg_1530[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_97,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_89,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_105,
      O => \tmp_sum_2_reg_1530[7]_i_3_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 26 downto 0 );
    shift_read_reg_1106_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_10_reg_1519_reg[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_25 : entity is "Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_25 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \tmp_10_reg_1519[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[10]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[10]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[10]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[11]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[11]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[12]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[12]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[13]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[13]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[14]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[14]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[15]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[15]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[15]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[16]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[16]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[16]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[17]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[18]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[1]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[1]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[2]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[2]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[3]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[3]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[4]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[4]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[5]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[6]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[7]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[7]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[7]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[8]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[8]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[8]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[9]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[9]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_10_reg_1519[9]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[1]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[1]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[2]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[2]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[3]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[3]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[4]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[4]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[5]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[6]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[7]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_1_reg_1514[7]_i_3_n_7\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[10]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[11]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[12]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[13]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[14]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[15]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[16]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[3]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[4]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[5]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[6]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[7]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[8]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_10_reg_1519[9]_i_3\ : label is "soft_lutpair135";
begin
  P(0) <= \^p\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(26),
      C(46) => C(26),
      C(45) => C(26),
      C(44) => C(26),
      C(43) => C(26),
      C(42) => C(26),
      C(41) => C(26),
      C(40) => C(26),
      C(39) => C(26),
      C(38) => C(26),
      C(37) => C(26),
      C(36) => C(26),
      C(35) => C(26),
      C(34) => C(26),
      C(33) => C(26),
      C(32) => C(26),
      C(31) => C(26),
      C(30) => C(26),
      C(29) => C(26),
      C(28) => C(26),
      C(27) => C(26),
      C(26 downto 0) => C(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27) => \^p\(0),
      P(26) => p_reg_reg_n_86,
      P(25) => p_reg_reg_n_87,
      P(24) => p_reg_reg_n_88,
      P(23) => p_reg_reg_n_89,
      P(22) => p_reg_reg_n_90,
      P(21) => p_reg_reg_n_91,
      P(20) => p_reg_reg_n_92,
      P(19) => p_reg_reg_n_93,
      P(18) => p_reg_reg_n_94,
      P(17) => p_reg_reg_n_95,
      P(16) => p_reg_reg_n_96,
      P(15) => p_reg_reg_n_97,
      P(14) => p_reg_reg_n_98,
      P(13) => p_reg_reg_n_99,
      P(12) => p_reg_reg_n_100,
      P(11) => p_reg_reg_n_101,
      P(10) => p_reg_reg_n_102,
      P(9) => p_reg_reg_n_103,
      P(8) => p_reg_reg_n_104,
      P(7) => p_reg_reg_n_105,
      P(6) => p_reg_reg_n_106,
      P(5) => p_reg_reg_n_107,
      P(4) => p_reg_reg_n_108,
      P(3) => p_reg_reg_n_109,
      P(2) => p_reg_reg_n_110,
      P(1) => p_reg_reg_n_111,
      P(0) => p_reg_reg_n_112,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_10_reg_1519[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[1]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[0]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(0)
    );
\tmp_10_reg_1519[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[6]_i_3_n_7\,
      I1 => \tmp_10_reg_1519[2]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[4]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[0]_i_3_n_7\,
      O => \tmp_10_reg_1519[0]_i_2_n_7\
    );
\tmp_10_reg_1519[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_96,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_88,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_104,
      O => \tmp_10_reg_1519[0]_i_3_n_7\
    );
\tmp_10_reg_1519[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[11]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[10]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(10)
    );
\tmp_10_reg_1519[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_10_reg_1519[12]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_10_reg_1519[10]_i_3_n_7\,
      I3 => shift_read_reg_1106_pp0_iter4_reg(2),
      I4 => \tmp_10_reg_1519[10]_i_4_n_7\,
      O => \tmp_10_reg_1519[10]_i_2_n_7\
    );
\tmp_10_reg_1519[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_90,
      O => \tmp_10_reg_1519[10]_i_3_n_7\
    );
\tmp_10_reg_1519[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_94,
      O => \tmp_10_reg_1519[10]_i_4_n_7\
    );
\tmp_10_reg_1519[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[12]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[11]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(11)
    );
\tmp_10_reg_1519[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_1519[13]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_10_reg_1519[11]_i_3_n_7\,
      O => \tmp_10_reg_1519[11]_i_2_n_7\
    );
\tmp_10_reg_1519[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_93,
      O => \tmp_10_reg_1519[11]_i_3_n_7\
    );
\tmp_10_reg_1519[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[13]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[12]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(12)
    );
\tmp_10_reg_1519[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_1519[14]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_10_reg_1519[12]_i_3_n_7\,
      O => \tmp_10_reg_1519[12]_i_2_n_7\
    );
\tmp_10_reg_1519[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_92,
      O => \tmp_10_reg_1519[12]_i_3_n_7\
    );
\tmp_10_reg_1519[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[14]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[13]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(13)
    );
\tmp_10_reg_1519[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_1519[15]_i_4_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_10_reg_1519[13]_i_3_n_7\,
      O => \tmp_10_reg_1519[13]_i_2_n_7\
    );
\tmp_10_reg_1519[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_91,
      O => \tmp_10_reg_1519[13]_i_3_n_7\
    );
\tmp_10_reg_1519[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[15]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[14]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(14)
    );
\tmp_10_reg_1519[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_1519[16]_i_4_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_10_reg_1519[14]_i_3_n_7\,
      O => \tmp_10_reg_1519[14]_i_2_n_7\
    );
\tmp_10_reg_1519[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_90,
      O => \tmp_10_reg_1519[14]_i_3_n_7\
    );
\tmp_10_reg_1519[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[16]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[15]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(15)
    );
\tmp_10_reg_1519[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_1519[15]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_10_reg_1519[15]_i_4_n_7\,
      O => \tmp_10_reg_1519[15]_i_2_n_7\
    );
\tmp_10_reg_1519[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_87,
      O => \tmp_10_reg_1519[15]_i_3_n_7\
    );
\tmp_10_reg_1519[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_89,
      O => \tmp_10_reg_1519[15]_i_4_n_7\
    );
\tmp_10_reg_1519[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[17]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[16]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(16)
    );
\tmp_10_reg_1519[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_10_reg_1519[16]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_10_reg_1519[16]_i_4_n_7\,
      O => \tmp_10_reg_1519[16]_i_2_n_7\
    );
\tmp_10_reg_1519[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_86,
      O => \tmp_10_reg_1519[16]_i_3_n_7\
    );
\tmp_10_reg_1519[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_88,
      O => \tmp_10_reg_1519[16]_i_4_n_7\
    );
\tmp_10_reg_1519[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[18]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[17]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(17)
    );
\tmp_10_reg_1519[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(1),
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_87,
      O => \tmp_10_reg_1519[17]_i_2_n_7\
    );
\tmp_10_reg_1519[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(0),
      I1 => \tmp_10_reg_1519[18]_i_2_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(7),
      I3 => shift_read_reg_1106_pp0_iter4_reg(5),
      I4 => shift_read_reg_1106_pp0_iter4_reg(6),
      I5 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(18)
    );
\tmp_10_reg_1519[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(1),
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_86,
      O => \tmp_10_reg_1519[18]_i_2_n_7\
    );
\tmp_10_reg_1519[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[2]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[1]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(1)
    );
\tmp_10_reg_1519[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[7]_i_4_n_7\,
      I1 => \tmp_10_reg_1519[3]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[5]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[1]_i_3_n_7\,
      O => \tmp_10_reg_1519[1]_i_2_n_7\
    );
\tmp_10_reg_1519[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_95,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_87,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_103,
      O => \tmp_10_reg_1519[1]_i_3_n_7\
    );
\tmp_10_reg_1519[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[3]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[2]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(2)
    );
\tmp_10_reg_1519[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[8]_i_4_n_7\,
      I1 => \tmp_10_reg_1519[4]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[6]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[2]_i_3_n_7\,
      O => \tmp_10_reg_1519[2]_i_2_n_7\
    );
\tmp_10_reg_1519[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_94,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_86,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_102,
      O => \tmp_10_reg_1519[2]_i_3_n_7\
    );
\tmp_10_reg_1519[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[4]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[3]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(3)
    );
\tmp_10_reg_1519[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[9]_i_4_n_7\,
      I1 => \tmp_10_reg_1519[5]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[7]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[3]_i_3_n_7\,
      O => \tmp_10_reg_1519[3]_i_2_n_7\
    );
\tmp_10_reg_1519[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_101,
      O => \tmp_10_reg_1519[3]_i_3_n_7\
    );
\tmp_10_reg_1519[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[5]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[4]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(4)
    );
\tmp_10_reg_1519[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[10]_i_4_n_7\,
      I1 => \tmp_10_reg_1519[6]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[8]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[4]_i_3_n_7\,
      O => \tmp_10_reg_1519[4]_i_2_n_7\
    );
\tmp_10_reg_1519[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_100,
      O => \tmp_10_reg_1519[4]_i_3_n_7\
    );
\tmp_10_reg_1519[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[6]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[5]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(5)
    );
\tmp_10_reg_1519[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[7]_i_3_n_7\,
      I1 => \tmp_10_reg_1519[7]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[9]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[5]_i_3_n_7\,
      O => \tmp_10_reg_1519[5]_i_2_n_7\
    );
\tmp_10_reg_1519[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_99,
      O => \tmp_10_reg_1519[5]_i_3_n_7\
    );
\tmp_10_reg_1519[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[7]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[6]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(6)
    );
\tmp_10_reg_1519[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[8]_i_3_n_7\,
      I1 => \tmp_10_reg_1519[8]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[10]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[6]_i_3_n_7\,
      O => \tmp_10_reg_1519[6]_i_2_n_7\
    );
\tmp_10_reg_1519[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_98,
      O => \tmp_10_reg_1519[6]_i_3_n_7\
    );
\tmp_10_reg_1519[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[8]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[7]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(7)
    );
\tmp_10_reg_1519[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[9]_i_3_n_7\,
      I1 => \tmp_10_reg_1519[9]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[7]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[7]_i_4_n_7\,
      O => \tmp_10_reg_1519[7]_i_2_n_7\
    );
\tmp_10_reg_1519[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_93,
      O => \tmp_10_reg_1519[7]_i_3_n_7\
    );
\tmp_10_reg_1519[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_97,
      O => \tmp_10_reg_1519[7]_i_4_n_7\
    );
\tmp_10_reg_1519[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[9]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[8]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(8)
    );
\tmp_10_reg_1519[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[10]_i_3_n_7\,
      I1 => \tmp_10_reg_1519[10]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[8]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_10_reg_1519[8]_i_4_n_7\,
      O => \tmp_10_reg_1519[8]_i_2_n_7\
    );
\tmp_10_reg_1519[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_92,
      O => \tmp_10_reg_1519[8]_i_3_n_7\
    );
\tmp_10_reg_1519[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_96,
      O => \tmp_10_reg_1519[8]_i_4_n_7\
    );
\tmp_10_reg_1519[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[10]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_10_reg_1519[9]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(9)
    );
\tmp_10_reg_1519[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_10_reg_1519[11]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_10_reg_1519[9]_i_3_n_7\,
      I3 => shift_read_reg_1106_pp0_iter4_reg(2),
      I4 => \tmp_10_reg_1519[9]_i_4_n_7\,
      O => \tmp_10_reg_1519[9]_i_2_n_7\
    );
\tmp_10_reg_1519[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_91,
      O => \tmp_10_reg_1519[9]_i_3_n_7\
    );
\tmp_10_reg_1519[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_95,
      O => \tmp_10_reg_1519[9]_i_4_n_7\
    );
\tmp_sum_1_reg_1514[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[1]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_1_reg_1514[0]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => D(0)
    );
\tmp_sum_1_reg_1514[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[6]_i_3_n_7\,
      I1 => \tmp_sum_1_reg_1514[2]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_1_reg_1514[4]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_1_reg_1514[0]_i_3_n_7\,
      O => \tmp_sum_1_reg_1514[0]_i_2_n_7\
    );
\tmp_sum_1_reg_1514[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => p_reg_reg_n_104,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_96,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_112,
      O => \tmp_sum_1_reg_1514[0]_i_3_n_7\
    );
\tmp_sum_1_reg_1514[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[2]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_1_reg_1514[1]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => D(1)
    );
\tmp_sum_1_reg_1514[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[7]_i_3_n_7\,
      I1 => \tmp_sum_1_reg_1514[3]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_1_reg_1514[5]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_1_reg_1514[1]_i_3_n_7\,
      O => \tmp_sum_1_reg_1514[1]_i_2_n_7\
    );
\tmp_sum_1_reg_1514[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => p_reg_reg_n_103,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_95,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_111,
      O => \tmp_sum_1_reg_1514[1]_i_3_n_7\
    );
\tmp_sum_1_reg_1514[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[3]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_1_reg_1514[2]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => D(2)
    );
\tmp_sum_1_reg_1514[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[0]_i_3_n_7\,
      I1 => \tmp_sum_1_reg_1514[4]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_1_reg_1514[6]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_1_reg_1514[2]_i_3_n_7\,
      O => \tmp_sum_1_reg_1514[2]_i_2_n_7\
    );
\tmp_sum_1_reg_1514[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => p_reg_reg_n_102,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_94,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_110,
      O => \tmp_sum_1_reg_1514[2]_i_3_n_7\
    );
\tmp_sum_1_reg_1514[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[4]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_1_reg_1514[3]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => D(3)
    );
\tmp_sum_1_reg_1514[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[1]_i_3_n_7\,
      I1 => \tmp_sum_1_reg_1514[5]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_1_reg_1514[7]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_1_reg_1514[3]_i_3_n_7\,
      O => \tmp_sum_1_reg_1514[3]_i_2_n_7\
    );
\tmp_sum_1_reg_1514[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_101,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_93,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_109,
      O => \tmp_sum_1_reg_1514[3]_i_3_n_7\
    );
\tmp_sum_1_reg_1514[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[5]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_1_reg_1514[4]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => D(4)
    );
\tmp_sum_1_reg_1514[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[2]_i_3_n_7\,
      I1 => \tmp_sum_1_reg_1514[6]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[0]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_1_reg_1514[4]_i_3_n_7\,
      O => \tmp_sum_1_reg_1514[4]_i_2_n_7\
    );
\tmp_sum_1_reg_1514[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_100,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_92,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_108,
      O => \tmp_sum_1_reg_1514[4]_i_3_n_7\
    );
\tmp_sum_1_reg_1514[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[6]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_1_reg_1514[5]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => D(5)
    );
\tmp_sum_1_reg_1514[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[3]_i_3_n_7\,
      I1 => \tmp_sum_1_reg_1514[7]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[1]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_1_reg_1514[5]_i_3_n_7\,
      O => \tmp_sum_1_reg_1514[5]_i_2_n_7\
    );
\tmp_sum_1_reg_1514[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_99,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_91,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_107,
      O => \tmp_sum_1_reg_1514[5]_i_3_n_7\
    );
\tmp_sum_1_reg_1514[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_1_reg_1514[7]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_1_reg_1514[6]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => D(6)
    );
\tmp_sum_1_reg_1514[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[4]_i_3_n_7\,
      I1 => \tmp_10_reg_1519[0]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[2]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_1_reg_1514[6]_i_3_n_7\,
      O => \tmp_sum_1_reg_1514[6]_i_2_n_7\
    );
\tmp_sum_1_reg_1514[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_98,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_90,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_106,
      O => \tmp_sum_1_reg_1514[6]_i_3_n_7\
    );
\tmp_sum_1_reg_1514[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_10_reg_1519[0]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_1_reg_1514[7]_i_2_n_7\,
      I3 => \tmp_10_reg_1519_reg[17]\,
      I4 => \^p\(0),
      O => D(7)
    );
\tmp_sum_1_reg_1514[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_10_reg_1519[5]_i_3_n_7\,
      I1 => \tmp_10_reg_1519[1]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_10_reg_1519[3]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_1_reg_1514[7]_i_3_n_7\,
      O => \tmp_sum_1_reg_1514[7]_i_2_n_7\
    );
\tmp_sum_1_reg_1514[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_97,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_89,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_105,
      O => \tmp_sum_1_reg_1514[7]_i_3_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 26 downto 0 );
    shift_read_reg_1106_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_1503_reg[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_26 : entity is "Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_26 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \tmp_reg_1503[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[10]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[10]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[10]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[11]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[11]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[12]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[12]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[13]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[13]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[14]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[14]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[15]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[15]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[15]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[16]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[16]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[16]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[17]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[18]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[1]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[1]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[2]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[2]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[3]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[3]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[4]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[4]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[5]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[6]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[7]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[7]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[7]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[8]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[8]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[8]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[9]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[9]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_1503[9]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[1]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[1]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[2]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[2]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[3]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[3]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[4]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[4]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[5]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[6]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[7]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_sum_reg_1498[7]_i_3_n_7\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_reg_1503[10]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_reg_1503[11]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_reg_1503[12]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_reg_1503[13]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_reg_1503[14]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_reg_1503[15]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_reg_1503[16]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_reg_1503[3]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_reg_1503[4]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_reg_1503[5]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_reg_1503[6]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_reg_1503[7]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_reg_1503[8]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_reg_1503[9]_i_3\ : label is "soft_lutpair128";
begin
  P(0) <= \^p\(0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => p_reg_reg_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(26),
      C(46) => C(26),
      C(45) => C(26),
      C(44) => C(26),
      C(43) => C(26),
      C(42) => C(26),
      C(41) => C(26),
      C(40) => C(26),
      C(39) => C(26),
      C(38) => C(26),
      C(37) => C(26),
      C(36) => C(26),
      C(35) => C(26),
      C(34) => C(26),
      C(33) => C(26),
      C(32) => C(26),
      C(31) => C(26),
      C(30) => C(26),
      C(29) => C(26),
      C(28) => C(26),
      C(27) => C(26),
      C(26 downto 0) => C(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_ce_reg,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_ce_reg,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_ce_reg,
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27) => \^p\(0),
      P(26) => p_reg_reg_n_86,
      P(25) => p_reg_reg_n_87,
      P(24) => p_reg_reg_n_88,
      P(23) => p_reg_reg_n_89,
      P(22) => p_reg_reg_n_90,
      P(21) => p_reg_reg_n_91,
      P(20) => p_reg_reg_n_92,
      P(19) => p_reg_reg_n_93,
      P(18) => p_reg_reg_n_94,
      P(17) => p_reg_reg_n_95,
      P(16) => p_reg_reg_n_96,
      P(15) => p_reg_reg_n_97,
      P(14) => p_reg_reg_n_98,
      P(13) => p_reg_reg_n_99,
      P(12) => p_reg_reg_n_100,
      P(11) => p_reg_reg_n_101,
      P(10) => p_reg_reg_n_102,
      P(9) => p_reg_reg_n_103,
      P(8) => p_reg_reg_n_104,
      P(7) => p_reg_reg_n_105,
      P(6) => p_reg_reg_n_106,
      P(5) => p_reg_reg_n_107,
      P(4) => p_reg_reg_n_108,
      P(3) => p_reg_reg_n_109,
      P(2) => p_reg_reg_n_110,
      P(1) => p_reg_reg_n_111,
      P(0) => p_reg_reg_n_112,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_reg_1503[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[1]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[0]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(0)
    );
\tmp_reg_1503[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[6]_i_3_n_7\,
      I1 => \tmp_reg_1503[2]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[4]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[0]_i_3_n_7\,
      O => \tmp_reg_1503[0]_i_2_n_7\
    );
\tmp_reg_1503[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_96,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_88,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_104,
      O => \tmp_reg_1503[0]_i_3_n_7\
    );
\tmp_reg_1503[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[11]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[10]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(10)
    );
\tmp_reg_1503[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_1503[12]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_reg_1503[10]_i_3_n_7\,
      I3 => shift_read_reg_1106_pp0_iter4_reg(2),
      I4 => \tmp_reg_1503[10]_i_4_n_7\,
      O => \tmp_reg_1503[10]_i_2_n_7\
    );
\tmp_reg_1503[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_90,
      O => \tmp_reg_1503[10]_i_3_n_7\
    );
\tmp_reg_1503[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_94,
      O => \tmp_reg_1503[10]_i_4_n_7\
    );
\tmp_reg_1503[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[12]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[11]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(11)
    );
\tmp_reg_1503[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_reg_1503[13]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_reg_1503[11]_i_3_n_7\,
      O => \tmp_reg_1503[11]_i_2_n_7\
    );
\tmp_reg_1503[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_93,
      O => \tmp_reg_1503[11]_i_3_n_7\
    );
\tmp_reg_1503[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[13]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[12]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(12)
    );
\tmp_reg_1503[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_reg_1503[14]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_reg_1503[12]_i_3_n_7\,
      O => \tmp_reg_1503[12]_i_2_n_7\
    );
\tmp_reg_1503[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_92,
      O => \tmp_reg_1503[12]_i_3_n_7\
    );
\tmp_reg_1503[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[14]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[13]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(13)
    );
\tmp_reg_1503[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_reg_1503[15]_i_4_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_reg_1503[13]_i_3_n_7\,
      O => \tmp_reg_1503[13]_i_2_n_7\
    );
\tmp_reg_1503[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_91,
      O => \tmp_reg_1503[13]_i_3_n_7\
    );
\tmp_reg_1503[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[15]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[14]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(14)
    );
\tmp_reg_1503[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_reg_1503[16]_i_4_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_reg_1503[14]_i_3_n_7\,
      O => \tmp_reg_1503[14]_i_2_n_7\
    );
\tmp_reg_1503[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_90,
      O => \tmp_reg_1503[14]_i_3_n_7\
    );
\tmp_reg_1503[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[16]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[15]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(15)
    );
\tmp_reg_1503[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_reg_1503[15]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_reg_1503[15]_i_4_n_7\,
      O => \tmp_reg_1503[15]_i_2_n_7\
    );
\tmp_reg_1503[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_87,
      O => \tmp_reg_1503[15]_i_3_n_7\
    );
\tmp_reg_1503[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_89,
      O => \tmp_reg_1503[15]_i_4_n_7\
    );
\tmp_reg_1503[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[17]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[16]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(16)
    );
\tmp_reg_1503[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_reg_1503[16]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_reg_1503[16]_i_4_n_7\,
      O => \tmp_reg_1503[16]_i_2_n_7\
    );
\tmp_reg_1503[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_86,
      O => \tmp_reg_1503[16]_i_3_n_7\
    );
\tmp_reg_1503[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(2),
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_88,
      O => \tmp_reg_1503[16]_i_4_n_7\
    );
\tmp_reg_1503[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[18]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[17]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(17)
    );
\tmp_reg_1503[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(1),
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_87,
      O => \tmp_reg_1503[17]_i_2_n_7\
    );
\tmp_reg_1503[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000004"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(0),
      I1 => \tmp_reg_1503[18]_i_2_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(7),
      I3 => shift_read_reg_1106_pp0_iter4_reg(5),
      I4 => shift_read_reg_1106_pp0_iter4_reg(6),
      I5 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(18)
    );
\tmp_reg_1503[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(1),
      I1 => shift_read_reg_1106_pp0_iter4_reg(2),
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => \^p\(0),
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_86,
      O => \tmp_reg_1503[18]_i_2_n_7\
    );
\tmp_reg_1503[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[2]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[1]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(1)
    );
\tmp_reg_1503[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[7]_i_4_n_7\,
      I1 => \tmp_reg_1503[3]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[5]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[1]_i_3_n_7\,
      O => \tmp_reg_1503[1]_i_2_n_7\
    );
\tmp_reg_1503[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_95,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_87,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_103,
      O => \tmp_reg_1503[1]_i_3_n_7\
    );
\tmp_reg_1503[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[3]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[2]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(2)
    );
\tmp_reg_1503[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[8]_i_4_n_7\,
      I1 => \tmp_reg_1503[4]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[6]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[2]_i_3_n_7\,
      O => \tmp_reg_1503[2]_i_2_n_7\
    );
\tmp_reg_1503[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_94,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_86,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_102,
      O => \tmp_reg_1503[2]_i_3_n_7\
    );
\tmp_reg_1503[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[4]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[3]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(3)
    );
\tmp_reg_1503[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[9]_i_4_n_7\,
      I1 => \tmp_reg_1503[5]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[7]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[3]_i_3_n_7\,
      O => \tmp_reg_1503[3]_i_2_n_7\
    );
\tmp_reg_1503[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_101,
      O => \tmp_reg_1503[3]_i_3_n_7\
    );
\tmp_reg_1503[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[5]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[4]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(4)
    );
\tmp_reg_1503[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[10]_i_4_n_7\,
      I1 => \tmp_reg_1503[6]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[8]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[4]_i_3_n_7\,
      O => \tmp_reg_1503[4]_i_2_n_7\
    );
\tmp_reg_1503[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_100,
      O => \tmp_reg_1503[4]_i_3_n_7\
    );
\tmp_reg_1503[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[6]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[5]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(5)
    );
\tmp_reg_1503[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[7]_i_3_n_7\,
      I1 => \tmp_reg_1503[7]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[9]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[5]_i_3_n_7\,
      O => \tmp_reg_1503[5]_i_2_n_7\
    );
\tmp_reg_1503[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_99,
      O => \tmp_reg_1503[5]_i_3_n_7\
    );
\tmp_reg_1503[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[7]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[6]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(6)
    );
\tmp_reg_1503[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[8]_i_3_n_7\,
      I1 => \tmp_reg_1503[8]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[10]_i_4_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[6]_i_3_n_7\,
      O => \tmp_reg_1503[6]_i_2_n_7\
    );
\tmp_reg_1503[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_98,
      O => \tmp_reg_1503[6]_i_3_n_7\
    );
\tmp_reg_1503[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[8]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[7]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(7)
    );
\tmp_reg_1503[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[9]_i_3_n_7\,
      I1 => \tmp_reg_1503[9]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[7]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[7]_i_4_n_7\,
      O => \tmp_reg_1503[7]_i_2_n_7\
    );
\tmp_reg_1503[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_93,
      O => \tmp_reg_1503[7]_i_3_n_7\
    );
\tmp_reg_1503[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_97,
      O => \tmp_reg_1503[7]_i_4_n_7\
    );
\tmp_reg_1503[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[9]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[8]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(8)
    );
\tmp_reg_1503[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[10]_i_3_n_7\,
      I1 => \tmp_reg_1503[10]_i_4_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[8]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_reg_1503[8]_i_4_n_7\,
      O => \tmp_reg_1503[8]_i_2_n_7\
    );
\tmp_reg_1503[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_92,
      O => \tmp_reg_1503[8]_i_3_n_7\
    );
\tmp_reg_1503[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_96,
      O => \tmp_reg_1503[8]_i_4_n_7\
    );
\tmp_reg_1503[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[10]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_reg_1503[9]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(9)
    );
\tmp_reg_1503[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_reg_1503[11]_i_3_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(1),
      I2 => \tmp_reg_1503[9]_i_3_n_7\,
      I3 => shift_read_reg_1106_pp0_iter4_reg(2),
      I4 => \tmp_reg_1503[9]_i_4_n_7\,
      O => \tmp_reg_1503[9]_i_2_n_7\
    );
\tmp_reg_1503[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(3),
      I1 => \^p\(0),
      I2 => shift_read_reg_1106_pp0_iter4_reg(4),
      I3 => p_reg_reg_n_91,
      O => \tmp_reg_1503[9]_i_3_n_7\
    );
\tmp_reg_1503[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => shift_read_reg_1106_pp0_iter4_reg(3),
      I2 => \^p\(0),
      I3 => shift_read_reg_1106_pp0_iter4_reg(4),
      I4 => p_reg_reg_n_95,
      O => \tmp_reg_1503[9]_i_4_n_7\
    );
\tmp_sum_reg_1498[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_reg_1498[1]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_reg_1498[0]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => D(0)
    );
\tmp_sum_reg_1498[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_sum_reg_1498[6]_i_3_n_7\,
      I1 => \tmp_sum_reg_1498[2]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_reg_1498[4]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_reg_1498[0]_i_3_n_7\,
      O => \tmp_sum_reg_1498[0]_i_2_n_7\
    );
\tmp_sum_reg_1498[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => p_reg_reg_n_104,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_96,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_112,
      O => \tmp_sum_reg_1498[0]_i_3_n_7\
    );
\tmp_sum_reg_1498[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_reg_1498[2]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_reg_1498[1]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => D(1)
    );
\tmp_sum_reg_1498[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_sum_reg_1498[7]_i_3_n_7\,
      I1 => \tmp_sum_reg_1498[3]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_reg_1498[5]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_reg_1498[1]_i_3_n_7\,
      O => \tmp_sum_reg_1498[1]_i_2_n_7\
    );
\tmp_sum_reg_1498[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => p_reg_reg_n_103,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_95,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_111,
      O => \tmp_sum_reg_1498[1]_i_3_n_7\
    );
\tmp_sum_reg_1498[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_reg_1498[3]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_reg_1498[2]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => D(2)
    );
\tmp_sum_reg_1498[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[0]_i_3_n_7\,
      I1 => \tmp_sum_reg_1498[4]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_reg_1498[6]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_reg_1498[2]_i_3_n_7\,
      O => \tmp_sum_reg_1498[2]_i_2_n_7\
    );
\tmp_sum_reg_1498[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => p_reg_reg_n_102,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_94,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_110,
      O => \tmp_sum_reg_1498[2]_i_3_n_7\
    );
\tmp_sum_reg_1498[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_reg_1498[4]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_reg_1498[3]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => D(3)
    );
\tmp_sum_reg_1498[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[1]_i_3_n_7\,
      I1 => \tmp_sum_reg_1498[5]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_sum_reg_1498[7]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_reg_1498[3]_i_3_n_7\,
      O => \tmp_sum_reg_1498[3]_i_2_n_7\
    );
\tmp_sum_reg_1498[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_101,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_93,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_109,
      O => \tmp_sum_reg_1498[3]_i_3_n_7\
    );
\tmp_sum_reg_1498[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_reg_1498[5]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_reg_1498[4]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => D(4)
    );
\tmp_sum_reg_1498[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[2]_i_3_n_7\,
      I1 => \tmp_sum_reg_1498[6]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[0]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_reg_1498[4]_i_3_n_7\,
      O => \tmp_sum_reg_1498[4]_i_2_n_7\
    );
\tmp_sum_reg_1498[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_100,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_92,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_108,
      O => \tmp_sum_reg_1498[4]_i_3_n_7\
    );
\tmp_sum_reg_1498[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_reg_1498[6]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_reg_1498[5]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => D(5)
    );
\tmp_sum_reg_1498[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[3]_i_3_n_7\,
      I1 => \tmp_sum_reg_1498[7]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[1]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_reg_1498[5]_i_3_n_7\,
      O => \tmp_sum_reg_1498[5]_i_2_n_7\
    );
\tmp_sum_reg_1498[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_99,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_91,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_107,
      O => \tmp_sum_reg_1498[5]_i_3_n_7\
    );
\tmp_sum_reg_1498[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_sum_reg_1498[7]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_reg_1498[6]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => D(6)
    );
\tmp_sum_reg_1498[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[4]_i_3_n_7\,
      I1 => \tmp_reg_1503[0]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[2]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_reg_1498[6]_i_3_n_7\,
      O => \tmp_sum_reg_1498[6]_i_2_n_7\
    );
\tmp_sum_reg_1498[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_98,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_90,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_106,
      O => \tmp_sum_reg_1498[6]_i_3_n_7\
    );
\tmp_sum_reg_1498[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_reg_1503[0]_i_2_n_7\,
      I1 => shift_read_reg_1106_pp0_iter4_reg(0),
      I2 => \tmp_sum_reg_1498[7]_i_2_n_7\,
      I3 => \tmp_reg_1503_reg[17]\,
      I4 => \^p\(0),
      O => D(7)
    );
\tmp_sum_reg_1498[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_reg_1503[5]_i_3_n_7\,
      I1 => \tmp_reg_1503[1]_i_3_n_7\,
      I2 => shift_read_reg_1106_pp0_iter4_reg(1),
      I3 => \tmp_reg_1503[3]_i_3_n_7\,
      I4 => shift_read_reg_1106_pp0_iter4_reg(2),
      I5 => \tmp_sum_reg_1498[7]_i_3_n_7\,
      O => \tmp_sum_reg_1498[7]_i_2_n_7\
    );
\tmp_sum_reg_1498[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_reg_reg_n_97,
      I2 => shift_read_reg_1106_pp0_iter4_reg(3),
      I3 => p_reg_reg_n_89,
      I4 => shift_read_reg_1106_pp0_iter4_reg(4),
      I5 => p_reg_reg_n_105,
      O => \tmp_sum_reg_1498[7]_i_3_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both is
  port (
    img_out_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    xfMat2axis_24_16_3840_2160_1_U0_ap_done : out STD_LOGIC;
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    mOutPtr17_out_0 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    imgOutput_data_empty_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgOutput_rows_channel_empty_n : in STD_LOGIC;
    imgOutput_cols_channel_empty_n : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_1 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_7\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_7\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_7\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\ : STD_LOGIC;
  signal \^img_out_tready_int_regslice\ : STD_LOGIC;
  signal \^xfmat2axis_24_16_3840_2160_1_u0_ap_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \img_out_TDATA[0]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \img_out_TDATA[10]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \img_out_TDATA[11]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \img_out_TDATA[12]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \img_out_TDATA[13]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \img_out_TDATA[14]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \img_out_TDATA[15]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \img_out_TDATA[16]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \img_out_TDATA[17]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \img_out_TDATA[18]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \img_out_TDATA[19]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \img_out_TDATA[1]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \img_out_TDATA[20]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \img_out_TDATA[21]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \img_out_TDATA[22]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \img_out_TDATA[23]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \img_out_TDATA[2]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \img_out_TDATA[3]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \img_out_TDATA[4]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \img_out_TDATA[5]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \img_out_TDATA[6]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \img_out_TDATA[7]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \img_out_TDATA[8]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \img_out_TDATA[9]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \j_fu_74[11]_i_1\ : label is "soft_lutpair212";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  img_out_TREADY_int_regslice <= \^img_out_tready_int_regslice\;
  xfMat2axis_24_16_3840_2160_1_U0_ap_done <= \^xfmat2axis_24_16_3840_2160_1_u0_ap_done\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^img_out_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_7_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_7_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_7_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_7_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_7_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_7_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_7_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_7_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_7_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_7_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_7_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_7_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_7_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_7_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_7_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_7_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_7_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_7_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_7_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_7_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_7_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_7_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_7_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_7_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^img_out_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_7_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_7_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_7_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_7_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_7_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_7_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_7_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_7_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_7_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_7_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_7_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_7_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_7_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_7_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_7_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_7_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_7_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_7_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_7_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_7_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_7_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_7_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_7_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_7_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_7\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_7\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^img_out_tready_int_regslice\,
      I2 => Q(2),
      I3 => imgOutput_data_empty_n,
      I4 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_7\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_7\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF5F5F5FC0000000"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^img_out_tready_int_regslice\,
      I3 => Q(2),
      I4 => imgOutput_data_empty_n,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__2_n_7\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => imgOutput_data_empty_n,
      I1 => Q(2),
      I2 => \^img_out_tready_int_regslice\,
      I3 => ap_enable_reg_pp0_iter1,
      O => xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF5555"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => Q(2),
      I2 => imgOutput_data_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^img_out_tready_int_regslice\,
      I5 => img_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(2),
      I1 => \^img_out_tready_int_regslice\,
      I2 => imgOutput_data_empty_n,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_7\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^img_out_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => imgOutput_rows_channel_empty_n,
      I1 => imgOutput_cols_channel_empty_n,
      I2 => \^xfmat2axis_24_16_3840_2160_1_u0_ap_done\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^img_out_tready_int_regslice\,
      I1 => Q(2),
      I2 => imgOutput_data_empty_n,
      O => \B_V_data_1_state_reg[1]_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm[2]_i_2__0_n_7\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E040EF40"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm[2]_i_3__1_n_7\,
      I2 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I3 => Q(2),
      I4 => ap_done_cache,
      O => \ap_CS_fsm[2]_i_2__0_n_7\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => Q(2),
      I1 => imgOutput_data_empty_n,
      I2 => \^img_out_tready_int_regslice\,
      I3 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[2]_i_3__1_n_7\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F444444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => img_out_TREADY,
      I4 => \^img_out_tready_int_regslice\,
      I5 => Q(3),
      O => D(2)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I1 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I2 => ap_done_cache,
      O => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
    );
\ap_enable_reg_pp0_iter1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \^img_out_tready_int_regslice\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      I4 => ap_loop_init_int,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => imgOutput_data_empty_n,
      I1 => Q(2),
      I2 => \^img_out_tready_int_regslice\,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_subdone\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF00000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^img_out_tready_int_regslice\,
      I3 => Q(3),
      I4 => imgOutput_rows_channel_empty_n,
      I5 => push_1,
      O => mOutPtr17_out
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF00000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^img_out_tready_int_regslice\,
      I3 => Q(3),
      I4 => imgOutput_cols_channel_empty_n,
      I5 => push_2,
      O => mOutPtr17_out_0
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^img_out_tready_int_regslice\,
      I3 => Q(3),
      I4 => imgOutput_rows_channel_empty_n,
      I5 => push_1,
      O => \B_V_data_1_state_reg[0]_1\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^img_out_tready_int_regslice\,
      I3 => Q(3),
      I4 => imgOutput_cols_channel_empty_n,
      I5 => push_2,
      O => \B_V_data_1_state_reg[0]_2\
    );
grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(0),
      I1 => Q(1),
      I2 => \grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I3 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\img_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[0]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(0)
    );
\img_out_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[10]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(10)
    );
\img_out_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[11]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(11)
    );
\img_out_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[12]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(12)
    );
\img_out_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[13]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(13)
    );
\img_out_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[14]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(14)
    );
\img_out_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[15]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(15)
    );
\img_out_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[16]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(16)
    );
\img_out_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[17]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(17)
    );
\img_out_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[18]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(18)
    );
\img_out_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[19]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(19)
    );
\img_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[1]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(1)
    );
\img_out_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[20]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(20)
    );
\img_out_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[21]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(21)
    );
\img_out_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[22]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(22)
    );
\img_out_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[23]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(23)
    );
\img_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[2]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(2)
    );
\img_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[3]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(3)
    );
\img_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[4]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(4)
    );
\img_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[5]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(5)
    );
\img_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[6]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(6)
    );
\img_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[7]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(7)
    );
\img_out_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[8]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(8)
    );
\img_out_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[9]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(9)
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => \^img_out_tready_int_regslice\,
      I3 => Q(3),
      O => \^xfmat2axis_24_16_3840_2160_1_u0_ap_done\
    );
\j_fu_74[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
\j_fu_74[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA00000000"
    )
        port map (
      I0 => CO(0),
      I1 => imgOutput_data_empty_n,
      I2 => Q(2),
      I3 => \^img_out_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => E(0)
    );
\j_fu_74[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000555500000000"
    )
        port map (
      I0 => CO(0),
      I1 => imgOutput_data_empty_n,
      I2 => Q(2),
      I3 => \^img_out_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1\
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => imgOutput_data_empty_n,
      I1 => Q(2),
      I2 => \^img_out_tready_int_regslice\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => push,
      I5 => \mOutPtr_reg[0]\(0),
      O => empty_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both_39 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    img_in_TVALID_int_regslice : out STD_LOGIC;
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_in_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    imgInput_data_full_n : in STD_LOGIC;
    img_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both_39 : entity is "Filter2d_accel_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both_39 is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_7_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_7_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_7 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_7 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_7\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__2_n_7\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^grp_axis2xfmat_24_16_3840_2160_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal img_in_TREADY_int_regslice : STD_LOGIC;
  signal \^img_in_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_data_reg_138[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \axi_data_reg_138[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \axi_data_reg_138[11]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \axi_data_reg_138[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \axi_data_reg_138[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \axi_data_reg_138[14]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \axi_data_reg_138[15]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \axi_data_reg_138[16]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \axi_data_reg_138[17]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \axi_data_reg_138[18]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \axi_data_reg_138[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \axi_data_reg_138[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \axi_data_reg_138[20]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \axi_data_reg_138[21]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \axi_data_reg_138[22]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \axi_data_reg_138[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \axi_data_reg_138[23]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \axi_data_reg_138[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \axi_data_reg_138[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \axi_data_reg_138[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \axi_data_reg_138[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \axi_data_reg_138[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \axi_data_reg_138[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \axi_data_reg_138[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \axi_data_reg_138[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \j_02_fu_60[11]_i_2\ : label is "soft_lutpair68";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(0) <= \^grp_axis2xfmat_24_16_3840_2160_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0);
  img_in_TVALID_int_regslice <= \^img_in_tvalid_int_regslice\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^img_in_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[23]_i_1__0_n_7\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_7_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_7_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_7_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_7_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_7_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_7_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_7_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_7_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_7_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_7_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_7_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_7_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_7_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_7_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_7_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_7_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_7_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_7_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_7_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_7_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_7_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_7_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_7_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[23]_i_1__0_n_7\,
      D => img_in_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_7_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^img_in_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_7_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_7_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_7_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_7_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_7_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_7_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_7_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_7_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_7_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_7_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_7_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_7_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_7_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_7_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_7_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_7_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_7_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_7_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_7_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_7_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_7_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_7_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_7_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_in_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_7_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_axis2xfmat_24_16_3840_2160_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0),
      I2 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^img_in_tvalid_int_regslice\,
      I4 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_7
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_7,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_in_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_7
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_7,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => img_in_TREADY_int_regslice,
      I2 => img_in_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^img_in_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1_n_7\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000008000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I2 => \^img_in_tvalid_int_regslice\,
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => imgInput_data_full_n,
      O => img_in_TREADY_int_regslice
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_axis2xfmat_24_16_3840_2160_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0),
      I2 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^img_in_tvalid_int_regslice\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => img_in_TVALID,
      O => \B_V_data_1_state[1]_i_1__2_n_7\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_7\,
      Q => \^img_in_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__2_n_7\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_in_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => imgInput_data_full_n,
      I5 => Q(0),
      O => push
    );
\axi_data_reg_138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_reg_138[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[10]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_reg_138[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[11]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_reg_138[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[12]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_reg_138[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[13]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_reg_138[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[14]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_reg_138[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[15]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_reg_138[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[16]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_reg_138[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[17]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_reg_138[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[18]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_reg_138[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[19]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_reg_138[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[1]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_reg_138[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[20]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_reg_138[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[21]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_reg_138[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[22]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_reg_138[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D000D0"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_in_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => imgInput_data_full_n,
      O => \^grp_axis2xfmat_24_16_3840_2160_1_pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg\(0)
    );
\axi_data_reg_138[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[23]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_reg_138[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[2]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_reg_138[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[3]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_reg_138[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[4]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_reg_138[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[5]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_reg_138[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[6]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_reg_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[7]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_reg_138[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[8]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_reg_138[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_7_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_7_[9]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\j_02_fu_60[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I1 => \^img_in_tvalid_int_regslice\,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => imgInput_data_full_n,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized1\ is
  port (
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read : in STD_LOGIC;
    axi_last_reg_196 : in STD_LOGIC;
    imgOutput_data_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TREADY_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized1\ : entity is "Filter2d_accel_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_7\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_7\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_7\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_7\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_7_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_7_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__1\ : label is "soft_lutpair226";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_reg_196,
      I1 => \B_V_data_1_state_reg_n_7_[0]\,
      I2 => \B_V_data_1_state_reg_n_7_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_7\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_7\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => axi_last_reg_196,
      I1 => \B_V_data_1_state_reg_n_7_[0]\,
      I2 => \B_V_data_1_state_reg_n_7_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_7\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_7\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_7_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_7\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_7\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_7_[1]\,
      I1 => imgOutput_data_empty_n,
      I2 => Q(0),
      I3 => img_out_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_7\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_7\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7C0"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_7_[1]\,
      I2 => xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
      I3 => \B_V_data_1_state_reg_n_7_[0]\,
      O => \B_V_data_1_state[0]_i_1__1_n_7\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF755"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_7_[1]\,
      I4 => img_out_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_7\,
      Q => \B_V_data_1_state_reg_n_7_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_7_[1]\,
      R => ap_rst_n_inv
    );
\img_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => img_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized2\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_78_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_78_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_condition_pp0_exit_iter0_state2 : out STD_LOGIC;
    \i_fu_78_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel0 : out STD_LOGIC;
    \i_fu_78_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_78_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_78_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \first_iter_0_reg_158_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    \i_fu_78_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_78_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln833_reg_485_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lfilter_7_fu_114_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_74_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    filter_TVALID : in STD_LOGIC;
    first_iter_0_reg_158 : in STD_LOGIC;
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start : in STD_LOGIC;
    icmp_ln833_reg_485 : in STD_LOGIC;
    \icmp_ln833_reg_485_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    imgInput_rows_c_empty_n : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC;
    imgInput_cols_c_empty_n : in STD_LOGIC;
    filter_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized2\ : entity is "Filter2d_accel_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized2\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_7\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_7\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_condition_pp0_exit_iter0_state2\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal filter_TVALID_int_regslice : STD_LOGIC;
  signal \j_fu_74[1]_i_4_n_7\ : STD_LOGIC;
  signal \lfilter_4_fu_102[15]_i_3_n_7\ : STD_LOGIC;
  signal \p_src_mat_rows_load22_fu_122[15]_i_3_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \j_fu_74[1]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \lfilter_1_fu_90[15]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \lfilter_2_fu_94[15]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \lfilter_3_fu_98[15]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[10]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[11]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[12]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[13]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[14]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[8]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \lfilter_4_fu_102[9]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \lfilter_5_fu_106[15]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \lfilter_6_fu_110[15]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \lfilter_7_fu_114[15]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \lfilter_8_fu_118[15]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \lfilter_fu_86[15]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \p_src_mat_rows_load22_fu_122[15]_i_3\ : label is "soft_lutpair182";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_condition_pp0_exit_iter0_state2 <= \^ap_condition_pp0_exit_iter0_state2\;
  empty_n_reg <= \^empty_n_reg\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => filter_TVALID_int_regslice,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => filter_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => filter_TVALID_int_regslice,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => filter_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_7\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_7\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => filter_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_7\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_7\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => filter_TVALID,
      I2 => filter_TVALID_int_regslice,
      I3 => \^b_v_data_1_sel0\,
      O => \B_V_data_1_state[0]_i_1__0_n_7\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => filter_TVALID_int_regslice,
      I1 => \^b_v_data_1_sel0\,
      I2 => filter_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_7\,
      Q => filter_TVALID_int_regslice,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln833_reg_485_reg[0]_0\(1),
      I1 => \icmp_ln833_reg_485_reg[0]_0\(0),
      I2 => \icmp_ln833_reg_485_reg[0]_0\(3),
      I3 => \icmp_ln833_reg_485_reg[0]_0\(2),
      O => \^ap_condition_pp0_exit_iter0_state2\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => imgInput_rows_c_empty_n,
      I1 => shift_c_empty_n,
      I2 => imgInput_cols_c_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      I4 => first_iter_0_reg_158,
      O => \^empty_n_reg\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD00000000000"
    )
        port map (
      I0 => \^ap_condition_pp0_exit_iter0_state2\,
      I1 => \p_src_mat_rows_load22_fu_122[15]_i_3_n_7\,
      I2 => \j_fu_74_reg[1]\(0),
      I3 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[0]\
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4000000000"
    )
        port map (
      I0 => SR(0),
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      I2 => \j_fu_74[1]_i_4_n_7\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_reg_2,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
\first_iter_0_reg_158[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEA00EAEA"
    )
        port map (
      I0 => first_iter_0_reg_158,
      I1 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      I2 => \j_fu_74_reg[1]\(0),
      I3 => icmp_ln833_reg_485,
      I4 => ap_enable_reg_pp0_iter1_reg_1,
      I5 => \p_src_mat_rows_load22_fu_122[15]_i_3_n_7\,
      O => \first_iter_0_reg_158_reg[0]\
    );
\icmp_ln833_reg_485[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B888888"
    )
        port map (
      I0 => icmp_ln833_reg_485,
      I1 => \p_src_mat_rows_load22_fu_122[15]_i_3_n_7\,
      I2 => \icmp_ln833_reg_485_reg[0]_0\(1),
      I3 => \icmp_ln833_reg_485_reg[0]_0\(0),
      I4 => \icmp_ln833_reg_485_reg[0]_0\(3),
      I5 => \icmp_ln833_reg_485_reg[0]_0\(2),
      O => \icmp_ln833_reg_485_reg[0]\
    );
\j_fu_74[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \j_fu_74_reg[1]\(1),
      I1 => \j_fu_74[1]_i_4_n_7\,
      I2 => \^ap_condition_pp0_exit_iter0_state2\,
      I3 => ap_enable_reg_pp0_iter0,
      O => \^b_v_data_1_sel0\
    );
\j_fu_74[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => \^ap_condition_pp0_exit_iter0_state2\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => filter_TVALID_int_regslice,
      O => \j_fu_74[1]_i_4_n_7\
    );
\lfilter_1_fu_90[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \lfilter_4_fu_102[15]_i_3_n_7\,
      I1 => Q(0),
      I2 => \lfilter_7_fu_114_reg[0]\(0),
      I3 => \lfilter_7_fu_114_reg[0]\(1),
      I4 => Q(1),
      O => \i_fu_78_reg[0]\(0)
    );
\lfilter_2_fu_94[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => Q(0),
      I2 => \lfilter_7_fu_114_reg[0]\(0),
      I3 => \lfilter_7_fu_114_reg[0]\(1),
      I4 => Q(1),
      O => \i_fu_78_reg[0]_1\(0)
    );
\lfilter_3_fu_98[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \lfilter_7_fu_114_reg[0]\(1),
      I3 => \lfilter_7_fu_114_reg[0]\(0),
      I4 => \^b_v_data_1_sel0\,
      O => \i_fu_78_reg[1]_0\(0)
    );
\lfilter_4_fu_102[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => D(0)
    );
\lfilter_4_fu_102[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => D(10)
    );
\lfilter_4_fu_102[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => D(11)
    );
\lfilter_4_fu_102[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => D(12)
    );
\lfilter_4_fu_102[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => D(13)
    );
\lfilter_4_fu_102[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => D(14)
    );
\lfilter_4_fu_102[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008015"
    )
        port map (
      I0 => Q(1),
      I1 => \lfilter_7_fu_114_reg[0]\(1),
      I2 => \lfilter_7_fu_114_reg[0]\(0),
      I3 => Q(0),
      I4 => \lfilter_4_fu_102[15]_i_3_n_7\,
      O => \i_fu_78_reg[1]\(0)
    );
\lfilter_4_fu_102[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => D(15)
    );
\lfilter_4_fu_102[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \j_fu_74[1]_i_4_n_7\,
      I1 => \^ap_condition_pp0_exit_iter0_state2\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \j_fu_74_reg[1]\(1),
      I4 => \lfilter_7_fu_114_reg[0]\(1),
      I5 => \lfilter_7_fu_114_reg[0]\(0),
      O => \lfilter_4_fu_102[15]_i_3_n_7\
    );
\lfilter_4_fu_102[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => D(1)
    );
\lfilter_4_fu_102[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => D(2)
    );
\lfilter_4_fu_102[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => D(3)
    );
\lfilter_4_fu_102[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => D(4)
    );
\lfilter_4_fu_102[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => D(5)
    );
\lfilter_4_fu_102[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => D(6)
    );
\lfilter_4_fu_102[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => D(7)
    );
\lfilter_4_fu_102[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => D(8)
    );
\lfilter_4_fu_102[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => D(9)
    );
\lfilter_5_fu_106[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \lfilter_7_fu_114_reg[0]\(0),
      I3 => \lfilter_7_fu_114_reg[0]\(1),
      I4 => \^b_v_data_1_sel0\,
      O => \i_fu_78_reg[1]_1\(0)
    );
\lfilter_6_fu_110[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => \lfilter_7_fu_114_reg[0]\(1),
      I2 => \lfilter_7_fu_114_reg[0]\(0),
      I3 => \^b_v_data_1_sel0\,
      O => \i_fu_78_reg[1]_3\(0)
    );
\lfilter_7_fu_114[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => Q(0),
      I1 => \lfilter_7_fu_114_reg[0]\(0),
      I2 => \lfilter_7_fu_114_reg[0]\(1),
      I3 => Q(1),
      I4 => \lfilter_4_fu_102[15]_i_3_n_7\,
      O => E(0)
    );
\lfilter_8_fu_118[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => Q(1),
      I1 => \lfilter_7_fu_114_reg[0]\(0),
      I2 => \lfilter_7_fu_114_reg[0]\(1),
      I3 => \^b_v_data_1_sel0\,
      O => \i_fu_78_reg[1]_2\(0)
    );
\lfilter_fu_86[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => Q(0),
      I2 => \lfilter_7_fu_114_reg[0]\(0),
      I3 => \lfilter_7_fu_114_reg[0]\(1),
      I4 => Q(1),
      O => \i_fu_78_reg[0]_0\(0)
    );
\p_src_mat_rows_load22_fu_122[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => first_iter_0_reg_158,
      I2 => \p_src_mat_rows_load22_fu_122[15]_i_3_n_7\,
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\p_src_mat_rows_load22_fu_122[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \j_fu_74[1]_i_4_n_7\,
      I1 => \j_fu_74_reg[1]\(1),
      O => \p_src_mat_rows_load22_fu_122[15]_i_3_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 is
  port (
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start : out STD_LOGIC;
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_idle : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    imgOutput_rows_channel_empty_n : in STD_LOGIC;
    imgOutput_cols_channel_empty_n : in STD_LOGIC;
    imgInput_cols_c10_channel_empty_n : in STD_LOGIC;
    imgInput_rows_c9_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr17_out : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 is
  signal \empty_n_i_1__8_n_7\ : STD_LOGIC;
  signal \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_ap_start\ : STD_LOGIC;
  signal \full_n_i_1__8_n_7\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_7 : STD_LOGIC;
  signal int_ap_idle_i_4_n_7 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3_n_7\ : STD_LOGIC;
  signal \^start_for_filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_ap_idle_i_4 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \j_fu_74[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair206";
begin
  filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start <= \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_ap_start\;
  start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n <= \^start_for_filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_full_n\;
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFF0000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      I4 => mOutPtr17_out,
      I5 => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_ap_start\,
      O => \empty_n_i_1__8_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_7\,
      Q => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFF00FF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr17_out,
      I4 => full_n_reg_0,
      I5 => \^start_for_filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_full_n\,
      O => \full_n_i_1__8_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_7\,
      Q => \^start_for_filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => int_ap_idle_i_2_n_7,
      I1 => imgOutput_rows_channel_empty_n,
      I2 => imgOutput_cols_channel_empty_n,
      I3 => imgInput_cols_c10_channel_empty_n,
      I4 => imgInput_rows_c9_channel_empty_n,
      I5 => int_ap_idle_reg,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202020"
    )
        port map (
      I0 => int_ap_idle_i_4_n_7,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => int_ap_idle_reg_0(0),
      I3 => imgInput_cols_c10_channel_empty_n,
      I4 => imgInput_rows_c9_channel_empty_n,
      O => int_ap_idle_i_2_n_7
    );
int_ap_idle_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440000"
    )
        port map (
      I0 => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_ap_start\,
      I1 => Q(0),
      I2 => imgOutput_rows_channel_empty_n,
      I3 => imgOutput_cols_channel_empty_n,
      I4 => int_ap_idle_i_2_0(0),
      O => int_ap_idle_i_4_n_7
    );
\j_fu_74[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_ap_start\,
      I1 => Q(0),
      O => SR(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55655555"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_start,
      I3 => start_once_reg,
      I4 => \^start_for_filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F90"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr17_out,
      I2 => \mOutPtr[2]_i_3_n_7\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EFF8100"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr17_out,
      I3 => \mOutPtr[2]_i_3_n_7\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_7\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFDF"
    )
        port map (
      I0 => \^start_for_filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_full_n\,
      I1 => start_once_reg,
      I2 => ap_start,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg[0]_1\,
      O => \mOutPtr[2]_i_3_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_7\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \axi_data_reg_138_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln65_fu_107_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln65_fu_107_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln65_fu_107_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_02_fu_60_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_02_fu_60_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    imgInput_data_full_n : in STD_LOGIC;
    img_in_TVALID_int_regslice : in STD_LOGIC;
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr : in STD_LOGIC;
    \icmp_ln65_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln65_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_reg_138_reg[23]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_reg_138_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__1_n_7\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__1_n_8\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__2_n_8\ : STD_LOGIC;
  signal \icmp_ln65_fu_107_p2_carry__2_n_9\ : STD_LOGIC;
  signal icmp_ln65_fu_107_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln65_fu_107_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln65_fu_107_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln65_fu_107_p2_carry_n_9 : STD_LOGIC;
  signal \j_02_fu_60_reg_n_7_[11]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_7_[1]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_7_[3]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_7_[5]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_7_[7]\ : STD_LOGIC;
  signal \j_02_fu_60_reg_n_7_[9]\ : STD_LOGIC;
  signal j_5_fu_113_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_icmp_ln65_fu_107_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln65_fu_107_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln65_fu_107_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln65_fu_107_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln65_fu_107_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln65_fu_107_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln65_fu_107_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln65_fu_107_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A000A000A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^co\(0),
      I2 => imgInput_data_full_n,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => img_in_TVALID_int_regslice,
      I5 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_i_1_n_7
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_7,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\axi_data_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(0),
      Q => \axi_data_reg_138_reg[23]_0\(0),
      R => '0'
    );
\axi_data_reg_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(10),
      Q => \axi_data_reg_138_reg[23]_0\(10),
      R => '0'
    );
\axi_data_reg_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(11),
      Q => \axi_data_reg_138_reg[23]_0\(11),
      R => '0'
    );
\axi_data_reg_138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(12),
      Q => \axi_data_reg_138_reg[23]_0\(12),
      R => '0'
    );
\axi_data_reg_138_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(13),
      Q => \axi_data_reg_138_reg[23]_0\(13),
      R => '0'
    );
\axi_data_reg_138_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(14),
      Q => \axi_data_reg_138_reg[23]_0\(14),
      R => '0'
    );
\axi_data_reg_138_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(15),
      Q => \axi_data_reg_138_reg[23]_0\(15),
      R => '0'
    );
\axi_data_reg_138_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(16),
      Q => \axi_data_reg_138_reg[23]_0\(16),
      R => '0'
    );
\axi_data_reg_138_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(17),
      Q => \axi_data_reg_138_reg[23]_0\(17),
      R => '0'
    );
\axi_data_reg_138_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(18),
      Q => \axi_data_reg_138_reg[23]_0\(18),
      R => '0'
    );
\axi_data_reg_138_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(19),
      Q => \axi_data_reg_138_reg[23]_0\(19),
      R => '0'
    );
\axi_data_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(1),
      Q => \axi_data_reg_138_reg[23]_0\(1),
      R => '0'
    );
\axi_data_reg_138_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(20),
      Q => \axi_data_reg_138_reg[23]_0\(20),
      R => '0'
    );
\axi_data_reg_138_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(21),
      Q => \axi_data_reg_138_reg[23]_0\(21),
      R => '0'
    );
\axi_data_reg_138_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(22),
      Q => \axi_data_reg_138_reg[23]_0\(22),
      R => '0'
    );
\axi_data_reg_138_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(23),
      Q => \axi_data_reg_138_reg[23]_0\(23),
      R => '0'
    );
\axi_data_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(2),
      Q => \axi_data_reg_138_reg[23]_0\(2),
      R => '0'
    );
\axi_data_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(3),
      Q => \axi_data_reg_138_reg[23]_0\(3),
      R => '0'
    );
\axi_data_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(4),
      Q => \axi_data_reg_138_reg[23]_0\(4),
      R => '0'
    );
\axi_data_reg_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(5),
      Q => \axi_data_reg_138_reg[23]_0\(5),
      R => '0'
    );
\axi_data_reg_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(6),
      Q => \axi_data_reg_138_reg[23]_0\(6),
      R => '0'
    );
\axi_data_reg_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(7),
      Q => \axi_data_reg_138_reg[23]_0\(7),
      R => '0'
    );
\axi_data_reg_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(8),
      Q => \axi_data_reg_138_reg[23]_0\(8),
      R => '0'
    );
\axi_data_reg_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_reg_138_reg[23]_1\(0),
      D => \axi_data_reg_138_reg[23]_2\(9),
      Q => \axi_data_reg_138_reg[23]_0\(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_40
     port map (
      CO(0) => \^co\(0),
      D(11 downto 0) => D(11 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      Q(11) => \j_02_fu_60_reg_n_7_[11]\,
      Q(10) => \^q\(5),
      Q(9) => \j_02_fu_60_reg_n_7_[9]\,
      Q(8) => \^q\(4),
      Q(7) => \j_02_fu_60_reg_n_7_[7]\,
      Q(6) => \^q\(3),
      Q(5) => \j_02_fu_60_reg_n_7_[5]\,
      Q(4) => \^q\(2),
      Q(3) => \j_02_fu_60_reg_n_7_[3]\,
      Q(2) => \^q\(1),
      Q(1) => \j_02_fu_60_reg_n_7_[1]\,
      Q(0) => \^q\(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      addr => addr,
      \ap_CS_fsm_reg[0]\(1 downto 0) => \ap_CS_fsm_reg[0]\(1 downto 0),
      \ap_CS_fsm_reg[1]\(2 downto 0) => \ap_CS_fsm_reg[1]_0\(2 downto 0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_loop_init_int_reg_2 => ap_loop_init_int_reg_1,
      ap_loop_init_int_reg_3 => ap_loop_init_int_reg_2,
      ap_loop_init_int_reg_4 => ap_loop_init_int_reg_3,
      ap_loop_init_int_reg_5 => ap_loop_init_int_reg_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clear => clear,
      grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      \icmp_ln65_fu_107_p2_carry__0_i_7\(5 downto 0) => \icmp_ln65_fu_107_p2_carry__0_i_7\(5 downto 0),
      \icmp_ln65_fu_107_p2_carry__0_i_7_0\(5 downto 0) => \icmp_ln65_fu_107_p2_carry__0_i_7_0\(5 downto 0),
      imgInput_data_full_n => imgInput_data_full_n,
      img_in_TVALID_int_regslice => img_in_TVALID_int_regslice,
      \j_02_fu_60_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_15,
      \j_02_fu_60_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      \j_02_fu_60_reg[11]\(11 downto 0) => j_5_fu_113_p2(11 downto 0),
      \j_02_fu_60_reg[11]_0\ => \^ap_enable_reg_pp0_iter1\
    );
grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888F888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => imgInput_data_full_n,
      I5 => \^co\(0),
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln65_fu_107_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln65_fu_107_p2_carry_n_7,
      CO(2) => icmp_ln65_fu_107_p2_carry_n_8,
      CO(1) => icmp_ln65_fu_107_p2_carry_n_9,
      CO(0) => icmp_ln65_fu_107_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      O(3 downto 0) => NLW_icmp_ln65_fu_107_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\icmp_ln65_fu_107_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln65_fu_107_p2_carry_n_7,
      CO(3) => \icmp_ln65_fu_107_p2_carry__0_n_7\,
      CO(2) => \icmp_ln65_fu_107_p2_carry__0_n_8\,
      CO(1) => \icmp_ln65_fu_107_p2_carry__0_n_9\,
      CO(0) => \icmp_ln65_fu_107_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      O(3 downto 0) => \NLW_icmp_ln65_fu_107_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln65_fu_107_p2_carry__1_0\(3 downto 0)
    );
\icmp_ln65_fu_107_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln65_fu_107_p2_carry__0_n_7\,
      CO(3) => \icmp_ln65_fu_107_p2_carry__1_n_7\,
      CO(2) => \icmp_ln65_fu_107_p2_carry__1_n_8\,
      CO(1) => \icmp_ln65_fu_107_p2_carry__1_n_9\,
      CO(0) => \icmp_ln65_fu_107_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln65_fu_107_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln65_fu_107_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln65_fu_107_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln65_fu_107_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln65_fu_107_p2_carry__1_n_7\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln65_fu_107_p2_carry__2_n_8\,
      CO(1) => \icmp_ln65_fu_107_p2_carry__2_n_9\,
      CO(0) => \icmp_ln65_fu_107_p2_carry__2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \j_02_fu_60_reg[11]_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln65_fu_107_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \j_02_fu_60_reg[11]_1\(3 downto 0)
    );
\j_02_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(0),
      Q => \^q\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(10),
      Q => \^q\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(11),
      Q => \j_02_fu_60_reg_n_7_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(1),
      Q => \j_02_fu_60_reg_n_7_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(2),
      Q => \^q\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(3),
      Q => \j_02_fu_60_reg_n_7_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(4),
      Q => \^q\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(5),
      Q => \j_02_fu_60_reg_n_7_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(6),
      Q => \^q\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(7),
      Q => \j_02_fu_60_reg_n_7_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(8),
      Q => \^q\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
\j_02_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_5_fu_113_p2(9),
      Q => \j_02_fu_60_reg_n_7_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_34
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput_data_empty_n : out STD_LOGIC;
    imgInput_data_full_n : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr18_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S is
  signal \empty_n_i_1__1_n_7\ : STD_LOGIC;
  signal \full_n_i_1__1_n_7\ : STD_LOGIC;
  signal \^imginput_data_empty_n\ : STD_LOGIC;
  signal \^imginput_data_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__1_n_7\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_1__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair199";
begin
  imgInput_data_empty_n <= \^imginput_data_empty_n\;
  imgInput_data_full_n <= \^imginput_data_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_Filter2d_accel_fifo_w24_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg_7
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      d0(23 downto 0) => d0(23 downto 0),
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ => \^moutptr_reg[0]_0\(0),
      mOutPtr(0) => mOutPtr(1)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr0,
      I4 => \^imginput_data_empty_n\,
      O => \empty_n_i_1__1_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_7\,
      Q => \^imginput_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF0F00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr18_out,
      I3 => mOutPtr0,
      I4 => \^imginput_data_full_n\,
      O => \full_n_i_1__1_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_7\,
      Q => \^imginput_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6798"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr18_out,
      I2 => mOutPtr0,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_3 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    imgOutput_data_empty_n : out STD_LOGIC;
    imgOutput_data_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_3 : entity is "Filter2d_accel_fifo_w24_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_3 is
  signal \empty_n_i_1__4_n_7\ : STD_LOGIC;
  signal \full_n_i_1__4_n_7\ : STD_LOGIC;
  signal \^imgoutput_data_empty_n\ : STD_LOGIC;
  signal \^imgoutput_data_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__4_n_7\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  imgOutput_data_empty_n <= \^imgoutput_data_empty_n\;
  imgOutput_data_full_n <= \^imgoutput_data_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_Filter2d_accel_fifo_w24_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg
     port map (
      \B_V_data_1_payload_B_reg[23]\ => \^moutptr_reg[0]_0\(0),
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      ap_clk => ap_clk,
      mOutPtr(0) => mOutPtr(1),
      push => push
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
      I3 => \^imgoutput_data_empty_n\,
      I4 => push,
      O => \empty_n_i_1__4_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_7\,
      Q => \^imgoutput_data_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => push,
      I3 => xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
      I4 => \^imgoutput_data_empty_n\,
      I5 => \^imgoutput_data_full_n\,
      O => \full_n_i_1__4_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_7\,
      Q => \^imgoutput_data_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => \^imgoutput_data_empty_n\,
      I3 => xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__4_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addr : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sync_channel_write_imgInput_cols_c10_channel : out STD_LOGIC;
    imgInput_cols_c10_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[0][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    imgInput_cols_c10_channel_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln65_fu_107_p2_carry__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init : in STD_LOGIC;
    icmp_ln65_fu_107_p2_carry : in STD_LOGIC;
    icmp_ln65_fu_107_p2_carry_0 : in STD_LOGIC;
    icmp_ln65_fu_107_p2_carry_1 : in STD_LOGIC;
    icmp_ln65_fu_107_p2_carry_2 : in STD_LOGIC;
    \icmp_ln65_fu_107_p2_carry__0_0\ : in STD_LOGIC;
    \icmp_ln65_fu_107_p2_carry__0_1\ : in STD_LOGIC;
    ap_sync_reg_channel_write_imgInput_cols_c10_channel : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full_n_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S is
  signal \^addr\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_7\ : STD_LOGIC;
  signal \full_n_i_1__0_n_7\ : STD_LOGIC;
  signal \^imginput_cols_c10_channel_empty_n\ : STD_LOGIC;
  signal \^imginput_cols_c10_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_7\ : STD_LOGIC;
  signal push : STD_LOGIC;
begin
  addr <= \^addr\;
  imgInput_cols_c10_channel_empty_n <= \^imginput_cols_c10_channel_empty_n\;
  imgInput_cols_c10_channel_full_n <= \^imginput_cols_c10_channel_full_n\;
U_Filter2d_accel_fifo_w32_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_9
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      D(15 downto 0) => D(15 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][11]_0\(5 downto 0) => \SRL_SIG_reg[0][11]\(5 downto 0),
      \SRL_SIG_reg[0][14]_0\(3 downto 0) => \SRL_SIG_reg[0][14]\(3 downto 0),
      \SRL_SIG_reg[0][22]_0\(3 downto 0) => \SRL_SIG_reg[0][22]\(3 downto 0),
      \SRL_SIG_reg[0][30]_0\(3 downto 0) => \SRL_SIG_reg[0][30]\(3 downto 0),
      \SRL_SIG_reg[0][30]_1\(3 downto 0) => \SRL_SIG_reg[0][30]_0\(3 downto 0),
      \SRL_SIG_reg[0][31]_0\ => \^imginput_cols_c10_channel_full_n\,
      \SRL_SIG_reg[1][22]_0\(3 downto 0) => \SRL_SIG_reg[1][22]\(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_loop_init => ap_loop_init,
      ap_sync_reg_channel_write_imgInput_cols_c10_channel => ap_sync_reg_channel_write_imgInput_cols_c10_channel,
      icmp_ln65_fu_107_p2_carry => \^addr\,
      icmp_ln65_fu_107_p2_carry_0 => icmp_ln65_fu_107_p2_carry,
      icmp_ln65_fu_107_p2_carry_1 => icmp_ln65_fu_107_p2_carry_0,
      icmp_ln65_fu_107_p2_carry_2 => icmp_ln65_fu_107_p2_carry_1,
      icmp_ln65_fu_107_p2_carry_3 => icmp_ln65_fu_107_p2_carry_2,
      \icmp_ln65_fu_107_p2_carry__0\(5 downto 0) => \icmp_ln65_fu_107_p2_carry__0\(5 downto 0),
      \icmp_ln65_fu_107_p2_carry__0_0\ => \icmp_ln65_fu_107_p2_carry__0_0\,
      \icmp_ln65_fu_107_p2_carry__0_1\ => \icmp_ln65_fu_107_p2_carry__0_1\,
      if_din(31 downto 0) => if_din(31 downto 0),
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      push => push
    );
ap_sync_reg_channel_write_imgInput_cols_c10_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_imgInput_cols_c10_channel,
      I1 => \^imginput_cols_c10_channel_full_n\,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_done_reg,
      O => ap_sync_channel_write_imgInput_cols_c10_channel
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => empty_n_reg_0(0),
      I3 => CO(0),
      I4 => \^imginput_cols_c10_channel_empty_n\,
      I5 => push,
      O => \empty_n_i_1__0_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_7\,
      Q => \^imginput_cols_c10_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => full_n_reg_0,
      I4 => \^imginput_cols_c10_channel_empty_n\,
      I5 => \^imginput_cols_c10_channel_full_n\,
      O => \full_n_i_1__0_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_7\,
      Q => \^imginput_cols_c10_channel_full_n\,
      S => ap_rst_n_inv
    );
icmp_ln65_fu_107_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \^addr\
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => empty_n_reg_0(0),
      I1 => CO(0),
      I2 => \^imginput_cols_c10_channel_empty_n\,
      I3 => push,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__0_n_7\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^imginput_cols_c10_channel_empty_n\,
      I3 => CO(0),
      I4 => empty_n_reg_0(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__0_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_7\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput_cols_c_full_n : out STD_LOGIC;
    imgInput_cols_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    imgInput_rows_c_full_n : in STD_LOGIC;
    imgInput_cols_c10_channel_empty_n : in STD_LOGIC;
    imgInput_rows_c9_channel_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_0 : entity is "Filter2d_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_n_i_1__3_n_7\ : STD_LOGIC;
  signal \full_n_i_1__3_n_7\ : STD_LOGIC;
  signal \^imginput_cols_c_empty_n\ : STD_LOGIC;
  signal \^imginput_cols_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair198";
begin
  E(0) <= \^e\(0);
  imgInput_cols_c_empty_n <= \^imginput_cols_c_empty_n\;
  imgInput_cols_c_full_n <= \^imginput_cols_c_full_n\;
U_Filter2d_accel_fifo_w32_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_8
     port map (
      \SRL_SIG_reg[0][15]_0\(0) => \SRL_SIG_reg[0][15]\(0),
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      full_n_reg => \^e\(0),
      if_din(15 downto 0) => if_din(15 downto 0),
      imgInput_cols_c10_channel_empty_n => imgInput_cols_c10_channel_empty_n,
      imgInput_cols_c_full_n => \^imginput_cols_c_full_n\,
      imgInput_rows_c9_channel_empty_n => imgInput_rows_c9_channel_empty_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I3 => \^imginput_cols_c_empty_n\,
      I4 => \^e\(0),
      O => \empty_n_i_1__3_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_7\,
      Q => \^imginput_cols_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^e\(0),
      I3 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I4 => \^imginput_cols_c_empty_n\,
      I5 => \^imginput_cols_c_full_n\,
      O => \full_n_i_1__3_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_7\,
      Q => \^imginput_cols_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I1 => \^imginput_cols_c_empty_n\,
      I2 => \^e\(0),
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_7\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^e\(0),
      I2 => \^imginput_cols_c_empty_n\,
      I3 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__3_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_7\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_1 is
  port (
    sel : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_channel_write_imgInput_rows_c9_channel : out STD_LOGIC;
    imgInput_rows_c9_channel_full_n : out STD_LOGIC;
    imgInput_rows_c9_channel_empty_n : out STD_LOGIC;
    \i_fu_76_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_sync_reg_channel_write_imgInput_rows_c9_channel : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_1 : entity is "Filter2d_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_1 is
  signal U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_25 : STD_LOGIC;
  signal U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_27 : STD_LOGIC;
  signal U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_28 : STD_LOGIC;
  signal addr : STD_LOGIC;
  signal full_n_i_1_n_7 : STD_LOGIC;
  signal \^imginput_rows_c9_channel_empty_n\ : STD_LOGIC;
  signal \^imginput_rows_c9_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal push : STD_LOGIC;
begin
  imgInput_rows_c9_channel_empty_n <= \^imginput_rows_c9_channel_empty_n\;
  imgInput_rows_c9_channel_full_n <= \^imginput_rows_c9_channel_full_n\;
U_Filter2d_accel_fifo_w32_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_6
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][31]_0\ => \^imginput_rows_c9_channel_full_n\,
      addr => addr,
      \ap_CS_fsm_reg[1]\ => U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_25,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_imgInput_rows_c9_channel => ap_sync_reg_channel_write_imgInput_rows_c9_channel,
      \i_fu_76_reg[0]\(0) => \i_fu_76_reg[0]\(0),
      if_din(31 downto 0) => if_din(31 downto 0),
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      \mOutPtr_reg[0]\ => U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_27,
      \mOutPtr_reg[1]\ => U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_28,
      \mOutPtr_reg[1]_0\ => \^imginput_rows_c9_channel_empty_n\,
      \out\(11 downto 0) => \out\(11 downto 0),
      push => push,
      sel => sel
    );
\ap_CS_fsm[2]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => addr
    );
ap_sync_reg_channel_write_imgInput_rows_c9_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_imgInput_rows_c9_channel,
      I1 => \^imginput_rows_c9_channel_full_n\,
      I2 => Block_entry1_proc_U0_ap_start,
      I3 => ap_done_reg,
      O => ap_sync_channel_write_imgInput_rows_c9_channel
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_28,
      Q => \^imginput_rows_c9_channel_empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => full_n_reg_0,
      I4 => \^imginput_rows_c9_channel_empty_n\,
      I5 => \^imginput_rows_c9_channel_full_n\,
      O => full_n_i_1_n_7
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_7,
      Q => \^imginput_rows_c9_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_25,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_27,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_2 is
  port (
    imgInput_rows_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    imgInput_rows_c_full_n : out STD_LOGIC;
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_2 : entity is "Filter2d_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_2 is
  signal \empty_n_i_1__2_n_7\ : STD_LOGIC;
  signal \full_n_i_1__2_n_7\ : STD_LOGIC;
  signal \^imginput_rows_c_empty_n\ : STD_LOGIC;
  signal \^imginput_rows_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair201";
begin
  imgInput_rows_c_empty_n <= \^imginput_rows_c_empty_n\;
  imgInput_rows_c_full_n <= \^imginput_rows_c_full_n\;
U_Filter2d_accel_fifo_w32_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I3 => \^imginput_rows_c_empty_n\,
      I4 => E(0),
      O => \empty_n_i_1__2_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_7\,
      Q => \^imginput_rows_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => E(0),
      I3 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I4 => \^imginput_rows_c_empty_n\,
      I5 => \^imginput_rows_c_full_n\,
      O => \full_n_i_1__2_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_7\,
      Q => \^imginput_rows_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I1 => \^imginput_rows_c_empty_n\,
      I2 => E(0),
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_7\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => E(0),
      I2 => \^imginput_rows_c_empty_n\,
      I3 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__2_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_7\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S is
  port (
    imgOutput_cols_channel_empty_n : out STD_LOGIC;
    imgOutput_cols_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_channel_write_imgOutput_cols_channel_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_imgOutput_cols_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_imgInput_rows_c9_channel : in STD_LOGIC;
    imgInput_rows_c9_channel_full_n : in STD_LOGIC;
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    push : in STD_LOGIC;
    xfMat2axis_24_16_3840_2160_1_U0_ap_done : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S is
  signal \empty_n_i_1__6_n_7\ : STD_LOGIC;
  signal \full_n_i_1__6_n_7\ : STD_LOGIC;
  signal \^imgoutput_cols_channel_empty_n\ : STD_LOGIC;
  signal \^imgoutput_cols_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair202";
begin
  imgOutput_cols_channel_empty_n <= \^imgoutput_cols_channel_empty_n\;
  imgOutput_cols_channel_full_n <= \^imgoutput_cols_channel_full_n\;
U_Filter2d_accel_fifo_w32_d4_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg_5
     port map (
      D(31 downto 0) => D(31 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(3 downto 0) => ap_clk_0(3 downto 0),
      ap_clk_1(3 downto 0) => ap_clk_1(3 downto 0),
      ap_clk_2(3 downto 0) => ap_clk_2(3 downto 0),
      ap_clk_3(3 downto 0) => ap_clk_3(3 downto 0),
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0),
      push => push
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_imgOutput_cols_channel,
      I1 => \^imgoutput_cols_channel_full_n\,
      I2 => ap_sync_reg_channel_write_imgInput_rows_c9_channel,
      I3 => imgInput_rows_c9_channel_full_n,
      I4 => Block_entry1_proc_U0_ap_start,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_imgOutput_cols_channel_reg
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF00FFFFFF00"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => push,
      I4 => \^imgoutput_cols_channel_empty_n\,
      I5 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      O => \empty_n_i_1__6_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_7\,
      Q => \^imgoutput_cols_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr17_out,
      I4 => full_n_reg_0,
      I5 => \^imgoutput_cols_channel_full_n\,
      O => \full_n_i_1__6_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_7\,
      Q => \^imgoutput_cols_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      I1 => \^imgoutput_cols_channel_empty_n\,
      I2 => push,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^imgoutput_cols_channel_empty_n\,
      I3 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => \^imgoutput_cols_channel_empty_n\,
      I4 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_7\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_4 is
  port (
    imgOutput_rows_channel_empty_n : out STD_LOGIC;
    imgOutput_rows_channel_full_n : out STD_LOGIC;
    sel : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_channel_write_imgOutput_rows_channel : out STD_LOGIC;
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry1_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_imgInput_cols_c10_channel : in STD_LOGIC;
    imgInput_cols_c10_channel_full_n : in STD_LOGIC;
    push : in STD_LOGIC;
    xfMat2axis_24_16_3840_2160_1_U0_ap_done : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_4 : entity is "Filter2d_accel_fifo_w32_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_4 is
  signal \^ap_sync_reg_channel_write_imgoutput_rows_channel_reg\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_7\ : STD_LOGIC;
  signal \full_n_i_1__5_n_7\ : STD_LOGIC;
  signal \^imgoutput_rows_channel_empty_n\ : STD_LOGIC;
  signal \^imgoutput_rows_channel_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair203";
begin
  ap_sync_reg_channel_write_imgOutput_rows_channel_reg <= \^ap_sync_reg_channel_write_imgoutput_rows_channel_reg\;
  imgOutput_rows_channel_empty_n <= \^imgoutput_rows_channel_empty_n\;
  imgOutput_rows_channel_full_n <= \^imgoutput_rows_channel_full_n\;
U_Filter2d_accel_fifo_w32_d4_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg
     port map (
      CO(0) => CO(0),
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      \ap_CS_fsm_reg[3]_i_2_0\(0) => \ap_CS_fsm_reg[3]_i_2\(0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0),
      push => push,
      sel => sel
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_imgOutput_rows_channel_reg_1,
      I1 => \^imgoutput_rows_channel_full_n\,
      I2 => ap_sync_reg_channel_write_imgInput_cols_c10_channel,
      I3 => imgInput_cols_c10_channel_full_n,
      I4 => Block_entry1_proc_U0_ap_start,
      I5 => ap_done_reg,
      O => \^ap_sync_reg_channel_write_imgoutput_rows_channel_reg\
    );
ap_sync_reg_channel_write_imgOutput_cols_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0054FFFF"
    )
        port map (
      I0 => \^ap_sync_reg_channel_write_imgoutput_rows_channel_reg\,
      I1 => Block_entry1_proc_U0_ap_start,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_imgOutput_rows_channel_reg_0,
      I4 => ap_rst_n,
      O => ap_sync_reg_channel_write_imgOutput_rows_channel
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF00FFFFFF00"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => push,
      I4 => \^imgoutput_rows_channel_empty_n\,
      I5 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      O => \empty_n_i_1__5_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_7\,
      Q => \^imgoutput_rows_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr17_out,
      I4 => full_n_reg_0,
      I5 => \^imgoutput_rows_channel_full_n\,
      O => \full_n_i_1__5_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_7\,
      Q => \^imgoutput_rows_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      I1 => \^imgoutput_rows_channel_empty_n\,
      I2 => push,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^imgoutput_rows_channel_empty_n\,
      I3 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => \^imgoutput_rows_channel_empty_n\,
      I4 => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_7\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S is
  port (
    shift_c_empty_n : out STD_LOGIC;
    shift_c_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S is
  signal \empty_n_i_1__7_n_7\ : STD_LOGIC;
  signal \full_n_i_1__7_n_7\ : STD_LOGIC;
  signal \full_n_i_2__1_n_7\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_7\ : STD_LOGIC;
  signal \^shift_c_empty_n\ : STD_LOGIC;
  signal \^shift_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair205";
begin
  shift_c_empty_n <= \^shift_c_empty_n\;
  shift_c_full_n <= \^shift_c_full_n\;
U_Filter2d_accel_fifo_w8_d4_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S_ShiftReg
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      push => push
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF00FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \mOutPtr[2]_i_2__0_n_7\,
      I4 => \^shift_c_empty_n\,
      I5 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      O => \empty_n_i_1__7_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_7\,
      Q => \^shift_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFF000F000"
    )
        port map (
      I0 => \full_n_i_2__1_n_7\,
      I1 => mOutPtr(2),
      I2 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I3 => \^shift_c_empty_n\,
      I4 => full_n_reg_1,
      I5 => \^shift_c_full_n\,
      O => \full_n_i_1__7_n_7\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \full_n_i_2__1_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_7\,
      Q => \^shift_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^shift_c_full_n\,
      I2 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I3 => \^shift_c_empty_n\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFBFBF2A404040"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^shift_c_empty_n\,
      I2 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I3 => \^shift_c_full_n\,
      I4 => full_n_reg_1,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFF77710000888"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^shift_c_empty_n\,
      I3 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      I4 => \mOutPtr[2]_i_2__0_n_7\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_7\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF57FF"
    )
        port map (
      I0 => \^shift_c_full_n\,
      I1 => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      I2 => start_once_reg,
      I3 => ap_start,
      I4 => start_once_reg_reg,
      O => \mOutPtr[2]_i_2__0_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_7\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF10DF00"
    )
        port map (
      I0 => \^shift_c_full_n\,
      I1 => start_once_reg_reg,
      I2 => ap_start,
      I3 => start_once_reg,
      I4 => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      O => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_38
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_11 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_11 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_11 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_37
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      S(0) => S(0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0),
      p_reg_reg_3(0) => p_reg_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_12 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_12 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_36
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_13 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_13 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_35
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_14 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_14 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_34
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      S(0) => S(0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0),
      p_reg_reg_3(0) => p_reg_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_33
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_32
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_31
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      S(0) => S(0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0),
      p_reg_reg_3(0) => p_reg_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18 : entity is "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18 is
begin
Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0
     port map (
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0),
      p_reg_reg_3 => p_reg_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 is
begin
Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_30
     port map (
      P(25 downto 0) => P(25 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(24 downto 0) => p_reg_reg_0(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_19 : entity is "Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_19 is
begin
Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_29
     port map (
      P(25 downto 0) => P(25 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(24 downto 0) => p_reg_reg_0(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_20 : entity is "Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_20 is
begin
Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2
     port map (
      P(25 downto 0) => P(25 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(24 downto 0) => p_reg_reg_0(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 is
begin
Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_28
     port map (
      A(7 downto 0) => A(7 downto 0),
      C(25 downto 0) => C(25 downto 0),
      P(25 downto 0) => P(25 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(0) => p_reg_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_21 : entity is "Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_21 is
begin
Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_27
     port map (
      C(25 downto 0) => C(25 downto 0),
      P(25 downto 0) => P(25 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(0) => p_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_22 : entity is "Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_22 is
begin
Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1
     port map (
      C(25 downto 0) => C(25 downto 0),
      P(25 downto 0) => P(25 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      p_reg_reg_1(0) => p_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 26 downto 0 );
    shift_read_reg_1106_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_1503_reg[17]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 is
begin
Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_26
     port map (
      C(26 downto 0) => C(26 downto 0),
      D(7 downto 0) => D(7 downto 0),
      P(0) => P(0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      shift_read_reg_1106_pp0_iter4_reg(7 downto 0) => shift_read_reg_1106_pp0_iter4_reg(7 downto 0),
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(18 downto 0) => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(18 downto 0),
      \tmp_reg_1503_reg[17]\ => \tmp_reg_1503_reg[17]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 26 downto 0 );
    shift_read_reg_1106_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_10_reg_1519_reg[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_23 : entity is "Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_23 is
begin
Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_25
     port map (
      C(26 downto 0) => C(26 downto 0),
      D(7 downto 0) => D(7 downto 0),
      P(0) => P(0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      shift_read_reg_1106_pp0_iter4_reg(7 downto 0) => shift_read_reg_1106_pp0_iter4_reg(7 downto 0),
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(18 downto 0) => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(18 downto 0),
      \tmp_10_reg_1519_reg[17]\ => \tmp_10_reg_1519_reg[17]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 26 downto 0 );
    shift_read_reg_1106_pp0_iter4_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_sum_2_reg_1530_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_24 : entity is "Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_24 is
begin
Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3
     port map (
      C(26 downto 0) => C(26 downto 0),
      D(18 downto 0) => D(18 downto 0),
      P(0) => P(0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg_0(7 downto 0) => p_reg_reg(7 downto 0),
      shift_read_reg_1106_pp0_iter4_reg(7 downto 0) => shift_read_reg_1106_pp0_iter4_reg(7 downto 0),
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(7 downto 0) => \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(7 downto 0),
      \tmp_sum_2_reg_1530_reg[0]\ => \tmp_sum_2_reg_1530_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    axi_last_reg_196 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln90_fu_151_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln90_fu_151_p2_carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    imgOutput_data_empty_n : in STD_LOGIC;
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    imgOutput_rows_channel_empty_n : in STD_LOGIC;
    imgOutput_cols_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln95_fu_163_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln95_1_fu_169_p2_carry_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln95_1_fu_169_p2_carry_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_7\ : STD_LOGIC;
  signal \^axi_last_reg_196\ : STD_LOGIC;
  signal \axi_last_reg_196[0]_i_1_n_7\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__1_n_7\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__1_n_8\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__1_n_9\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__2_n_10\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__2_n_8\ : STD_LOGIC;
  signal \icmp_ln90_fu_151_p2_carry__2_n_9\ : STD_LOGIC;
  signal icmp_ln90_fu_151_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln90_fu_151_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln90_fu_151_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln90_fu_151_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln95_1_fu_169_p2 : STD_LOGIC;
  signal icmp_ln95_1_fu_169_p2_carry_i_1_n_7 : STD_LOGIC;
  signal icmp_ln95_1_fu_169_p2_carry_i_2_n_7 : STD_LOGIC;
  signal icmp_ln95_1_fu_169_p2_carry_i_3_n_7 : STD_LOGIC;
  signal icmp_ln95_1_fu_169_p2_carry_i_4_n_7 : STD_LOGIC;
  signal icmp_ln95_1_fu_169_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln95_1_fu_169_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln95_1_fu_169_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln95_fu_163_p2 : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__1_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__1_n_10\ : STD_LOGIC;
  signal \icmp_ln95_fu_163_p2_carry__1_n_9\ : STD_LOGIC;
  signal icmp_ln95_fu_163_p2_carry_i_5_n_7 : STD_LOGIC;
  signal icmp_ln95_fu_163_p2_carry_i_6_n_7 : STD_LOGIC;
  signal icmp_ln95_fu_163_p2_carry_i_7_n_7 : STD_LOGIC;
  signal icmp_ln95_fu_163_p2_carry_i_8_n_7 : STD_LOGIC;
  signal icmp_ln95_fu_163_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln95_fu_163_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln95_fu_163_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln95_fu_163_p2_carry_n_9 : STD_LOGIC;
  signal j_2_fu_157_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_fu_74_reg_n_7_[0]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[10]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[11]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[1]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[2]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[3]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[4]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[5]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[6]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[7]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[8]\ : STD_LOGIC;
  signal \j_fu_74_reg_n_7_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln90_fu_151_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln90_fu_151_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln90_fu_151_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln90_fu_151_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln95_1_fu_169_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln95_fu_163_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln95_fu_163_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln95_fu_163_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln95_fu_163_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln90_fu_151_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln90_fu_151_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln90_fu_151_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln90_fu_151_p2_carry__2\ : label is 11;
begin
  CO(0) <= \^co\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  axi_last_reg_196 <= \^axi_last_reg_196\;
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8A8A800A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^co\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => ap_enable_reg_pp0_iter1_reg_2,
      I4 => imgOutput_data_empty_n,
      I5 => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_7\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_7\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\axi_last_reg_196[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => icmp_ln95_1_fu_169_p2,
      I1 => icmp_ln95_fu_163_p2,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \^co\(0),
      I4 => \^axi_last_reg_196\,
      O => \axi_last_reg_196[0]_i_1_n_7\
    );
\axi_last_reg_196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_reg_196[0]_i_1_n_7\,
      Q => \^axi_last_reg_196\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => \^co\(0),
      D(0) => D(0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_10,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      Q(1 downto 0) => Q(1 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => \^ap_enable_reg_pp0_iter1\,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(11 downto 0) => j_2_fu_157_p2(11 downto 0),
      icmp_ln95_fu_163_p2_carry(11 downto 0) => \icmp_ln95_fu_163_p2_carry__1_0\(11 downto 0),
      icmp_ln95_fu_163_p2_carry_0 => icmp_ln95_fu_163_p2_carry_i_8_n_7,
      icmp_ln95_fu_163_p2_carry_1 => icmp_ln95_fu_163_p2_carry_i_7_n_7,
      icmp_ln95_fu_163_p2_carry_2 => icmp_ln95_fu_163_p2_carry_i_6_n_7,
      icmp_ln95_fu_163_p2_carry_3 => icmp_ln95_fu_163_p2_carry_i_5_n_7,
      imgOutput_cols_channel_empty_n => imgOutput_cols_channel_empty_n,
      imgOutput_rows_channel_empty_n => imgOutput_rows_channel_empty_n,
      \j_fu_74_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      \j_fu_74_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      \j_fu_74_reg[11]\(11) => \j_fu_74_reg_n_7_[11]\,
      \j_fu_74_reg[11]\(10) => \j_fu_74_reg_n_7_[10]\,
      \j_fu_74_reg[11]\(9) => \j_fu_74_reg_n_7_[9]\,
      \j_fu_74_reg[11]\(8) => \j_fu_74_reg_n_7_[8]\,
      \j_fu_74_reg[11]\(7) => \j_fu_74_reg_n_7_[7]\,
      \j_fu_74_reg[11]\(6) => \j_fu_74_reg_n_7_[6]\,
      \j_fu_74_reg[11]\(5) => \j_fu_74_reg_n_7_[5]\,
      \j_fu_74_reg[11]\(4) => \j_fu_74_reg_n_7_[4]\,
      \j_fu_74_reg[11]\(3) => \j_fu_74_reg_n_7_[3]\,
      \j_fu_74_reg[11]\(2) => \j_fu_74_reg_n_7_[2]\,
      \j_fu_74_reg[11]\(1) => \j_fu_74_reg_n_7_[1]\,
      \j_fu_74_reg[11]\(0) => \j_fu_74_reg_n_7_[0]\,
      \out\(11 downto 0) => \out\(11 downto 0),
      \sub_reg_164_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_22,
      \sub_reg_164_reg[10]\(2) => flow_control_loop_pipe_sequential_init_U_n_23,
      \sub_reg_164_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      \sub_reg_164_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_25
    );
icmp_ln90_fu_151_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln90_fu_151_p2_carry_n_7,
      CO(2) => icmp_ln90_fu_151_p2_carry_n_8,
      CO(1) => icmp_ln90_fu_151_p2_carry_n_9,
      CO(0) => icmp_ln90_fu_151_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_10,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      O(3 downto 0) => NLW_icmp_ln90_fu_151_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17
    );
\icmp_ln90_fu_151_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln90_fu_151_p2_carry_n_7,
      CO(3) => \icmp_ln90_fu_151_p2_carry__0_n_7\,
      CO(2) => \icmp_ln90_fu_151_p2_carry__0_n_8\,
      CO(1) => \icmp_ln90_fu_151_p2_carry__0_n_9\,
      CO(0) => \icmp_ln90_fu_151_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      O(3 downto 0) => \NLW_icmp_ln90_fu_151_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_21
    );
\icmp_ln90_fu_151_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln90_fu_151_p2_carry__0_n_7\,
      CO(3) => \icmp_ln90_fu_151_p2_carry__1_n_7\,
      CO(2) => \icmp_ln90_fu_151_p2_carry__1_n_8\,
      CO(1) => \icmp_ln90_fu_151_p2_carry__1_n_9\,
      CO(0) => \icmp_ln90_fu_151_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln90_fu_151_p2_carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln90_fu_151_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln90_fu_151_p2_carry__2_1\(3 downto 0)
    );
\icmp_ln90_fu_151_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln90_fu_151_p2_carry__1_n_7\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln90_fu_151_p2_carry__2_n_8\,
      CO(1) => \icmp_ln90_fu_151_p2_carry__2_n_9\,
      CO(0) => \icmp_ln90_fu_151_p2_carry__2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_enable_reg_pp0_iter1_reg_0(3 downto 0),
      O(3 downto 0) => \NLW_icmp_ln90_fu_151_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => ap_enable_reg_pp0_iter1_reg_1(3 downto 0)
    );
icmp_ln95_1_fu_169_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln95_1_fu_169_p2,
      CO(2) => icmp_ln95_1_fu_169_p2_carry_n_8,
      CO(1) => icmp_ln95_1_fu_169_p2_carry_n_9,
      CO(0) => icmp_ln95_1_fu_169_p2_carry_n_10,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln95_1_fu_169_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln95_1_fu_169_p2_carry_i_1_n_7,
      S(2) => icmp_ln95_1_fu_169_p2_carry_i_2_n_7,
      S(1) => icmp_ln95_1_fu_169_p2_carry_i_3_n_7,
      S(0) => icmp_ln95_1_fu_169_p2_carry_i_4_n_7
    );
icmp_ln95_1_fu_169_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln95_1_fu_169_p2_carry_0(11),
      I1 => icmp_ln95_1_fu_169_p2_carry_0(10),
      I2 => icmp_ln95_1_fu_169_p2_carry_1(9),
      I3 => icmp_ln95_1_fu_169_p2_carry_0(9),
      I4 => icmp_ln95_1_fu_169_p2_carry_1(10),
      I5 => icmp_ln95_1_fu_169_p2_carry_1(11),
      O => icmp_ln95_1_fu_169_p2_carry_i_1_n_7
    );
icmp_ln95_1_fu_169_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln95_1_fu_169_p2_carry_0(8),
      I1 => icmp_ln95_1_fu_169_p2_carry_0(7),
      I2 => icmp_ln95_1_fu_169_p2_carry_1(6),
      I3 => icmp_ln95_1_fu_169_p2_carry_0(6),
      I4 => icmp_ln95_1_fu_169_p2_carry_1(7),
      I5 => icmp_ln95_1_fu_169_p2_carry_1(8),
      O => icmp_ln95_1_fu_169_p2_carry_i_2_n_7
    );
icmp_ln95_1_fu_169_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln95_1_fu_169_p2_carry_0(5),
      I1 => icmp_ln95_1_fu_169_p2_carry_0(4),
      I2 => icmp_ln95_1_fu_169_p2_carry_1(3),
      I3 => icmp_ln95_1_fu_169_p2_carry_0(3),
      I4 => icmp_ln95_1_fu_169_p2_carry_1(4),
      I5 => icmp_ln95_1_fu_169_p2_carry_1(5),
      O => icmp_ln95_1_fu_169_p2_carry_i_3_n_7
    );
icmp_ln95_1_fu_169_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => icmp_ln95_1_fu_169_p2_carry_0(2),
      I1 => icmp_ln95_1_fu_169_p2_carry_0(1),
      I2 => icmp_ln95_1_fu_169_p2_carry_1(0),
      I3 => icmp_ln95_1_fu_169_p2_carry_0(0),
      I4 => icmp_ln95_1_fu_169_p2_carry_1(1),
      I5 => icmp_ln95_1_fu_169_p2_carry_1(2),
      O => icmp_ln95_1_fu_169_p2_carry_i_4_n_7
    );
icmp_ln95_fu_163_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln95_fu_163_p2_carry_n_7,
      CO(2) => icmp_ln95_fu_163_p2_carry_n_8,
      CO(1) => icmp_ln95_fu_163_p2_carry_n_9,
      CO(0) => icmp_ln95_fu_163_p2_carry_n_10,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln95_fu_163_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_25
    );
\icmp_ln95_fu_163_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln95_fu_163_p2_carry_n_7,
      CO(3) => \icmp_ln95_fu_163_p2_carry__0_n_7\,
      CO(2) => \icmp_ln95_fu_163_p2_carry__0_n_8\,
      CO(1) => \icmp_ln95_fu_163_p2_carry__0_n_9\,
      CO(0) => \icmp_ln95_fu_163_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln95_fu_163_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln95_fu_163_p2_carry__0_i_1_n_7\,
      S(2) => \icmp_ln95_fu_163_p2_carry__0_i_2_n_7\,
      S(1) => \icmp_ln95_fu_163_p2_carry__0_i_3_n_7\,
      S(0) => \icmp_ln95_fu_163_p2_carry__0_i_4_n_7\
    );
\icmp_ln95_fu_163_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln95_fu_163_p2_carry__1_0\(22),
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(23),
      I2 => \icmp_ln95_fu_163_p2_carry__1_0\(21),
      O => \icmp_ln95_fu_163_p2_carry__0_i_1_n_7\
    );
\icmp_ln95_fu_163_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln95_fu_163_p2_carry__1_0\(19),
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(20),
      I2 => \icmp_ln95_fu_163_p2_carry__1_0\(18),
      O => \icmp_ln95_fu_163_p2_carry__0_i_2_n_7\
    );
\icmp_ln95_fu_163_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln95_fu_163_p2_carry__1_0\(16),
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(17),
      I2 => \icmp_ln95_fu_163_p2_carry__1_0\(15),
      O => \icmp_ln95_fu_163_p2_carry__0_i_3_n_7\
    );
\icmp_ln95_fu_163_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln95_fu_163_p2_carry__1_0\(13),
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(14),
      I2 => \icmp_ln95_fu_163_p2_carry__1_0\(12),
      O => \icmp_ln95_fu_163_p2_carry__0_i_4_n_7\
    );
\icmp_ln95_fu_163_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln95_fu_163_p2_carry__0_n_7\,
      CO(3) => \NLW_icmp_ln95_fu_163_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln95_fu_163_p2,
      CO(1) => \icmp_ln95_fu_163_p2_carry__1_n_9\,
      CO(0) => \icmp_ln95_fu_163_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln95_fu_163_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln95_fu_163_p2_carry__1_i_1_n_7\,
      S(1) => \icmp_ln95_fu_163_p2_carry__1_i_2_n_7\,
      S(0) => \icmp_ln95_fu_163_p2_carry__1_i_3_n_7\
    );
\icmp_ln95_fu_163_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln95_fu_163_p2_carry__1_0\(30),
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(31),
      O => \icmp_ln95_fu_163_p2_carry__1_i_1_n_7\
    );
\icmp_ln95_fu_163_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln95_fu_163_p2_carry__1_0\(29),
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(28),
      I2 => \icmp_ln95_fu_163_p2_carry__1_0\(27),
      O => \icmp_ln95_fu_163_p2_carry__1_i_2_n_7\
    );
\icmp_ln95_fu_163_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \icmp_ln95_fu_163_p2_carry__1_0\(25),
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(26),
      I2 => \icmp_ln95_fu_163_p2_carry__1_0\(24),
      O => \icmp_ln95_fu_163_p2_carry__1_i_3_n_7\
    );
icmp_ln95_fu_163_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \j_fu_74_reg_n_7_[11]\,
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(10),
      I2 => \j_fu_74_reg_n_7_[9]\,
      I3 => \icmp_ln95_fu_163_p2_carry__1_0\(9),
      I4 => \j_fu_74_reg_n_7_[10]\,
      I5 => \icmp_ln95_fu_163_p2_carry__1_0\(11),
      O => icmp_ln95_fu_163_p2_carry_i_5_n_7
    );
icmp_ln95_fu_163_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \j_fu_74_reg_n_7_[8]\,
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(7),
      I2 => \icmp_ln95_fu_163_p2_carry__1_0\(6),
      I3 => \j_fu_74_reg_n_7_[7]\,
      I4 => \j_fu_74_reg_n_7_[6]\,
      I5 => \icmp_ln95_fu_163_p2_carry__1_0\(8),
      O => icmp_ln95_fu_163_p2_carry_i_6_n_7
    );
icmp_ln95_fu_163_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => \j_fu_74_reg_n_7_[5]\,
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(4),
      I2 => \j_fu_74_reg_n_7_[3]\,
      I3 => \icmp_ln95_fu_163_p2_carry__1_0\(3),
      I4 => \j_fu_74_reg_n_7_[4]\,
      I5 => \icmp_ln95_fu_163_p2_carry__1_0\(5),
      O => icmp_ln95_fu_163_p2_carry_i_7_n_7
    );
icmp_ln95_fu_163_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => \j_fu_74_reg_n_7_[2]\,
      I1 => \icmp_ln95_fu_163_p2_carry__1_0\(1),
      I2 => \icmp_ln95_fu_163_p2_carry__1_0\(0),
      I3 => \j_fu_74_reg_n_7_[1]\,
      I4 => \j_fu_74_reg_n_7_[0]\,
      I5 => \icmp_ln95_fu_163_p2_carry__1_0\(2),
      O => icmp_ln95_fu_163_p2_carry_i_8_n_7
    );
\j_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(0),
      Q => \j_fu_74_reg_n_7_[0]\,
      R => SR(0)
    );
\j_fu_74_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(10),
      Q => \j_fu_74_reg_n_7_[10]\,
      R => SR(0)
    );
\j_fu_74_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(11),
      Q => \j_fu_74_reg_n_7_[11]\,
      R => SR(0)
    );
\j_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(1),
      Q => \j_fu_74_reg_n_7_[1]\,
      R => SR(0)
    );
\j_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(2),
      Q => \j_fu_74_reg_n_7_[2]\,
      R => SR(0)
    );
\j_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(3),
      Q => \j_fu_74_reg_n_7_[3]\,
      R => SR(0)
    );
\j_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(4),
      Q => \j_fu_74_reg_n_7_[4]\,
      R => SR(0)
    );
\j_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(5),
      Q => \j_fu_74_reg_n_7_[5]\,
      R => SR(0)
    );
\j_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(6),
      Q => \j_fu_74_reg_n_7_[6]\,
      R => SR(0)
    );
\j_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(7),
      Q => \j_fu_74_reg_n_7_[7]\,
      R => SR(0)
    );
\j_fu_74_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(8),
      Q => \j_fu_74_reg_n_7_[8]\,
      R => SR(0)
    );
\j_fu_74_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_2_fu_157_p2(9),
      Q => \j_fu_74_reg_n_7_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    ap_loop_init_int_reg_3 : out STD_LOGIC;
    ap_loop_init_int_reg_4 : out STD_LOGIC;
    ap_loop_init : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \axi_data_reg_138_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln65_fu_107_p2_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln65_fu_107_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln65_fu_107_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_02_fu_60_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_02_fu_60_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    imgInput_data_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addr : in STD_LOGIC;
    \icmp_ln65_fu_107_p2_carry__0_i_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln65_fu_107_p2_carry__0_i_7_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    img_in_TVALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput_rows_c9_channel_empty_n : in STD_LOGIC;
    imgInput_cols_c10_channel_empty_n : in STD_LOGIC;
    imgInput_rows_c_full_n : in STD_LOGIC;
    imgInput_cols_c_full_n : in STD_LOGIC;
    img_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sel : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s is
  signal B_V_data_1_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ap_CS_fsm[0]_i_1_n_7\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write : STD_LOGIC;
  signal grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg : STD_LOGIC;
  signal grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_23 : STD_LOGIC;
  signal grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_24 : STD_LOGIC;
  signal \i_fu_76[0]_i_4_n_7\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i_fu_76_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_76_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_76_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal icmp_ln65_fu_107_p2 : STD_LOGIC;
  signal img_in_TVALID_int_regslice : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal regslice_both_img_in_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_img_in_V_data_V_U_n_9 : STD_LOGIC;
  signal \NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair81";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair81";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_76_reg[8]_i_1\ : label is 11;
begin
  \ap_CS_fsm_reg[1]_0\(1 downto 0) <= \^ap_cs_fsm_reg[1]_0\(1 downto 0);
  \out\(11 downto 0) <= \^out\(11 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0C"
    )
        port map (
      I0 => CO(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write,
      I3 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \ap_CS_fsm[0]_i_1_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1_n_7\,
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_23,
      Q => \^ap_cs_fsm_reg[1]_0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => CO(0),
      O => \ap_CS_fsm_reg[1]_1\
    );
grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat
     port map (
      CO(0) => icmp_ln65_fu_107_p2,
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => regslice_both_img_in_V_data_V_U_n_11,
      Q(5 downto 0) => Q(5 downto 0),
      S(3 downto 0) => S(3 downto 0),
      addr => addr,
      \ap_CS_fsm_reg[0]\(1) => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22,
      \ap_CS_fsm_reg[0]\(0) => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_23,
      \ap_CS_fsm_reg[1]\ => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,
      \ap_CS_fsm_reg[1]_0\(2) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => \^ap_cs_fsm_reg[1]_0\(1 downto 0),
      \ap_CS_fsm_reg[2]\(0) => CO(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int_reg => ap_loop_init_int_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg_0,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_1,
      ap_loop_init_int_reg_2 => ap_loop_init_int_reg_2,
      ap_loop_init_int_reg_3 => ap_loop_init_int_reg_3,
      ap_loop_init_int_reg_4 => ap_loop_init_int_reg_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_reg_138_reg[23]_0\(23 downto 0) => \axi_data_reg_138_reg[23]\(23 downto 0),
      \axi_data_reg_138_reg[23]_1\(0) => regslice_both_img_in_V_data_V_U_n_9,
      \axi_data_reg_138_reg[23]_2\(23 downto 0) => B_V_data_1_data_out(23 downto 0),
      clear => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write,
      grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      \icmp_ln65_fu_107_p2_carry__0_i_7\(5 downto 0) => \icmp_ln65_fu_107_p2_carry__0_i_7\(5 downto 0),
      \icmp_ln65_fu_107_p2_carry__0_i_7_0\(5 downto 0) => \icmp_ln65_fu_107_p2_carry__0_i_7_0\(5 downto 0),
      \icmp_ln65_fu_107_p2_carry__1_0\(3 downto 0) => \icmp_ln65_fu_107_p2_carry__1\(3 downto 0),
      \icmp_ln65_fu_107_p2_carry__2_0\(3 downto 0) => \icmp_ln65_fu_107_p2_carry__2\(3 downto 0),
      \icmp_ln65_fu_107_p2_carry__2_1\(3 downto 0) => \icmp_ln65_fu_107_p2_carry__2_0\(3 downto 0),
      imgInput_data_full_n => imgInput_data_full_n,
      img_in_TVALID_int_regslice => img_in_TVALID_int_regslice,
      \j_02_fu_60_reg[11]_0\(3 downto 0) => \j_02_fu_60_reg[11]\(3 downto 0),
      \j_02_fu_60_reg[11]_1\(3 downto 0) => \j_02_fu_60_reg[11]_0\(3 downto 0)
    );
grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_24,
      Q => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_76[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => imgInput_rows_c9_channel_empty_n,
      I2 => imgInput_cols_c10_channel_empty_n,
      I3 => imgInput_rows_c_full_n,
      I4 => imgInput_cols_c_full_n,
      O => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \i_fu_76[0]_i_4_n_7\
    );
\i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[0]_i_3_n_14\,
      Q => \^out\(0),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_76_reg[0]_i_3_n_7\,
      CO(2) => \i_fu_76_reg[0]_i_3_n_8\,
      CO(1) => \i_fu_76_reg[0]_i_3_n_9\,
      CO(0) => \i_fu_76_reg[0]_i_3_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_76_reg[0]_i_3_n_11\,
      O(2) => \i_fu_76_reg[0]_i_3_n_12\,
      O(1) => \i_fu_76_reg[0]_i_3_n_13\,
      O(0) => \i_fu_76_reg[0]_i_3_n_14\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \i_fu_76[0]_i_4_n_7\
    );
\i_fu_76_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[8]_i_1_n_12\,
      Q => \^out\(10),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[8]_i_1_n_11\,
      Q => \^out\(11),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[0]_i_3_n_13\,
      Q => \^out\(1),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[0]_i_3_n_12\,
      Q => \^out\(2),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[0]_i_3_n_11\,
      Q => \^out\(3),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[4]_i_1_n_14\,
      Q => \^out\(4),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_76_reg[0]_i_3_n_7\,
      CO(3) => \i_fu_76_reg[4]_i_1_n_7\,
      CO(2) => \i_fu_76_reg[4]_i_1_n_8\,
      CO(1) => \i_fu_76_reg[4]_i_1_n_9\,
      CO(0) => \i_fu_76_reg[4]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_76_reg[4]_i_1_n_11\,
      O(2) => \i_fu_76_reg[4]_i_1_n_12\,
      O(1) => \i_fu_76_reg[4]_i_1_n_13\,
      O(0) => \i_fu_76_reg[4]_i_1_n_14\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[4]_i_1_n_13\,
      Q => \^out\(5),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[4]_i_1_n_12\,
      Q => \^out\(6),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[4]_i_1_n_11\,
      Q => \^out\(7),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[8]_i_1_n_14\,
      Q => \^out\(8),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
\i_fu_76_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_76_reg[4]_i_1_n_7\,
      CO(3) => \NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_76_reg[8]_i_1_n_8\,
      CO(1) => \i_fu_76_reg[8]_i_1_n_9\,
      CO(0) => \i_fu_76_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_76_reg[8]_i_1_n_11\,
      O(2) => \i_fu_76_reg[8]_i_1_n_12\,
      O(1) => \i_fu_76_reg[8]_i_1_n_13\,
      O(0) => \i_fu_76_reg[8]_i_1_n_14\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\i_fu_76_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_76_reg[8]_i_1_n_13\,
      Q => \^out\(9),
      R => axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write
    );
regslice_both_img_in_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both_39
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => B_V_data_1_data_out(23 downto 0),
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => icmp_ln65_fu_107_p2,
      E(0) => regslice_both_img_in_V_data_V_U_n_11,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
      grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(0) => regslice_both_img_in_V_data_V_U_n_9,
      imgInput_data_full_n => imgInput_data_full_n,
      img_in_TDATA(23 downto 0) => img_in_TDATA(23 downto 0),
      img_in_TVALID => img_in_TVALID,
      img_in_TVALID_int_regslice => img_in_TVALID_int_regslice,
      push => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_21_reg_1535_reg[19]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    \shift_int_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    temp_20_reg_1361_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    temp_reg_1297_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    temp_21_reg_1366_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    temp_3_reg_1302_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_filter_1_1_val_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    temp_25_reg_1381_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    temp_7_reg_1331_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_kernel_filter_1_2_val_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_kernel_filter_2_2_val_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s is
  signal \^a\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_ce_reg : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal icmp_ln614_1_fu_830_p2 : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_i_7_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_i_8_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__1_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__1_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln614_1_fu_830_p2_carry__1_n_10\ : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_i_1_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_i_2_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_i_3_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_i_4_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_i_5_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_i_6_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_i_7_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_i_8_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln614_1_fu_830_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2 : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_i_7_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_i_8_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__1_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__1_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln614_2_fu_882_p2_carry__1_n_10\ : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_i_1_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_i_2_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_i_3_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_i_4_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_i_5_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_i_6_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_i_7_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_i_8_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln614_2_fu_882_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2 : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_i_7_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_i_8_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__1_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__1_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln614_fu_778_p2_carry__1_n_10\ : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_i_1_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_i_2_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_i_3_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_i_4_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_i_5_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_i_6_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_i_7_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_i_8_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln614_fu_778_p2_carry_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U42_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U43_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U44_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U45_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U46_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U47_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U48_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U49_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_24s_25_4_0_U50_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U52_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U54_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_25s_26_4_0_U56_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_33 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_34 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U51_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_33 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_34 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U53_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_33 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_34 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_26s_27_4_0_U55_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U57_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_33 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_34 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U58_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_29 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_30 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_31 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_32 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_33 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_34 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_27s_28_4_0_U59_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal p_kernel_filter_1_1_val_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_kernel_filter_1_2_val_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_kernel_filter_2_2_val_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_kernel_filter_2_2_val_read_reg_1111 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[0]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[10]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[11]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[12]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[13]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[14]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[15]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[16]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[17]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[18]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[19]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[1]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[20]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[21]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[22]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[23]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[2]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[3]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[4]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[5]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[6]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[7]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[8]\ : STD_LOGIC;
  signal \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[9]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[0]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[10]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[11]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[12]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[13]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[14]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[15]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[16]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[17]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[18]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[19]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[1]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[20]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[21]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[22]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[23]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[2]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[3]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[4]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[5]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[6]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[7]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[8]\ : STD_LOGIC;
  signal \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[9]\ : STD_LOGIC;
  signal \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_reg_reg_i_10__0__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_10__1__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_10__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_11__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_11__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_11__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_11__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_11__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_11_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_12__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_12__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_12__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_12__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_12__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_12_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_13__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_13__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_13__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_13__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_13__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_13_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_14__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_14__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_14__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_14__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_14__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_14_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_15__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_15__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_15__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_15__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_15__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_15_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_16__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_16__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_16__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_16__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_16__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_16_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_17__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_17__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_17__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_17__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_17_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_18__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_18__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_18__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_18__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_18_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_19__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_19__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_19__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_19__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_19_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_1_n_10 : STD_LOGIC;
  signal p_reg_reg_i_1_n_13 : STD_LOGIC;
  signal p_reg_reg_i_1_n_14 : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_20_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_21__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_21__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_21__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_21__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_21__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_21_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_22__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_22__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_22__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_22__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_22__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_22_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_23__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_23__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_23__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_23__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_23__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_23_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_24__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_24__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_24__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_24__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_24__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_24_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_25__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_25__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_25__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_25__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_25__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_25_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_26__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_26__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_26__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_26__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_26_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_27__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_27__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_27__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_27__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_27__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_27_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_28__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_28__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_28__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_28__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_28__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_28_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_29__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_29__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_29__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_29__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_29__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_29_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_2_n_10 : STD_LOGIC;
  signal p_reg_reg_i_2_n_11 : STD_LOGIC;
  signal p_reg_reg_i_2_n_12 : STD_LOGIC;
  signal p_reg_reg_i_2_n_13 : STD_LOGIC;
  signal p_reg_reg_i_2_n_14 : STD_LOGIC;
  signal p_reg_reg_i_2_n_7 : STD_LOGIC;
  signal p_reg_reg_i_2_n_8 : STD_LOGIC;
  signal p_reg_reg_i_2_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_30__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_30__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_30__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_30__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_30__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_30_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_31__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_31__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_31__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_31__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_31__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_31_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_32__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_32__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_32__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_32__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_32__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_32_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_33__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_33__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_33__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_33__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_33__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_33_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_34__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_34__1_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_34_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_35__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_35__1_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_35_n_7 : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_3_n_10 : STD_LOGIC;
  signal p_reg_reg_i_3_n_11 : STD_LOGIC;
  signal p_reg_reg_i_3_n_12 : STD_LOGIC;
  signal p_reg_reg_i_3_n_13 : STD_LOGIC;
  signal p_reg_reg_i_3_n_14 : STD_LOGIC;
  signal p_reg_reg_i_3_n_7 : STD_LOGIC;
  signal p_reg_reg_i_3_n_8 : STD_LOGIC;
  signal p_reg_reg_i_3_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_4__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_4__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_4__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_4__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_4__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_4__3_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_4__3_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_4_n_10 : STD_LOGIC;
  signal p_reg_reg_i_4_n_11 : STD_LOGIC;
  signal p_reg_reg_i_4_n_12 : STD_LOGIC;
  signal p_reg_reg_i_4_n_13 : STD_LOGIC;
  signal p_reg_reg_i_4_n_14 : STD_LOGIC;
  signal p_reg_reg_i_4_n_7 : STD_LOGIC;
  signal p_reg_reg_i_4_n_8 : STD_LOGIC;
  signal p_reg_reg_i_4_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_5__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_5__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_5__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_5__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_5__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_5__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_5__3_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_5__3_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_5_n_10 : STD_LOGIC;
  signal p_reg_reg_i_5_n_11 : STD_LOGIC;
  signal p_reg_reg_i_5_n_12 : STD_LOGIC;
  signal p_reg_reg_i_5_n_13 : STD_LOGIC;
  signal p_reg_reg_i_5_n_14 : STD_LOGIC;
  signal p_reg_reg_i_5_n_7 : STD_LOGIC;
  signal p_reg_reg_i_5_n_8 : STD_LOGIC;
  signal p_reg_reg_i_5_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_6_n_10 : STD_LOGIC;
  signal p_reg_reg_i_6_n_11 : STD_LOGIC;
  signal p_reg_reg_i_6_n_12 : STD_LOGIC;
  signal p_reg_reg_i_6_n_13 : STD_LOGIC;
  signal p_reg_reg_i_6_n_14 : STD_LOGIC;
  signal p_reg_reg_i_6_n_7 : STD_LOGIC;
  signal p_reg_reg_i_6_n_8 : STD_LOGIC;
  signal p_reg_reg_i_6_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_7__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_7__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_7__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_7__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_7__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_7__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_7__3_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_7__3_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_7_n_10 : STD_LOGIC;
  signal p_reg_reg_i_7_n_11 : STD_LOGIC;
  signal p_reg_reg_i_7_n_12 : STD_LOGIC;
  signal p_reg_reg_i_7_n_13 : STD_LOGIC;
  signal p_reg_reg_i_7_n_14 : STD_LOGIC;
  signal p_reg_reg_i_7_n_7 : STD_LOGIC;
  signal p_reg_reg_i_7_n_8 : STD_LOGIC;
  signal p_reg_reg_i_7_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_8__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_8__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_8__4_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_8_n_7 : STD_LOGIC;
  signal shift_int_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4_n_7\ : STD_LOGIC;
  signal \shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4_n_7\ : STD_LOGIC;
  signal \shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4_n_7\ : STD_LOGIC;
  signal \shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4_n_7\ : STD_LOGIC;
  signal \shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4_n_7\ : STD_LOGIC;
  signal \shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4_n_7\ : STD_LOGIC;
  signal \shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4_n_7\ : STD_LOGIC;
  signal \shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4_n_7\ : STD_LOGIC;
  signal shift_read_reg_1106_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal storemerge1_fu_934_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal temp_11_reg_1336_reg_n_100 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_101 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_102 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_103 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_104 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_105 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_106 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_107 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_108 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_109 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_110 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_111 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_112 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_89 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_90 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_91 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_92 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_93 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_94 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_95 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_96 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_97 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_98 : STD_LOGIC;
  signal temp_11_reg_1336_reg_n_99 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_100 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_101 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_102 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_103 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_104 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_105 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_106 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_107 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_108 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_109 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_110 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_111 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_112 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_89 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_90 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_91 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_92 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_93 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_94 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_95 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_96 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_97 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_98 : STD_LOGIC;
  signal temp_12_reg_1341_reg_n_99 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_100 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_101 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_102 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_103 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_104 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_105 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_106 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_107 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_108 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_109 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_110 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_111 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_112 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_89 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_90 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_91 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_92 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_93 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_94 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_95 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_96 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_97 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_98 : STD_LOGIC;
  signal temp_16_reg_1356_reg_n_99 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_100 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_101 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_102 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_103 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_104 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_105 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_106 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_107 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_108 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_109 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_110 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_111 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_112 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_89 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_90 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_91 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_92 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_93 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_94 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_95 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_96 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_97 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_98 : STD_LOGIC;
  signal temp_20_reg_1361_reg_n_99 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_100 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_101 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_102 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_103 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_104 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_105 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_106 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_107 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_108 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_109 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_110 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_111 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_112 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_89 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_90 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_91 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_92 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_93 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_94 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_95 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_96 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_97 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_98 : STD_LOGIC;
  signal temp_21_reg_1366_reg_n_99 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_100 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_101 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_102 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_103 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_104 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_105 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_106 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_107 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_108 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_109 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_110 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_111 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_112 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_89 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_90 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_91 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_92 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_93 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_94 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_95 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_96 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_97 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_98 : STD_LOGIC;
  signal temp_25_reg_1381_reg_n_99 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_100 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_101 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_102 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_103 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_104 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_105 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_106 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_107 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_108 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_109 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_110 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_111 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_112 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_89 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_90 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_91 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_92 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_93 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_94 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_95 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_96 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_97 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_98 : STD_LOGIC;
  signal temp_3_reg_1302_reg_n_99 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_100 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_101 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_102 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_103 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_104 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_105 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_106 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_107 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_108 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_109 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_110 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_111 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_112 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_89 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_90 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_91 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_92 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_93 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_94 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_95 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_96 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_97 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_98 : STD_LOGIC;
  signal temp_7_reg_1331_reg_n_99 : STD_LOGIC;
  signal temp_reg_1297_reg_n_100 : STD_LOGIC;
  signal temp_reg_1297_reg_n_101 : STD_LOGIC;
  signal temp_reg_1297_reg_n_102 : STD_LOGIC;
  signal temp_reg_1297_reg_n_103 : STD_LOGIC;
  signal temp_reg_1297_reg_n_104 : STD_LOGIC;
  signal temp_reg_1297_reg_n_105 : STD_LOGIC;
  signal temp_reg_1297_reg_n_106 : STD_LOGIC;
  signal temp_reg_1297_reg_n_107 : STD_LOGIC;
  signal temp_reg_1297_reg_n_108 : STD_LOGIC;
  signal temp_reg_1297_reg_n_109 : STD_LOGIC;
  signal temp_reg_1297_reg_n_110 : STD_LOGIC;
  signal temp_reg_1297_reg_n_111 : STD_LOGIC;
  signal temp_reg_1297_reg_n_112 : STD_LOGIC;
  signal temp_reg_1297_reg_n_89 : STD_LOGIC;
  signal temp_reg_1297_reg_n_90 : STD_LOGIC;
  signal temp_reg_1297_reg_n_91 : STD_LOGIC;
  signal temp_reg_1297_reg_n_92 : STD_LOGIC;
  signal temp_reg_1297_reg_n_93 : STD_LOGIC;
  signal temp_reg_1297_reg_n_94 : STD_LOGIC;
  signal temp_reg_1297_reg_n_95 : STD_LOGIC;
  signal temp_reg_1297_reg_n_96 : STD_LOGIC;
  signal temp_reg_1297_reg_n_97 : STD_LOGIC;
  signal temp_reg_1297_reg_n_98 : STD_LOGIC;
  signal temp_reg_1297_reg_n_99 : STD_LOGIC;
  signal tmp_10_reg_1519 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal tmp_20_reg_1292 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_21_reg_1535 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal tmp_9_reg_1247 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_1503 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \tmp_reg_1503[17]_i_3_n_7\ : STD_LOGIC;
  signal tmp_sum_1_reg_1514 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_sum_2_reg_1530 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_sum_reg_1498 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln606_8_reg_1202 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln614_1_fu_830_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln614_1_fu_830_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln614_1_fu_830_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln614_1_fu_830_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln614_2_fu_882_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln614_2_fu_882_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln614_2_fu_882_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln614_2_fu_882_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln614_fu_778_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln614_fu_778_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln614_fu_778_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln614_fu_778_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_reg_reg_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_reg_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_reg_reg_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_reg_reg_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_temp_11_reg_1336_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_11_reg_1336_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_11_reg_1336_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_11_reg_1336_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_11_reg_1336_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_11_reg_1336_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_11_reg_1336_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_11_reg_1336_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_11_reg_1336_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_11_reg_1336_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_11_reg_1336_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_temp_12_reg_1341_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_12_reg_1341_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_12_reg_1341_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_12_reg_1341_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_12_reg_1341_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_12_reg_1341_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_12_reg_1341_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_12_reg_1341_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_12_reg_1341_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_12_reg_1341_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_12_reg_1341_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_temp_16_reg_1356_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_16_reg_1356_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_16_reg_1356_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_16_reg_1356_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_16_reg_1356_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_16_reg_1356_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_16_reg_1356_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_16_reg_1356_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_16_reg_1356_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_16_reg_1356_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_16_reg_1356_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_temp_20_reg_1361_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_20_reg_1361_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_20_reg_1361_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_20_reg_1361_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_20_reg_1361_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_20_reg_1361_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_20_reg_1361_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_20_reg_1361_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_20_reg_1361_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_20_reg_1361_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_20_reg_1361_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_temp_21_reg_1366_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_21_reg_1366_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_21_reg_1366_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_21_reg_1366_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_21_reg_1366_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_21_reg_1366_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_21_reg_1366_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_21_reg_1366_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_21_reg_1366_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_21_reg_1366_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_21_reg_1366_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_temp_25_reg_1381_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_25_reg_1381_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_25_reg_1381_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_25_reg_1381_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_25_reg_1381_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_25_reg_1381_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_25_reg_1381_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_25_reg_1381_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_25_reg_1381_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_25_reg_1381_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_25_reg_1381_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_temp_3_reg_1302_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_3_reg_1302_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_3_reg_1302_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_3_reg_1302_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_3_reg_1302_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_3_reg_1302_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_3_reg_1302_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_3_reg_1302_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_3_reg_1302_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_3_reg_1302_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_3_reg_1302_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_temp_7_reg_1331_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_7_reg_1331_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_7_reg_1331_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_7_reg_1331_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_7_reg_1331_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_7_reg_1331_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_7_reg_1331_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_7_reg_1331_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_7_reg_1331_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_7_reg_1331_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_7_reg_1331_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_temp_reg_1297_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_reg_1297_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_reg_1297_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_reg_1297_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_reg_1297_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_reg_1297_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_temp_reg_1297_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_temp_reg_1297_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_temp_reg_1297_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_reg_1297_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_temp_reg_1297_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_return_int_reg[15]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_return_int_reg[16]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_return_int_reg[17]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_return_int_reg[18]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_return_int_reg[19]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_return_int_reg[20]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_return_int_reg[21]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_return_int_reg[22]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ap_return_int_reg[23]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1\ : label is "soft_lutpair161";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln614_1_fu_830_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln614_1_fu_830_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln614_1_fu_830_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln614_2_fu_882_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln614_2_fu_882_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln614_2_fu_882_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln614_fu_778_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln614_fu_778_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln614_fu_778_p2_carry__1\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_3__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_3__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_4__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_4__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_5__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_5__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_5__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_6__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_6__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_6__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_7__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_7__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_7__4\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg ";
  attribute srl_name of \shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg ";
  attribute srl_name of \shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg ";
  attribute srl_name of \shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg ";
  attribute srl_name of \shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg ";
  attribute srl_name of \shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg ";
  attribute srl_name of \shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg ";
  attribute srl_name of \shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4 ";
begin
  A(7 downto 0) <= \^a\(7 downto 0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(7 downto 0) <= \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(7 downto 0);
  \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(7 downto 0) <= \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(7 downto 0);
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(0),
      I3 => ap_return_int_reg(0),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(2),
      I3 => ap_return_int_reg(10),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(3),
      I3 => ap_return_int_reg(11),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(4),
      I3 => ap_return_int_reg(12),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(5),
      I3 => ap_return_int_reg(13),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(6),
      I3 => ap_return_int_reg(14),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(7),
      I3 => ap_return_int_reg(15),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(15)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(0),
      I3 => ap_return_int_reg(16),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(1),
      I3 => ap_return_int_reg(17),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(2),
      I3 => ap_return_int_reg(18),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(3),
      I3 => ap_return_int_reg(19),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(1),
      I3 => ap_return_int_reg(1),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(4),
      I3 => ap_return_int_reg(20),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(5),
      I3 => ap_return_int_reg(21),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(6),
      I3 => ap_return_int_reg(22),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(22)
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(7),
      I3 => ap_return_int_reg(23),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(23)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(2),
      I3 => ap_return_int_reg(2),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(3),
      I3 => ap_return_int_reg(3),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(4),
      I3 => ap_return_int_reg(4),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(5),
      I3 => ap_return_int_reg(5),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(6),
      I3 => ap_return_int_reg(6),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(7),
      I3 => ap_return_int_reg(7),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(0),
      I3 => ap_return_int_reg(8),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFF00"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(1),
      I3 => ap_return_int_reg(9),
      I4 => ap_ce_reg,
      O => \tmp_21_reg_1535_reg[19]_0\(9)
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_block_pp0_stage0_subdone\,
      Q => ap_ce_reg,
      R => '0'
    );
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(0),
      O => storemerge1_fu_934_p4(0)
    );
\ap_return_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(2),
      O => storemerge1_fu_934_p4(10)
    );
\ap_return_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(3),
      O => storemerge1_fu_934_p4(11)
    );
\ap_return_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(4),
      O => storemerge1_fu_934_p4(12)
    );
\ap_return_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(5),
      O => storemerge1_fu_934_p4(13)
    );
\ap_return_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(6),
      O => storemerge1_fu_934_p4(14)
    );
\ap_return_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(7),
      O => storemerge1_fu_934_p4(15)
    );
\ap_return_int_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(0),
      O => storemerge1_fu_934_p4(16)
    );
\ap_return_int_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(1),
      O => storemerge1_fu_934_p4(17)
    );
\ap_return_int_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(2),
      O => storemerge1_fu_934_p4(18)
    );
\ap_return_int_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(3),
      O => storemerge1_fu_934_p4(19)
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(1),
      O => storemerge1_fu_934_p4(1)
    );
\ap_return_int_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(4),
      O => storemerge1_fu_934_p4(20)
    );
\ap_return_int_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(5),
      O => storemerge1_fu_934_p4(21)
    );
\ap_return_int_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(6),
      O => storemerge1_fu_934_p4(22)
    );
\ap_return_int_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_2_fu_882_p2,
      I1 => tmp_21_reg_1535(19),
      I2 => tmp_sum_2_reg_1530(7),
      O => storemerge1_fu_934_p4(23)
    );
\ap_return_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(2),
      O => storemerge1_fu_934_p4(2)
    );
\ap_return_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(3),
      O => storemerge1_fu_934_p4(3)
    );
\ap_return_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(4),
      O => storemerge1_fu_934_p4(4)
    );
\ap_return_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(5),
      O => storemerge1_fu_934_p4(5)
    );
\ap_return_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(6),
      O => storemerge1_fu_934_p4(6)
    );
\ap_return_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_fu_778_p2,
      I1 => tmp_reg_1503(19),
      I2 => tmp_sum_reg_1498(7),
      O => storemerge1_fu_934_p4(7)
    );
\ap_return_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(0),
      O => storemerge1_fu_934_p4(8)
    );
\ap_return_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln614_1_fu_830_p2,
      I1 => tmp_10_reg_1519(19),
      I2 => tmp_sum_1_reg_1514(1),
      O => storemerge1_fu_934_p4(9)
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(16),
      Q => ap_return_int_reg(16),
      R => '0'
    );
\ap_return_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(17),
      Q => ap_return_int_reg(17),
      R => '0'
    );
\ap_return_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(18),
      Q => ap_return_int_reg(18),
      R => '0'
    );
\ap_return_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(19),
      Q => ap_return_int_reg(19),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(20),
      Q => ap_return_int_reg(20),
      R => '0'
    );
\ap_return_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(21),
      Q => ap_return_int_reg(21),
      R => '0'
    );
\ap_return_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(22),
      Q => ap_return_int_reg(22),
      R => '0'
    );
\ap_return_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(23),
      Q => ap_return_int_reg(23),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => storemerge1_fu_934_p4(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
icmp_ln614_1_fu_830_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln614_1_fu_830_p2_carry_n_7,
      CO(2) => icmp_ln614_1_fu_830_p2_carry_n_8,
      CO(1) => icmp_ln614_1_fu_830_p2_carry_n_9,
      CO(0) => icmp_ln614_1_fu_830_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => icmp_ln614_1_fu_830_p2_carry_i_1_n_7,
      DI(2) => icmp_ln614_1_fu_830_p2_carry_i_2_n_7,
      DI(1) => icmp_ln614_1_fu_830_p2_carry_i_3_n_7,
      DI(0) => icmp_ln614_1_fu_830_p2_carry_i_4_n_7,
      O(3 downto 0) => NLW_icmp_ln614_1_fu_830_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln614_1_fu_830_p2_carry_i_5_n_7,
      S(2) => icmp_ln614_1_fu_830_p2_carry_i_6_n_7,
      S(1) => icmp_ln614_1_fu_830_p2_carry_i_7_n_7,
      S(0) => icmp_ln614_1_fu_830_p2_carry_i_8_n_7
    );
\icmp_ln614_1_fu_830_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln614_1_fu_830_p2_carry_n_7,
      CO(3) => \icmp_ln614_1_fu_830_p2_carry__0_n_7\,
      CO(2) => \icmp_ln614_1_fu_830_p2_carry__0_n_8\,
      CO(1) => \icmp_ln614_1_fu_830_p2_carry__0_n_9\,
      CO(0) => \icmp_ln614_1_fu_830_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => \icmp_ln614_1_fu_830_p2_carry__0_i_1_n_7\,
      DI(2) => \icmp_ln614_1_fu_830_p2_carry__0_i_2_n_7\,
      DI(1) => \icmp_ln614_1_fu_830_p2_carry__0_i_3_n_7\,
      DI(0) => \icmp_ln614_1_fu_830_p2_carry__0_i_4_n_7\,
      O(3 downto 0) => \NLW_icmp_ln614_1_fu_830_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln614_1_fu_830_p2_carry__0_i_5_n_7\,
      S(2) => \icmp_ln614_1_fu_830_p2_carry__0_i_6_n_7\,
      S(1) => \icmp_ln614_1_fu_830_p2_carry__0_i_7_n_7\,
      S(0) => \icmp_ln614_1_fu_830_p2_carry__0_i_8_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(14),
      I1 => tmp_10_reg_1519(15),
      O => \icmp_ln614_1_fu_830_p2_carry__0_i_1_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(12),
      I1 => tmp_10_reg_1519(13),
      O => \icmp_ln614_1_fu_830_p2_carry__0_i_2_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(10),
      I1 => tmp_10_reg_1519(11),
      O => \icmp_ln614_1_fu_830_p2_carry__0_i_3_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(8),
      I1 => tmp_10_reg_1519(9),
      O => \icmp_ln614_1_fu_830_p2_carry__0_i_4_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(14),
      I1 => tmp_10_reg_1519(15),
      O => \icmp_ln614_1_fu_830_p2_carry__0_i_5_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(12),
      I1 => tmp_10_reg_1519(13),
      O => \icmp_ln614_1_fu_830_p2_carry__0_i_6_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(10),
      I1 => tmp_10_reg_1519(11),
      O => \icmp_ln614_1_fu_830_p2_carry__0_i_7_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(8),
      I1 => tmp_10_reg_1519(9),
      O => \icmp_ln614_1_fu_830_p2_carry__0_i_8_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln614_1_fu_830_p2_carry__0_n_7\,
      CO(3 downto 2) => \NLW_icmp_ln614_1_fu_830_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln614_1_fu_830_p2,
      CO(0) => \icmp_ln614_1_fu_830_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln614_1_fu_830_p2_carry__1_i_1_n_7\,
      DI(0) => \icmp_ln614_1_fu_830_p2_carry__1_i_2_n_7\,
      O(3 downto 0) => \NLW_icmp_ln614_1_fu_830_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln614_1_fu_830_p2_carry__1_i_3_n_7\,
      S(0) => \icmp_ln614_1_fu_830_p2_carry__1_i_4_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_reg_1519(18),
      I1 => tmp_10_reg_1519(19),
      O => \icmp_ln614_1_fu_830_p2_carry__1_i_1_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(16),
      I1 => tmp_10_reg_1519(17),
      O => \icmp_ln614_1_fu_830_p2_carry__1_i_2_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(18),
      I1 => tmp_10_reg_1519(19),
      O => \icmp_ln614_1_fu_830_p2_carry__1_i_3_n_7\
    );
\icmp_ln614_1_fu_830_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(16),
      I1 => tmp_10_reg_1519(17),
      O => \icmp_ln614_1_fu_830_p2_carry__1_i_4_n_7\
    );
icmp_ln614_1_fu_830_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(6),
      I1 => tmp_10_reg_1519(7),
      O => icmp_ln614_1_fu_830_p2_carry_i_1_n_7
    );
icmp_ln614_1_fu_830_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(4),
      I1 => tmp_10_reg_1519(5),
      O => icmp_ln614_1_fu_830_p2_carry_i_2_n_7
    );
icmp_ln614_1_fu_830_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(2),
      I1 => tmp_10_reg_1519(3),
      O => icmp_ln614_1_fu_830_p2_carry_i_3_n_7
    );
icmp_ln614_1_fu_830_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_10_reg_1519(0),
      I1 => tmp_10_reg_1519(1),
      O => icmp_ln614_1_fu_830_p2_carry_i_4_n_7
    );
icmp_ln614_1_fu_830_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(6),
      I1 => tmp_10_reg_1519(7),
      O => icmp_ln614_1_fu_830_p2_carry_i_5_n_7
    );
icmp_ln614_1_fu_830_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(4),
      I1 => tmp_10_reg_1519(5),
      O => icmp_ln614_1_fu_830_p2_carry_i_6_n_7
    );
icmp_ln614_1_fu_830_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(2),
      I1 => tmp_10_reg_1519(3),
      O => icmp_ln614_1_fu_830_p2_carry_i_7_n_7
    );
icmp_ln614_1_fu_830_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_reg_1519(0),
      I1 => tmp_10_reg_1519(1),
      O => icmp_ln614_1_fu_830_p2_carry_i_8_n_7
    );
icmp_ln614_2_fu_882_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln614_2_fu_882_p2_carry_n_7,
      CO(2) => icmp_ln614_2_fu_882_p2_carry_n_8,
      CO(1) => icmp_ln614_2_fu_882_p2_carry_n_9,
      CO(0) => icmp_ln614_2_fu_882_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => icmp_ln614_2_fu_882_p2_carry_i_1_n_7,
      DI(2) => icmp_ln614_2_fu_882_p2_carry_i_2_n_7,
      DI(1) => icmp_ln614_2_fu_882_p2_carry_i_3_n_7,
      DI(0) => icmp_ln614_2_fu_882_p2_carry_i_4_n_7,
      O(3 downto 0) => NLW_icmp_ln614_2_fu_882_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln614_2_fu_882_p2_carry_i_5_n_7,
      S(2) => icmp_ln614_2_fu_882_p2_carry_i_6_n_7,
      S(1) => icmp_ln614_2_fu_882_p2_carry_i_7_n_7,
      S(0) => icmp_ln614_2_fu_882_p2_carry_i_8_n_7
    );
\icmp_ln614_2_fu_882_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln614_2_fu_882_p2_carry_n_7,
      CO(3) => \icmp_ln614_2_fu_882_p2_carry__0_n_7\,
      CO(2) => \icmp_ln614_2_fu_882_p2_carry__0_n_8\,
      CO(1) => \icmp_ln614_2_fu_882_p2_carry__0_n_9\,
      CO(0) => \icmp_ln614_2_fu_882_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => \icmp_ln614_2_fu_882_p2_carry__0_i_1_n_7\,
      DI(2) => \icmp_ln614_2_fu_882_p2_carry__0_i_2_n_7\,
      DI(1) => \icmp_ln614_2_fu_882_p2_carry__0_i_3_n_7\,
      DI(0) => \icmp_ln614_2_fu_882_p2_carry__0_i_4_n_7\,
      O(3 downto 0) => \NLW_icmp_ln614_2_fu_882_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln614_2_fu_882_p2_carry__0_i_5_n_7\,
      S(2) => \icmp_ln614_2_fu_882_p2_carry__0_i_6_n_7\,
      S(1) => \icmp_ln614_2_fu_882_p2_carry__0_i_7_n_7\,
      S(0) => \icmp_ln614_2_fu_882_p2_carry__0_i_8_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(14),
      I1 => tmp_21_reg_1535(15),
      O => \icmp_ln614_2_fu_882_p2_carry__0_i_1_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(12),
      I1 => tmp_21_reg_1535(13),
      O => \icmp_ln614_2_fu_882_p2_carry__0_i_2_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(10),
      I1 => tmp_21_reg_1535(11),
      O => \icmp_ln614_2_fu_882_p2_carry__0_i_3_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(8),
      I1 => tmp_21_reg_1535(9),
      O => \icmp_ln614_2_fu_882_p2_carry__0_i_4_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(14),
      I1 => tmp_21_reg_1535(15),
      O => \icmp_ln614_2_fu_882_p2_carry__0_i_5_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(12),
      I1 => tmp_21_reg_1535(13),
      O => \icmp_ln614_2_fu_882_p2_carry__0_i_6_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(10),
      I1 => tmp_21_reg_1535(11),
      O => \icmp_ln614_2_fu_882_p2_carry__0_i_7_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(8),
      I1 => tmp_21_reg_1535(9),
      O => \icmp_ln614_2_fu_882_p2_carry__0_i_8_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln614_2_fu_882_p2_carry__0_n_7\,
      CO(3 downto 2) => \NLW_icmp_ln614_2_fu_882_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln614_2_fu_882_p2,
      CO(0) => \icmp_ln614_2_fu_882_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln614_2_fu_882_p2_carry__1_i_1_n_7\,
      DI(0) => \icmp_ln614_2_fu_882_p2_carry__1_i_2_n_7\,
      O(3 downto 0) => \NLW_icmp_ln614_2_fu_882_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln614_2_fu_882_p2_carry__1_i_3_n_7\,
      S(0) => \icmp_ln614_2_fu_882_p2_carry__1_i_4_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_21_reg_1535(18),
      I1 => tmp_21_reg_1535(19),
      O => \icmp_ln614_2_fu_882_p2_carry__1_i_1_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(16),
      I1 => tmp_21_reg_1535(17),
      O => \icmp_ln614_2_fu_882_p2_carry__1_i_2_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(18),
      I1 => tmp_21_reg_1535(19),
      O => \icmp_ln614_2_fu_882_p2_carry__1_i_3_n_7\
    );
\icmp_ln614_2_fu_882_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(16),
      I1 => tmp_21_reg_1535(17),
      O => \icmp_ln614_2_fu_882_p2_carry__1_i_4_n_7\
    );
icmp_ln614_2_fu_882_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(6),
      I1 => tmp_21_reg_1535(7),
      O => icmp_ln614_2_fu_882_p2_carry_i_1_n_7
    );
icmp_ln614_2_fu_882_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(4),
      I1 => tmp_21_reg_1535(5),
      O => icmp_ln614_2_fu_882_p2_carry_i_2_n_7
    );
icmp_ln614_2_fu_882_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(2),
      I1 => tmp_21_reg_1535(3),
      O => icmp_ln614_2_fu_882_p2_carry_i_3_n_7
    );
icmp_ln614_2_fu_882_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_21_reg_1535(0),
      I1 => tmp_21_reg_1535(1),
      O => icmp_ln614_2_fu_882_p2_carry_i_4_n_7
    );
icmp_ln614_2_fu_882_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(6),
      I1 => tmp_21_reg_1535(7),
      O => icmp_ln614_2_fu_882_p2_carry_i_5_n_7
    );
icmp_ln614_2_fu_882_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(4),
      I1 => tmp_21_reg_1535(5),
      O => icmp_ln614_2_fu_882_p2_carry_i_6_n_7
    );
icmp_ln614_2_fu_882_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(2),
      I1 => tmp_21_reg_1535(3),
      O => icmp_ln614_2_fu_882_p2_carry_i_7_n_7
    );
icmp_ln614_2_fu_882_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_21_reg_1535(0),
      I1 => tmp_21_reg_1535(1),
      O => icmp_ln614_2_fu_882_p2_carry_i_8_n_7
    );
icmp_ln614_fu_778_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln614_fu_778_p2_carry_n_7,
      CO(2) => icmp_ln614_fu_778_p2_carry_n_8,
      CO(1) => icmp_ln614_fu_778_p2_carry_n_9,
      CO(0) => icmp_ln614_fu_778_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => icmp_ln614_fu_778_p2_carry_i_1_n_7,
      DI(2) => icmp_ln614_fu_778_p2_carry_i_2_n_7,
      DI(1) => icmp_ln614_fu_778_p2_carry_i_3_n_7,
      DI(0) => icmp_ln614_fu_778_p2_carry_i_4_n_7,
      O(3 downto 0) => NLW_icmp_ln614_fu_778_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln614_fu_778_p2_carry_i_5_n_7,
      S(2) => icmp_ln614_fu_778_p2_carry_i_6_n_7,
      S(1) => icmp_ln614_fu_778_p2_carry_i_7_n_7,
      S(0) => icmp_ln614_fu_778_p2_carry_i_8_n_7
    );
\icmp_ln614_fu_778_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln614_fu_778_p2_carry_n_7,
      CO(3) => \icmp_ln614_fu_778_p2_carry__0_n_7\,
      CO(2) => \icmp_ln614_fu_778_p2_carry__0_n_8\,
      CO(1) => \icmp_ln614_fu_778_p2_carry__0_n_9\,
      CO(0) => \icmp_ln614_fu_778_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => \icmp_ln614_fu_778_p2_carry__0_i_1_n_7\,
      DI(2) => \icmp_ln614_fu_778_p2_carry__0_i_2_n_7\,
      DI(1) => \icmp_ln614_fu_778_p2_carry__0_i_3_n_7\,
      DI(0) => \icmp_ln614_fu_778_p2_carry__0_i_4_n_7\,
      O(3 downto 0) => \NLW_icmp_ln614_fu_778_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln614_fu_778_p2_carry__0_i_5_n_7\,
      S(2) => \icmp_ln614_fu_778_p2_carry__0_i_6_n_7\,
      S(1) => \icmp_ln614_fu_778_p2_carry__0_i_7_n_7\,
      S(0) => \icmp_ln614_fu_778_p2_carry__0_i_8_n_7\
    );
\icmp_ln614_fu_778_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(14),
      I1 => tmp_reg_1503(15),
      O => \icmp_ln614_fu_778_p2_carry__0_i_1_n_7\
    );
\icmp_ln614_fu_778_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(12),
      I1 => tmp_reg_1503(13),
      O => \icmp_ln614_fu_778_p2_carry__0_i_2_n_7\
    );
\icmp_ln614_fu_778_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(10),
      I1 => tmp_reg_1503(11),
      O => \icmp_ln614_fu_778_p2_carry__0_i_3_n_7\
    );
\icmp_ln614_fu_778_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(8),
      I1 => tmp_reg_1503(9),
      O => \icmp_ln614_fu_778_p2_carry__0_i_4_n_7\
    );
\icmp_ln614_fu_778_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(14),
      I1 => tmp_reg_1503(15),
      O => \icmp_ln614_fu_778_p2_carry__0_i_5_n_7\
    );
\icmp_ln614_fu_778_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(12),
      I1 => tmp_reg_1503(13),
      O => \icmp_ln614_fu_778_p2_carry__0_i_6_n_7\
    );
\icmp_ln614_fu_778_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(10),
      I1 => tmp_reg_1503(11),
      O => \icmp_ln614_fu_778_p2_carry__0_i_7_n_7\
    );
\icmp_ln614_fu_778_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(8),
      I1 => tmp_reg_1503(9),
      O => \icmp_ln614_fu_778_p2_carry__0_i_8_n_7\
    );
\icmp_ln614_fu_778_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln614_fu_778_p2_carry__0_n_7\,
      CO(3 downto 2) => \NLW_icmp_ln614_fu_778_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln614_fu_778_p2,
      CO(0) => \icmp_ln614_fu_778_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln614_fu_778_p2_carry__1_i_1_n_7\,
      DI(0) => \icmp_ln614_fu_778_p2_carry__1_i_2_n_7\,
      O(3 downto 0) => \NLW_icmp_ln614_fu_778_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln614_fu_778_p2_carry__1_i_3_n_7\,
      S(0) => \icmp_ln614_fu_778_p2_carry__1_i_4_n_7\
    );
\icmp_ln614_fu_778_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_reg_1503(18),
      I1 => tmp_reg_1503(19),
      O => \icmp_ln614_fu_778_p2_carry__1_i_1_n_7\
    );
\icmp_ln614_fu_778_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(16),
      I1 => tmp_reg_1503(17),
      O => \icmp_ln614_fu_778_p2_carry__1_i_2_n_7\
    );
\icmp_ln614_fu_778_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(18),
      I1 => tmp_reg_1503(19),
      O => \icmp_ln614_fu_778_p2_carry__1_i_3_n_7\
    );
\icmp_ln614_fu_778_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(16),
      I1 => tmp_reg_1503(17),
      O => \icmp_ln614_fu_778_p2_carry__1_i_4_n_7\
    );
icmp_ln614_fu_778_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(6),
      I1 => tmp_reg_1503(7),
      O => icmp_ln614_fu_778_p2_carry_i_1_n_7
    );
icmp_ln614_fu_778_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(4),
      I1 => tmp_reg_1503(5),
      O => icmp_ln614_fu_778_p2_carry_i_2_n_7
    );
icmp_ln614_fu_778_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(2),
      I1 => tmp_reg_1503(3),
      O => icmp_ln614_fu_778_p2_carry_i_3_n_7
    );
icmp_ln614_fu_778_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_1503(0),
      I1 => tmp_reg_1503(1),
      O => icmp_ln614_fu_778_p2_carry_i_4_n_7
    );
icmp_ln614_fu_778_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(6),
      I1 => tmp_reg_1503(7),
      O => icmp_ln614_fu_778_p2_carry_i_5_n_7
    );
icmp_ln614_fu_778_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(4),
      I1 => tmp_reg_1503(5),
      O => icmp_ln614_fu_778_p2_carry_i_6_n_7
    );
icmp_ln614_fu_778_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(2),
      I1 => tmp_reg_1503(3),
      O => icmp_ln614_fu_778_p2_carry_i_7_n_7
    );
icmp_ln614_fu_778_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1503(0),
      I1 => tmp_reg_1503(1),
      O => icmp_ln614_fu_778_p2_carry_i_8_n_7
    );
mac_muladd_16s_8ns_24s_25_4_0_U42: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_31,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7 downto 0) => p_reg_reg_0(7 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_1(23) => temp_reg_1297_reg_n_89,
      p_reg_reg_1(22) => temp_reg_1297_reg_n_90,
      p_reg_reg_1(21) => temp_reg_1297_reg_n_91,
      p_reg_reg_1(20) => temp_reg_1297_reg_n_92,
      p_reg_reg_1(19) => temp_reg_1297_reg_n_93,
      p_reg_reg_1(18) => temp_reg_1297_reg_n_94,
      p_reg_reg_1(17) => temp_reg_1297_reg_n_95,
      p_reg_reg_1(16) => temp_reg_1297_reg_n_96,
      p_reg_reg_1(15) => temp_reg_1297_reg_n_97,
      p_reg_reg_1(14) => temp_reg_1297_reg_n_98,
      p_reg_reg_1(13) => temp_reg_1297_reg_n_99,
      p_reg_reg_1(12) => temp_reg_1297_reg_n_100,
      p_reg_reg_1(11) => temp_reg_1297_reg_n_101,
      p_reg_reg_1(10) => temp_reg_1297_reg_n_102,
      p_reg_reg_1(9) => temp_reg_1297_reg_n_103,
      p_reg_reg_1(8) => temp_reg_1297_reg_n_104,
      p_reg_reg_1(7) => temp_reg_1297_reg_n_105,
      p_reg_reg_1(6) => temp_reg_1297_reg_n_106,
      p_reg_reg_1(5) => temp_reg_1297_reg_n_107,
      p_reg_reg_1(4) => temp_reg_1297_reg_n_108,
      p_reg_reg_1(3) => temp_reg_1297_reg_n_109,
      p_reg_reg_1(2) => temp_reg_1297_reg_n_110,
      p_reg_reg_1(1) => temp_reg_1297_reg_n_111,
      p_reg_reg_1(0) => temp_reg_1297_reg_n_112
    );
mac_muladd_16s_8ns_24s_25_4_0_U43: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_11
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_31,
      S(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_32,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7 downto 0) => p_reg_reg_2(7 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_1(23) => temp_3_reg_1302_reg_n_89,
      p_reg_reg_1(22) => temp_3_reg_1302_reg_n_90,
      p_reg_reg_1(21) => temp_3_reg_1302_reg_n_91,
      p_reg_reg_1(20) => temp_3_reg_1302_reg_n_92,
      p_reg_reg_1(19) => temp_3_reg_1302_reg_n_93,
      p_reg_reg_1(18) => temp_3_reg_1302_reg_n_94,
      p_reg_reg_1(17) => temp_3_reg_1302_reg_n_95,
      p_reg_reg_1(16) => temp_3_reg_1302_reg_n_96,
      p_reg_reg_1(15) => temp_3_reg_1302_reg_n_97,
      p_reg_reg_1(14) => temp_3_reg_1302_reg_n_98,
      p_reg_reg_1(13) => temp_3_reg_1302_reg_n_99,
      p_reg_reg_1(12) => temp_3_reg_1302_reg_n_100,
      p_reg_reg_1(11) => temp_3_reg_1302_reg_n_101,
      p_reg_reg_1(10) => temp_3_reg_1302_reg_n_102,
      p_reg_reg_1(9) => temp_3_reg_1302_reg_n_103,
      p_reg_reg_1(8) => temp_3_reg_1302_reg_n_104,
      p_reg_reg_1(7) => temp_3_reg_1302_reg_n_105,
      p_reg_reg_1(6) => temp_3_reg_1302_reg_n_106,
      p_reg_reg_1(5) => temp_3_reg_1302_reg_n_107,
      p_reg_reg_1(4) => temp_3_reg_1302_reg_n_108,
      p_reg_reg_1(3) => temp_3_reg_1302_reg_n_109,
      p_reg_reg_1(2) => temp_3_reg_1302_reg_n_110,
      p_reg_reg_1(1) => temp_3_reg_1302_reg_n_111,
      p_reg_reg_1(0) => temp_3_reg_1302_reg_n_112,
      p_reg_reg_2(0) => mac_muladd_16s_8ns_24s_25_4_0_U42_n_7
    );
mac_muladd_16s_8ns_24s_25_4_0_U44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_12
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_31,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7 downto 0) => p_reg_reg_4(7 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg_5(15 downto 0),
      p_reg_reg_1(23) => temp_7_reg_1331_reg_n_89,
      p_reg_reg_1(22) => temp_7_reg_1331_reg_n_90,
      p_reg_reg_1(21) => temp_7_reg_1331_reg_n_91,
      p_reg_reg_1(20) => temp_7_reg_1331_reg_n_92,
      p_reg_reg_1(19) => temp_7_reg_1331_reg_n_93,
      p_reg_reg_1(18) => temp_7_reg_1331_reg_n_94,
      p_reg_reg_1(17) => temp_7_reg_1331_reg_n_95,
      p_reg_reg_1(16) => temp_7_reg_1331_reg_n_96,
      p_reg_reg_1(15) => temp_7_reg_1331_reg_n_97,
      p_reg_reg_1(14) => temp_7_reg_1331_reg_n_98,
      p_reg_reg_1(13) => temp_7_reg_1331_reg_n_99,
      p_reg_reg_1(12) => temp_7_reg_1331_reg_n_100,
      p_reg_reg_1(11) => temp_7_reg_1331_reg_n_101,
      p_reg_reg_1(10) => temp_7_reg_1331_reg_n_102,
      p_reg_reg_1(9) => temp_7_reg_1331_reg_n_103,
      p_reg_reg_1(8) => temp_7_reg_1331_reg_n_104,
      p_reg_reg_1(7) => temp_7_reg_1331_reg_n_105,
      p_reg_reg_1(6) => temp_7_reg_1331_reg_n_106,
      p_reg_reg_1(5) => temp_7_reg_1331_reg_n_107,
      p_reg_reg_1(4) => temp_7_reg_1331_reg_n_108,
      p_reg_reg_1(3) => temp_7_reg_1331_reg_n_109,
      p_reg_reg_1(2) => temp_7_reg_1331_reg_n_110,
      p_reg_reg_1(1) => temp_7_reg_1331_reg_n_111,
      p_reg_reg_1(0) => temp_7_reg_1331_reg_n_112
    );
mac_muladd_16s_8ns_24s_25_4_0_U45: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_13
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_31,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg_0(15 downto 8),
      p_reg_reg_1(23) => temp_11_reg_1336_reg_n_89,
      p_reg_reg_1(22) => temp_11_reg_1336_reg_n_90,
      p_reg_reg_1(21) => temp_11_reg_1336_reg_n_91,
      p_reg_reg_1(20) => temp_11_reg_1336_reg_n_92,
      p_reg_reg_1(19) => temp_11_reg_1336_reg_n_93,
      p_reg_reg_1(18) => temp_11_reg_1336_reg_n_94,
      p_reg_reg_1(17) => temp_11_reg_1336_reg_n_95,
      p_reg_reg_1(16) => temp_11_reg_1336_reg_n_96,
      p_reg_reg_1(15) => temp_11_reg_1336_reg_n_97,
      p_reg_reg_1(14) => temp_11_reg_1336_reg_n_98,
      p_reg_reg_1(13) => temp_11_reg_1336_reg_n_99,
      p_reg_reg_1(12) => temp_11_reg_1336_reg_n_100,
      p_reg_reg_1(11) => temp_11_reg_1336_reg_n_101,
      p_reg_reg_1(10) => temp_11_reg_1336_reg_n_102,
      p_reg_reg_1(9) => temp_11_reg_1336_reg_n_103,
      p_reg_reg_1(8) => temp_11_reg_1336_reg_n_104,
      p_reg_reg_1(7) => temp_11_reg_1336_reg_n_105,
      p_reg_reg_1(6) => temp_11_reg_1336_reg_n_106,
      p_reg_reg_1(5) => temp_11_reg_1336_reg_n_107,
      p_reg_reg_1(4) => temp_11_reg_1336_reg_n_108,
      p_reg_reg_1(3) => temp_11_reg_1336_reg_n_109,
      p_reg_reg_1(2) => temp_11_reg_1336_reg_n_110,
      p_reg_reg_1(1) => temp_11_reg_1336_reg_n_111,
      p_reg_reg_1(0) => temp_11_reg_1336_reg_n_112
    );
mac_muladd_16s_8ns_24s_25_4_0_U46: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_14
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_31,
      S(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_32,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg_2(15 downto 8),
      p_reg_reg_1(23) => temp_12_reg_1341_reg_n_89,
      p_reg_reg_1(22) => temp_12_reg_1341_reg_n_90,
      p_reg_reg_1(21) => temp_12_reg_1341_reg_n_91,
      p_reg_reg_1(20) => temp_12_reg_1341_reg_n_92,
      p_reg_reg_1(19) => temp_12_reg_1341_reg_n_93,
      p_reg_reg_1(18) => temp_12_reg_1341_reg_n_94,
      p_reg_reg_1(17) => temp_12_reg_1341_reg_n_95,
      p_reg_reg_1(16) => temp_12_reg_1341_reg_n_96,
      p_reg_reg_1(15) => temp_12_reg_1341_reg_n_97,
      p_reg_reg_1(14) => temp_12_reg_1341_reg_n_98,
      p_reg_reg_1(13) => temp_12_reg_1341_reg_n_99,
      p_reg_reg_1(12) => temp_12_reg_1341_reg_n_100,
      p_reg_reg_1(11) => temp_12_reg_1341_reg_n_101,
      p_reg_reg_1(10) => temp_12_reg_1341_reg_n_102,
      p_reg_reg_1(9) => temp_12_reg_1341_reg_n_103,
      p_reg_reg_1(8) => temp_12_reg_1341_reg_n_104,
      p_reg_reg_1(7) => temp_12_reg_1341_reg_n_105,
      p_reg_reg_1(6) => temp_12_reg_1341_reg_n_106,
      p_reg_reg_1(5) => temp_12_reg_1341_reg_n_107,
      p_reg_reg_1(4) => temp_12_reg_1341_reg_n_108,
      p_reg_reg_1(3) => temp_12_reg_1341_reg_n_109,
      p_reg_reg_1(2) => temp_12_reg_1341_reg_n_110,
      p_reg_reg_1(1) => temp_12_reg_1341_reg_n_111,
      p_reg_reg_1(0) => temp_12_reg_1341_reg_n_112,
      p_reg_reg_2(0) => mac_muladd_16s_8ns_24s_25_4_0_U45_n_7
    );
mac_muladd_16s_8ns_24s_25_4_0_U47: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_31,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg_5(15 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg_4(15 downto 8),
      p_reg_reg_1(23) => temp_16_reg_1356_reg_n_89,
      p_reg_reg_1(22) => temp_16_reg_1356_reg_n_90,
      p_reg_reg_1(21) => temp_16_reg_1356_reg_n_91,
      p_reg_reg_1(20) => temp_16_reg_1356_reg_n_92,
      p_reg_reg_1(19) => temp_16_reg_1356_reg_n_93,
      p_reg_reg_1(18) => temp_16_reg_1356_reg_n_94,
      p_reg_reg_1(17) => temp_16_reg_1356_reg_n_95,
      p_reg_reg_1(16) => temp_16_reg_1356_reg_n_96,
      p_reg_reg_1(15) => temp_16_reg_1356_reg_n_97,
      p_reg_reg_1(14) => temp_16_reg_1356_reg_n_98,
      p_reg_reg_1(13) => temp_16_reg_1356_reg_n_99,
      p_reg_reg_1(12) => temp_16_reg_1356_reg_n_100,
      p_reg_reg_1(11) => temp_16_reg_1356_reg_n_101,
      p_reg_reg_1(10) => temp_16_reg_1356_reg_n_102,
      p_reg_reg_1(9) => temp_16_reg_1356_reg_n_103,
      p_reg_reg_1(8) => temp_16_reg_1356_reg_n_104,
      p_reg_reg_1(7) => temp_16_reg_1356_reg_n_105,
      p_reg_reg_1(6) => temp_16_reg_1356_reg_n_106,
      p_reg_reg_1(5) => temp_16_reg_1356_reg_n_107,
      p_reg_reg_1(4) => temp_16_reg_1356_reg_n_108,
      p_reg_reg_1(3) => temp_16_reg_1356_reg_n_109,
      p_reg_reg_1(2) => temp_16_reg_1356_reg_n_110,
      p_reg_reg_1(1) => temp_16_reg_1356_reg_n_111,
      p_reg_reg_1(0) => temp_16_reg_1356_reg_n_112
    );
mac_muladd_16s_8ns_24s_25_4_0_U48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_31,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg_0(23 downto 16),
      p_reg_reg_1(23) => temp_20_reg_1361_reg_n_89,
      p_reg_reg_1(22) => temp_20_reg_1361_reg_n_90,
      p_reg_reg_1(21) => temp_20_reg_1361_reg_n_91,
      p_reg_reg_1(20) => temp_20_reg_1361_reg_n_92,
      p_reg_reg_1(19) => temp_20_reg_1361_reg_n_93,
      p_reg_reg_1(18) => temp_20_reg_1361_reg_n_94,
      p_reg_reg_1(17) => temp_20_reg_1361_reg_n_95,
      p_reg_reg_1(16) => temp_20_reg_1361_reg_n_96,
      p_reg_reg_1(15) => temp_20_reg_1361_reg_n_97,
      p_reg_reg_1(14) => temp_20_reg_1361_reg_n_98,
      p_reg_reg_1(13) => temp_20_reg_1361_reg_n_99,
      p_reg_reg_1(12) => temp_20_reg_1361_reg_n_100,
      p_reg_reg_1(11) => temp_20_reg_1361_reg_n_101,
      p_reg_reg_1(10) => temp_20_reg_1361_reg_n_102,
      p_reg_reg_1(9) => temp_20_reg_1361_reg_n_103,
      p_reg_reg_1(8) => temp_20_reg_1361_reg_n_104,
      p_reg_reg_1(7) => temp_20_reg_1361_reg_n_105,
      p_reg_reg_1(6) => temp_20_reg_1361_reg_n_106,
      p_reg_reg_1(5) => temp_20_reg_1361_reg_n_107,
      p_reg_reg_1(4) => temp_20_reg_1361_reg_n_108,
      p_reg_reg_1(3) => temp_20_reg_1361_reg_n_109,
      p_reg_reg_1(2) => temp_20_reg_1361_reg_n_110,
      p_reg_reg_1(1) => temp_20_reg_1361_reg_n_111,
      p_reg_reg_1(0) => temp_20_reg_1361_reg_n_112
    );
mac_muladd_16s_8ns_24s_25_4_0_U49: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_31,
      S(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_32,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg_3(15 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg_2(23 downto 16),
      p_reg_reg_1(23) => temp_21_reg_1366_reg_n_89,
      p_reg_reg_1(22) => temp_21_reg_1366_reg_n_90,
      p_reg_reg_1(21) => temp_21_reg_1366_reg_n_91,
      p_reg_reg_1(20) => temp_21_reg_1366_reg_n_92,
      p_reg_reg_1(19) => temp_21_reg_1366_reg_n_93,
      p_reg_reg_1(18) => temp_21_reg_1366_reg_n_94,
      p_reg_reg_1(17) => temp_21_reg_1366_reg_n_95,
      p_reg_reg_1(16) => temp_21_reg_1366_reg_n_96,
      p_reg_reg_1(15) => temp_21_reg_1366_reg_n_97,
      p_reg_reg_1(14) => temp_21_reg_1366_reg_n_98,
      p_reg_reg_1(13) => temp_21_reg_1366_reg_n_99,
      p_reg_reg_1(12) => temp_21_reg_1366_reg_n_100,
      p_reg_reg_1(11) => temp_21_reg_1366_reg_n_101,
      p_reg_reg_1(10) => temp_21_reg_1366_reg_n_102,
      p_reg_reg_1(9) => temp_21_reg_1366_reg_n_103,
      p_reg_reg_1(8) => temp_21_reg_1366_reg_n_104,
      p_reg_reg_1(7) => temp_21_reg_1366_reg_n_105,
      p_reg_reg_1(6) => temp_21_reg_1366_reg_n_106,
      p_reg_reg_1(5) => temp_21_reg_1366_reg_n_107,
      p_reg_reg_1(4) => temp_21_reg_1366_reg_n_108,
      p_reg_reg_1(3) => temp_21_reg_1366_reg_n_109,
      p_reg_reg_1(2) => temp_21_reg_1366_reg_n_110,
      p_reg_reg_1(1) => temp_21_reg_1366_reg_n_111,
      p_reg_reg_1(0) => temp_21_reg_1366_reg_n_112,
      p_reg_reg_2(0) => mac_muladd_16s_8ns_24s_25_4_0_U48_n_7
    );
mac_muladd_16s_8ns_24s_25_4_0_U50: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18
     port map (
      E(0) => \^ap_block_pp0_stage0_subdone\,
      P(24) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_7,
      P(23) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_8,
      P(22) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_9,
      P(21) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_10,
      P(20) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_11,
      P(19) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_12,
      P(18) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_13,
      P(17) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_14,
      P(16) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_15,
      P(15) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_16,
      P(14) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_17,
      P(13) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_18,
      P(12) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_19,
      P(11) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_20,
      P(10) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_21,
      P(9) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_22,
      P(8) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_23,
      P(7) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_24,
      P(6) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_25,
      P(5) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_26,
      P(4) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_27,
      P(3) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_28,
      P(2) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_29,
      P(1) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_30,
      P(0) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_31,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg_5(15 downto 0),
      p_reg_reg_0(7 downto 0) => p_reg_reg_4(23 downto 16),
      p_reg_reg_1(23) => temp_25_reg_1381_reg_n_89,
      p_reg_reg_1(22) => temp_25_reg_1381_reg_n_90,
      p_reg_reg_1(21) => temp_25_reg_1381_reg_n_91,
      p_reg_reg_1(20) => temp_25_reg_1381_reg_n_92,
      p_reg_reg_1(19) => temp_25_reg_1381_reg_n_93,
      p_reg_reg_1(18) => temp_25_reg_1381_reg_n_94,
      p_reg_reg_1(17) => temp_25_reg_1381_reg_n_95,
      p_reg_reg_1(16) => temp_25_reg_1381_reg_n_96,
      p_reg_reg_1(15) => temp_25_reg_1381_reg_n_97,
      p_reg_reg_1(14) => temp_25_reg_1381_reg_n_98,
      p_reg_reg_1(13) => temp_25_reg_1381_reg_n_99,
      p_reg_reg_1(12) => temp_25_reg_1381_reg_n_100,
      p_reg_reg_1(11) => temp_25_reg_1381_reg_n_101,
      p_reg_reg_1(10) => temp_25_reg_1381_reg_n_102,
      p_reg_reg_1(9) => temp_25_reg_1381_reg_n_103,
      p_reg_reg_1(8) => temp_25_reg_1381_reg_n_104,
      p_reg_reg_1(7) => temp_25_reg_1381_reg_n_105,
      p_reg_reg_1(6) => temp_25_reg_1381_reg_n_106,
      p_reg_reg_1(5) => temp_25_reg_1381_reg_n_107,
      p_reg_reg_1(4) => temp_25_reg_1381_reg_n_108,
      p_reg_reg_1(3) => temp_25_reg_1381_reg_n_109,
      p_reg_reg_1(2) => temp_25_reg_1381_reg_n_110,
      p_reg_reg_1(1) => temp_25_reg_1381_reg_n_111,
      p_reg_reg_1(0) => temp_25_reg_1381_reg_n_112,
      p_reg_reg_2 => p_reg_reg
    );
mac_muladd_16s_8ns_25s_26_4_0_U52: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
     port map (
      P(25) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_7,
      P(24) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_8,
      P(23) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_9,
      P(22) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_10,
      P(21) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_11,
      P(20) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_12,
      P(19) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_13,
      P(18) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_14,
      P(17) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_15,
      P(16) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_16,
      P(15) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_17,
      P(14) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_18,
      P(13) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_19,
      P(12) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_20,
      P(11) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_21,
      P(10) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_22,
      P(9) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_23,
      P(8) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_24,
      P(7) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_25,
      P(6) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_26,
      P(5) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_27,
      P(4) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_28,
      P(3) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_29,
      P(2) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_30,
      P(1) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_31,
      P(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_32,
      Q(15 downto 0) => p_kernel_filter_1_2_val_int_reg(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[7]\,
      p_reg_reg(6) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[6]\,
      p_reg_reg(5) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[5]\,
      p_reg_reg(4) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[4]\,
      p_reg_reg(3) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[3]\,
      p_reg_reg(2) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[2]\,
      p_reg_reg(1) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[1]\,
      p_reg_reg(0) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[0]\,
      p_reg_reg_0(24) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_7,
      p_reg_reg_0(23) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_8,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_9,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_10,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_11,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_12,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_13,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_14,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_15,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_16,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_17,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_18,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_19,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_20,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_21,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_22,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_23,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_24,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_25,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_26,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_27,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_28,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_29,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_30,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_24s_25_4_0_U44_n_31
    );
mac_muladd_16s_8ns_25s_26_4_0_U54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_19
     port map (
      P(25) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_7,
      P(24) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_8,
      P(23) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_9,
      P(22) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_10,
      P(21) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_11,
      P(20) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_12,
      P(19) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_13,
      P(18) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_14,
      P(17) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_15,
      P(16) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_16,
      P(15) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_17,
      P(14) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_18,
      P(13) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_19,
      P(12) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_20,
      P(11) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_21,
      P(10) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_22,
      P(9) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_23,
      P(8) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_24,
      P(7) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_25,
      P(6) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_26,
      P(5) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_27,
      P(4) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_28,
      P(3) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_29,
      P(2) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_30,
      P(1) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_31,
      P(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_32,
      Q(15 downto 0) => p_kernel_filter_1_2_val_int_reg(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[15]\,
      p_reg_reg(6) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[14]\,
      p_reg_reg(5) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[13]\,
      p_reg_reg(4) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[12]\,
      p_reg_reg(3) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[11]\,
      p_reg_reg(2) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[10]\,
      p_reg_reg(1) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[9]\,
      p_reg_reg(0) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[8]\,
      p_reg_reg_0(24) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_7,
      p_reg_reg_0(23) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_8,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_9,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_10,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_11,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_12,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_13,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_14,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_15,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_16,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_17,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_18,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_19,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_20,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_21,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_22,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_23,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_24,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_25,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_26,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_27,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_28,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_29,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_30,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_24s_25_4_0_U47_n_31
    );
mac_muladd_16s_8ns_25s_26_4_0_U56: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_20
     port map (
      P(25) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_7,
      P(24) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_8,
      P(23) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_9,
      P(22) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_10,
      P(21) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_11,
      P(20) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_12,
      P(19) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_13,
      P(18) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_14,
      P(17) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_15,
      P(16) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_16,
      P(15) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_17,
      P(14) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_18,
      P(13) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_19,
      P(12) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_20,
      P(11) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_21,
      P(10) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_22,
      P(9) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_23,
      P(8) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_24,
      P(7) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_25,
      P(6) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_26,
      P(5) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_27,
      P(4) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_28,
      P(3) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_29,
      P(2) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_30,
      P(1) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_31,
      P(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_32,
      Q(15 downto 0) => p_kernel_filter_1_2_val_int_reg(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[23]\,
      p_reg_reg(6) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[22]\,
      p_reg_reg(5) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[21]\,
      p_reg_reg(4) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[20]\,
      p_reg_reg(3) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[19]\,
      p_reg_reg(2) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[18]\,
      p_reg_reg(1) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[17]\,
      p_reg_reg(0) => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[16]\,
      p_reg_reg_0(24) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_7,
      p_reg_reg_0(23) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_8,
      p_reg_reg_0(22) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_9,
      p_reg_reg_0(21) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_10,
      p_reg_reg_0(20) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_11,
      p_reg_reg_0(19) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_12,
      p_reg_reg_0(18) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_13,
      p_reg_reg_0(17) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_14,
      p_reg_reg_0(16) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_15,
      p_reg_reg_0(15) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_16,
      p_reg_reg_0(14) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_17,
      p_reg_reg_0(13) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_18,
      p_reg_reg_0(12) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_19,
      p_reg_reg_0(11) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_20,
      p_reg_reg_0(10) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_21,
      p_reg_reg_0(9) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_22,
      p_reg_reg_0(8) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_23,
      p_reg_reg_0(7) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_24,
      p_reg_reg_0(6) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_25,
      p_reg_reg_0(5) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_26,
      p_reg_reg_0(4) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_27,
      p_reg_reg_0(3) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_28,
      p_reg_reg_0(2) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_29,
      p_reg_reg_0(1) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_30,
      p_reg_reg_0(0) => mac_muladd_16s_8ns_24s_25_4_0_U50_n_31
    );
mac_muladd_16s_8ns_26s_27_4_0_U51: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
     port map (
      A(7 downto 0) => \^a\(7 downto 0),
      C(25) => p_reg_reg_i_1_n_13,
      C(24) => p_reg_reg_i_1_n_14,
      C(23) => p_reg_reg_i_2_n_11,
      C(22) => p_reg_reg_i_2_n_12,
      C(21) => p_reg_reg_i_2_n_13,
      C(20) => p_reg_reg_i_2_n_14,
      C(19) => p_reg_reg_i_3_n_11,
      C(18) => p_reg_reg_i_3_n_12,
      C(17) => p_reg_reg_i_3_n_13,
      C(16) => p_reg_reg_i_3_n_14,
      C(15) => p_reg_reg_i_4_n_11,
      C(14) => p_reg_reg_i_4_n_12,
      C(13) => p_reg_reg_i_4_n_13,
      C(12) => p_reg_reg_i_4_n_14,
      C(11) => p_reg_reg_i_5_n_11,
      C(10) => p_reg_reg_i_5_n_12,
      C(9) => p_reg_reg_i_5_n_13,
      C(8) => p_reg_reg_i_5_n_14,
      C(7) => p_reg_reg_i_6_n_11,
      C(6) => p_reg_reg_i_6_n_12,
      C(5) => p_reg_reg_i_6_n_13,
      C(4) => p_reg_reg_i_6_n_14,
      C(3) => p_reg_reg_i_7_n_11,
      C(2) => p_reg_reg_i_7_n_12,
      C(1) => p_reg_reg_i_7_n_13,
      C(0) => p_reg_reg_i_7_n_14,
      P(25) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_7,
      P(24) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_8,
      P(23) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_9,
      P(22) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_10,
      P(21) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_11,
      P(20) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_12,
      P(19) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_13,
      P(18) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_14,
      P(17) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_15,
      P(16) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_16,
      P(15) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_17,
      P(14) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_18,
      P(13) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_19,
      P(12) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_20,
      P(11) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_21,
      P(10) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_22,
      P(9) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_23,
      P(8) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_24,
      P(7) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_25,
      P(6) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_26,
      P(5) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_27,
      P(4) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_28,
      P(3) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_29,
      P(2) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_30,
      P(1) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_31,
      P(0) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_32,
      Q(15 downto 0) => p_kernel_filter_1_1_val_int_reg(15 downto 0),
      S(1) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_33,
      S(0) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_34,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_7
    );
mac_muladd_16s_8ns_26s_27_4_0_U53: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_21
     port map (
      C(25) => \p_reg_reg_i_1__1_n_13\,
      C(24) => \p_reg_reg_i_1__1_n_14\,
      C(23) => \p_reg_reg_i_2__1_n_11\,
      C(22) => \p_reg_reg_i_2__1_n_12\,
      C(21) => \p_reg_reg_i_2__1_n_13\,
      C(20) => \p_reg_reg_i_2__1_n_14\,
      C(19) => \p_reg_reg_i_3__1_n_11\,
      C(18) => \p_reg_reg_i_3__1_n_12\,
      C(17) => \p_reg_reg_i_3__1_n_13\,
      C(16) => \p_reg_reg_i_3__1_n_14\,
      C(15) => \p_reg_reg_i_4__1_n_11\,
      C(14) => \p_reg_reg_i_4__1_n_12\,
      C(13) => \p_reg_reg_i_4__1_n_13\,
      C(12) => \p_reg_reg_i_4__1_n_14\,
      C(11) => \p_reg_reg_i_5__1_n_11\,
      C(10) => \p_reg_reg_i_5__1_n_12\,
      C(9) => \p_reg_reg_i_5__1_n_13\,
      C(8) => \p_reg_reg_i_5__1_n_14\,
      C(7) => \p_reg_reg_i_6__1_n_11\,
      C(6) => \p_reg_reg_i_6__1_n_12\,
      C(5) => \p_reg_reg_i_6__1_n_13\,
      C(4) => \p_reg_reg_i_6__1_n_14\,
      C(3) => \p_reg_reg_i_7__1_n_11\,
      C(2) => \p_reg_reg_i_7__1_n_12\,
      C(1) => \p_reg_reg_i_7__1_n_13\,
      C(0) => \p_reg_reg_i_7__1_n_14\,
      P(25) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_7,
      P(24) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_8,
      P(23) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_9,
      P(22) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_10,
      P(21) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_11,
      P(20) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_12,
      P(19) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_13,
      P(18) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_14,
      P(17) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_15,
      P(16) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_16,
      P(15) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_17,
      P(14) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_18,
      P(13) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_19,
      P(12) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_20,
      P(11) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_21,
      P(10) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_22,
      P(9) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_23,
      P(8) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_24,
      P(7) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_25,
      P(6) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_26,
      P(5) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_27,
      P(4) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_28,
      P(3) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_29,
      P(2) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_30,
      P(1) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_31,
      P(0) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_32,
      Q(15 downto 0) => p_kernel_filter_1_1_val_int_reg(15 downto 0),
      S(1) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_33,
      S(0) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_34,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7 downto 0) => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(7 downto 0),
      p_reg_reg_0(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_7
    );
mac_muladd_16s_8ns_26s_27_4_0_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_22
     port map (
      C(25) => \p_reg_reg_i_1__3_n_13\,
      C(24) => \p_reg_reg_i_1__3_n_14\,
      C(23) => \p_reg_reg_i_2__3_n_11\,
      C(22) => \p_reg_reg_i_2__3_n_12\,
      C(21) => \p_reg_reg_i_2__3_n_13\,
      C(20) => \p_reg_reg_i_2__3_n_14\,
      C(19) => \p_reg_reg_i_3__3_n_11\,
      C(18) => \p_reg_reg_i_3__3_n_12\,
      C(17) => \p_reg_reg_i_3__3_n_13\,
      C(16) => \p_reg_reg_i_3__3_n_14\,
      C(15) => \p_reg_reg_i_4__3_n_11\,
      C(14) => \p_reg_reg_i_4__3_n_12\,
      C(13) => \p_reg_reg_i_4__3_n_13\,
      C(12) => \p_reg_reg_i_4__3_n_14\,
      C(11) => \p_reg_reg_i_5__3_n_11\,
      C(10) => \p_reg_reg_i_5__3_n_12\,
      C(9) => \p_reg_reg_i_5__3_n_13\,
      C(8) => \p_reg_reg_i_5__3_n_14\,
      C(7) => \p_reg_reg_i_6__3_n_11\,
      C(6) => \p_reg_reg_i_6__3_n_12\,
      C(5) => \p_reg_reg_i_6__3_n_13\,
      C(4) => \p_reg_reg_i_6__3_n_14\,
      C(3) => \p_reg_reg_i_7__3_n_11\,
      C(2) => \p_reg_reg_i_7__3_n_12\,
      C(1) => \p_reg_reg_i_7__3_n_13\,
      C(0) => \p_reg_reg_i_7__3_n_14\,
      P(25) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_7,
      P(24) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_8,
      P(23) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_9,
      P(22) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_10,
      P(21) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_11,
      P(20) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_12,
      P(19) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_13,
      P(18) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_14,
      P(17) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_15,
      P(16) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_16,
      P(15) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_17,
      P(14) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_18,
      P(13) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_19,
      P(12) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_20,
      P(11) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_21,
      P(10) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_22,
      P(9) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_23,
      P(8) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_24,
      P(7) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_25,
      P(6) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_26,
      P(5) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_27,
      P(4) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_28,
      P(3) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_29,
      P(2) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_30,
      P(1) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_31,
      P(0) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_32,
      Q(15 downto 0) => p_kernel_filter_1_1_val_int_reg(15 downto 0),
      S(1) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_33,
      S(0) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_34,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7 downto 0) => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(7 downto 0),
      p_reg_reg_0(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_7
    );
mac_muladd_16s_8ns_27s_28_4_0_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
     port map (
      C(26 downto 0) => C(26 downto 0),
      D(7) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_8,
      D(6) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_9,
      D(5) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_10,
      D(4) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_11,
      D(3) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_12,
      D(2) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_13,
      D(1) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_14,
      D(0) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_15,
      P(0) => mac_muladd_16s_8ns_27s_28_4_0_U57_n_7,
      Q(15 downto 0) => p_kernel_filter_2_2_val_read_reg_1111(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7 downto 0) => trunc_ln606_8_reg_1202(7 downto 0),
      shift_read_reg_1106_pp0_iter4_reg(7 downto 0) => shift_read_reg_1106_pp0_iter4_reg(7 downto 0),
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(18 downto 0) => p_0_in(18 downto 0),
      \tmp_reg_1503_reg[17]\ => \tmp_reg_1503[17]_i_3_n_7\
    );
mac_muladd_16s_8ns_27s_28_4_0_U58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_23
     port map (
      C(26) => \p_reg_reg_i_1__2_n_12\,
      C(25) => \p_reg_reg_i_1__2_n_13\,
      C(24) => \p_reg_reg_i_1__2_n_14\,
      C(23) => \p_reg_reg_i_2__2_n_11\,
      C(22) => \p_reg_reg_i_2__2_n_12\,
      C(21) => \p_reg_reg_i_2__2_n_13\,
      C(20) => \p_reg_reg_i_2__2_n_14\,
      C(19) => \p_reg_reg_i_3__2_n_11\,
      C(18) => \p_reg_reg_i_3__2_n_12\,
      C(17) => \p_reg_reg_i_3__2_n_13\,
      C(16) => \p_reg_reg_i_3__2_n_14\,
      C(15) => \p_reg_reg_i_4__2_n_11\,
      C(14) => \p_reg_reg_i_4__2_n_12\,
      C(13) => \p_reg_reg_i_4__2_n_13\,
      C(12) => \p_reg_reg_i_4__2_n_14\,
      C(11) => \p_reg_reg_i_5__2_n_11\,
      C(10) => \p_reg_reg_i_5__2_n_12\,
      C(9) => \p_reg_reg_i_5__2_n_13\,
      C(8) => \p_reg_reg_i_5__2_n_14\,
      C(7) => \p_reg_reg_i_6__2_n_11\,
      C(6) => \p_reg_reg_i_6__2_n_12\,
      C(5) => \p_reg_reg_i_6__2_n_13\,
      C(4) => \p_reg_reg_i_6__2_n_14\,
      C(3) => \p_reg_reg_i_7__2_n_11\,
      C(2) => \p_reg_reg_i_7__2_n_12\,
      C(1) => \p_reg_reg_i_7__2_n_13\,
      C(0) => \p_reg_reg_i_7__2_n_14\,
      D(7) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_8,
      D(6) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_9,
      D(5) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_10,
      D(4) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_11,
      D(3) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_12,
      D(2) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_13,
      D(1) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_14,
      D(0) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_15,
      P(0) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_7,
      Q(15 downto 0) => p_kernel_filter_2_2_val_read_reg_1111(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7 downto 0) => tmp_9_reg_1247(7 downto 0),
      shift_read_reg_1106_pp0_iter4_reg(7 downto 0) => shift_read_reg_1106_pp0_iter4_reg(7 downto 0),
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(18) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_16,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(17) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_17,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(16) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_18,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(15) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_19,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(14) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_20,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(13) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_21,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(12) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_22,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(11) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_23,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(10) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_24,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(9) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_25,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(8) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_26,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(7) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_27,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(6) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_28,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(5) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_29,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(4) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_30,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(3) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_31,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(2) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_32,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(1) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_33,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(0) => mac_muladd_16s_8ns_27s_28_4_0_U58_n_34,
      \tmp_10_reg_1519_reg[17]\ => \tmp_reg_1503[17]_i_3_n_7\
    );
mac_muladd_16s_8ns_27s_28_4_0_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_24
     port map (
      C(26) => \p_reg_reg_i_1__4_n_12\,
      C(25) => \p_reg_reg_i_1__4_n_13\,
      C(24) => \p_reg_reg_i_1__4_n_14\,
      C(23) => \p_reg_reg_i_2__4_n_11\,
      C(22) => \p_reg_reg_i_2__4_n_12\,
      C(21) => \p_reg_reg_i_2__4_n_13\,
      C(20) => \p_reg_reg_i_2__4_n_14\,
      C(19) => \p_reg_reg_i_3__4_n_11\,
      C(18) => \p_reg_reg_i_3__4_n_12\,
      C(17) => \p_reg_reg_i_3__4_n_13\,
      C(16) => \p_reg_reg_i_3__4_n_14\,
      C(15) => \p_reg_reg_i_4__4_n_11\,
      C(14) => \p_reg_reg_i_4__4_n_12\,
      C(13) => \p_reg_reg_i_4__4_n_13\,
      C(12) => \p_reg_reg_i_4__4_n_14\,
      C(11) => \p_reg_reg_i_5__4_n_11\,
      C(10) => \p_reg_reg_i_5__4_n_12\,
      C(9) => \p_reg_reg_i_5__4_n_13\,
      C(8) => \p_reg_reg_i_5__4_n_14\,
      C(7) => \p_reg_reg_i_6__4_n_11\,
      C(6) => \p_reg_reg_i_6__4_n_12\,
      C(5) => \p_reg_reg_i_6__4_n_13\,
      C(4) => \p_reg_reg_i_6__4_n_14\,
      C(3) => \p_reg_reg_i_7__4_n_11\,
      C(2) => \p_reg_reg_i_7__4_n_12\,
      C(1) => \p_reg_reg_i_7__4_n_13\,
      C(0) => \p_reg_reg_i_7__4_n_14\,
      D(18) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_8,
      D(17) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_9,
      D(16) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_10,
      D(15) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_11,
      D(14) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_12,
      D(13) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_13,
      D(12) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_14,
      D(11) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_15,
      D(10) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_16,
      D(9) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_17,
      D(8) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_18,
      D(7) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_19,
      D(6) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_20,
      D(5) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_21,
      D(4) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_22,
      D(3) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_23,
      D(2) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_24,
      D(1) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_25,
      D(0) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_26,
      P(0) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_7,
      Q(15 downto 0) => p_kernel_filter_2_2_val_read_reg_1111(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_reg_reg(7 downto 0) => tmp_20_reg_1292(7 downto 0),
      shift_read_reg_1106_pp0_iter4_reg(7 downto 0) => shift_read_reg_1106_pp0_iter4_reg(7 downto 0),
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(7) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_27,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(6) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_28,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(5) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_29,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(4) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_30,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(3) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_31,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(2) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_32,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(1) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_33,
      \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\(0) => mac_muladd_16s_8ns_27s_28_4_0_U59_n_34,
      \tmp_sum_2_reg_1530_reg[0]\ => \tmp_reg_1503[17]_i_3_n_7\
    );
\p_kernel_filter_1_1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(0),
      Q => p_kernel_filter_1_1_val_int_reg(0),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(10),
      Q => p_kernel_filter_1_1_val_int_reg(10),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(11),
      Q => p_kernel_filter_1_1_val_int_reg(11),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(12),
      Q => p_kernel_filter_1_1_val_int_reg(12),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(13),
      Q => p_kernel_filter_1_1_val_int_reg(13),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(14),
      Q => p_kernel_filter_1_1_val_int_reg(14),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(15),
      Q => p_kernel_filter_1_1_val_int_reg(15),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(1),
      Q => p_kernel_filter_1_1_val_int_reg(1),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(2),
      Q => p_kernel_filter_1_1_val_int_reg(2),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(3),
      Q => p_kernel_filter_1_1_val_int_reg(3),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(4),
      Q => p_kernel_filter_1_1_val_int_reg(4),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(5),
      Q => p_kernel_filter_1_1_val_int_reg(5),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(6),
      Q => p_kernel_filter_1_1_val_int_reg(6),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(7),
      Q => p_kernel_filter_1_1_val_int_reg(7),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(8),
      Q => p_kernel_filter_1_1_val_int_reg(8),
      R => '0'
    );
\p_kernel_filter_1_1_val_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(9),
      Q => p_kernel_filter_1_1_val_int_reg(9),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(0),
      Q => p_kernel_filter_1_2_val_int_reg(0),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(10),
      Q => p_kernel_filter_1_2_val_int_reg(10),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(11),
      Q => p_kernel_filter_1_2_val_int_reg(11),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(12),
      Q => p_kernel_filter_1_2_val_int_reg(12),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(13),
      Q => p_kernel_filter_1_2_val_int_reg(13),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(14),
      Q => p_kernel_filter_1_2_val_int_reg(14),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(15),
      Q => p_kernel_filter_1_2_val_int_reg(15),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(1),
      Q => p_kernel_filter_1_2_val_int_reg(1),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(2),
      Q => p_kernel_filter_1_2_val_int_reg(2),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(3),
      Q => p_kernel_filter_1_2_val_int_reg(3),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(4),
      Q => p_kernel_filter_1_2_val_int_reg(4),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(5),
      Q => p_kernel_filter_1_2_val_int_reg(5),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(6),
      Q => p_kernel_filter_1_2_val_int_reg(6),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(7),
      Q => p_kernel_filter_1_2_val_int_reg(7),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(8),
      Q => p_kernel_filter_1_2_val_int_reg(8),
      R => '0'
    );
\p_kernel_filter_1_2_val_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(9),
      Q => p_kernel_filter_1_2_val_int_reg(9),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(0),
      Q => p_kernel_filter_2_2_val_int_reg(0),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(10),
      Q => p_kernel_filter_2_2_val_int_reg(10),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(11),
      Q => p_kernel_filter_2_2_val_int_reg(11),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(12),
      Q => p_kernel_filter_2_2_val_int_reg(12),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(13),
      Q => p_kernel_filter_2_2_val_int_reg(13),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(14),
      Q => p_kernel_filter_2_2_val_int_reg(14),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(15),
      Q => p_kernel_filter_2_2_val_int_reg(15),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(1),
      Q => p_kernel_filter_2_2_val_int_reg(1),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(2),
      Q => p_kernel_filter_2_2_val_int_reg(2),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(3),
      Q => p_kernel_filter_2_2_val_int_reg(3),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(4),
      Q => p_kernel_filter_2_2_val_int_reg(4),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(5),
      Q => p_kernel_filter_2_2_val_int_reg(5),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(6),
      Q => p_kernel_filter_2_2_val_int_reg(6),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(7),
      Q => p_kernel_filter_2_2_val_int_reg(7),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(8),
      Q => p_kernel_filter_2_2_val_int_reg(8),
      R => '0'
    );
\p_kernel_filter_2_2_val_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(9),
      Q => p_kernel_filter_2_2_val_int_reg(9),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(0),
      Q => p_kernel_filter_2_2_val_read_reg_1111(0),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(10),
      Q => p_kernel_filter_2_2_val_read_reg_1111(10),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(11),
      Q => p_kernel_filter_2_2_val_read_reg_1111(11),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(12),
      Q => p_kernel_filter_2_2_val_read_reg_1111(12),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(13),
      Q => p_kernel_filter_2_2_val_read_reg_1111(13),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(14),
      Q => p_kernel_filter_2_2_val_read_reg_1111(14),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(15),
      Q => p_kernel_filter_2_2_val_read_reg_1111(15),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(1),
      Q => p_kernel_filter_2_2_val_read_reg_1111(1),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(2),
      Q => p_kernel_filter_2_2_val_read_reg_1111(2),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(3),
      Q => p_kernel_filter_2_2_val_read_reg_1111(3),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(4),
      Q => p_kernel_filter_2_2_val_read_reg_1111(4),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(5),
      Q => p_kernel_filter_2_2_val_read_reg_1111(5),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(6),
      Q => p_kernel_filter_2_2_val_read_reg_1111(6),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(7),
      Q => p_kernel_filter_2_2_val_read_reg_1111(7),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(8),
      Q => p_kernel_filter_2_2_val_read_reg_1111(8),
      R => '0'
    );
\p_kernel_filter_2_2_val_read_reg_1111_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_kernel_filter_2_2_val_int_reg(9),
      Q => p_kernel_filter_2_2_val_read_reg_1111(9),
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(0),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[0]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(10),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[10]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(11),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[11]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(12),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[12]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(13),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[13]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(14),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[14]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(15),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[15]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(16),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[16]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(17),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[17]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(18),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[18]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(19),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[19]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(1),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[1]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(20),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[20]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(21),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[21]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(22),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[22]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(23),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[23]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(2),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[2]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(3),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[3]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(4),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[4]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(5),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[5]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(6),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[6]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(7),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[7]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(8),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[8]\,
      R => '0'
    );
\p_kernel_pixel_0_0_val_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(9),
      Q => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[9]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(0),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[0]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(10),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[10]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(11),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[11]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(12),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[12]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(13),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[13]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(14),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[14]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(15),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[15]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(16),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[16]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(17),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[17]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(18),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[18]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(19),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[19]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(1),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[1]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(20),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[20]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(21),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[21]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(22),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[22]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(23),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[23]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(2),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[2]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(3),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[3]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(4),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[4]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(5),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[5]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(6),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[6]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(7),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[7]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(8),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[8]\,
      R => '0'
    );
\p_kernel_pixel_1_0_val_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(9),
      Q => \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[9]\,
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(0),
      Q => \^a\(0),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(10),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(2),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(11),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(3),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(12),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(4),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(13),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(5),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(14),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(6),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(15),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(7),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(16),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(0),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(17),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(1),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(18),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(2),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(19),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(3),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(1),
      Q => \^a\(1),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(20),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(4),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(21),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(5),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(22),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(6),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(23),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(7),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(2),
      Q => \^a\(2),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(3),
      Q => \^a\(3),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(4),
      Q => \^a\(4),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(5),
      Q => \^a\(5),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(6),
      Q => \^a\(6),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(7),
      Q => \^a\(7),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(8),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(0),
      R => '0'
    );
\p_kernel_pixel_1_1_val_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => Q(9),
      Q => \^p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(1),
      R => '0'
    );
p_reg_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_2_n_7,
      CO(3 downto 1) => NLW_p_reg_reg_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => p_reg_reg_i_1_n_10,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_reg_reg_i_8_n_7,
      O(3 downto 2) => NLW_p_reg_reg_i_1_O_UNCONNECTED(3 downto 2),
      O(1) => p_reg_reg_i_1_n_13,
      O(0) => p_reg_reg_i_1_n_14,
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_32
    );
\p_reg_reg_i_10__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_8,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_8,
      O => \p_reg_reg_i_10__0__0_n_7\
    );
\p_reg_reg_i_10__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_8,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_8,
      O => \p_reg_reg_i_10__1__0_n_7\
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_8,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_8,
      O => \p_reg_reg_i_10__2_n_7\
    );
p_reg_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_9,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_9,
      O => p_reg_reg_i_11_n_7
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_8,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_8,
      O => \p_reg_reg_i_11__0_n_7\
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_9,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_9,
      O => \p_reg_reg_i_11__1_n_7\
    );
\p_reg_reg_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_8,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_8,
      O => \p_reg_reg_i_11__2_n_7\
    );
\p_reg_reg_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_9,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_9,
      O => \p_reg_reg_i_11__3_n_7\
    );
\p_reg_reg_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_8,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_8,
      O => \p_reg_reg_i_11__4_n_7\
    );
p_reg_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_10,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_10,
      O => p_reg_reg_i_12_n_7
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_9,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_9,
      O => \p_reg_reg_i_12__0_n_7\
    );
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_10,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_10,
      O => \p_reg_reg_i_12__1_n_7\
    );
\p_reg_reg_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_9,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_9,
      O => \p_reg_reg_i_12__2_n_7\
    );
\p_reg_reg_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_10,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_10,
      O => \p_reg_reg_i_12__3_n_7\
    );
\p_reg_reg_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_9,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_9,
      O => \p_reg_reg_i_12__4_n_7\
    );
p_reg_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_11,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_11,
      O => p_reg_reg_i_13_n_7
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_10,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_10,
      O => \p_reg_reg_i_13__0_n_7\
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_11,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_11,
      O => \p_reg_reg_i_13__1_n_7\
    );
\p_reg_reg_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_10,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_10,
      O => \p_reg_reg_i_13__2_n_7\
    );
\p_reg_reg_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_11,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_11,
      O => \p_reg_reg_i_13__3_n_7\
    );
\p_reg_reg_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_10,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_10,
      O => \p_reg_reg_i_13__4_n_7\
    );
p_reg_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_12,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_12,
      O => p_reg_reg_i_14_n_7
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_11,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_11,
      O => \p_reg_reg_i_14__0_n_7\
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_12,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_12,
      O => \p_reg_reg_i_14__1_n_7\
    );
\p_reg_reg_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_11,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_11,
      O => \p_reg_reg_i_14__2_n_7\
    );
\p_reg_reg_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_12,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_12,
      O => \p_reg_reg_i_14__3_n_7\
    );
\p_reg_reg_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_11,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_11,
      O => \p_reg_reg_i_14__4_n_7\
    );
p_reg_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_13,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_13,
      O => p_reg_reg_i_15_n_7
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_12,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_12,
      O => \p_reg_reg_i_15__0_n_7\
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_13,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_13,
      O => \p_reg_reg_i_15__1_n_7\
    );
\p_reg_reg_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_12,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_12,
      O => \p_reg_reg_i_15__2_n_7\
    );
\p_reg_reg_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_13,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_13,
      O => \p_reg_reg_i_15__3_n_7\
    );
\p_reg_reg_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_12,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_12,
      O => \p_reg_reg_i_15__4_n_7\
    );
p_reg_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_14,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_14,
      O => p_reg_reg_i_16_n_7
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_13,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_13,
      O => \p_reg_reg_i_16__0_n_7\
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_14,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_14,
      O => \p_reg_reg_i_16__1_n_7\
    );
\p_reg_reg_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_13,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_13,
      O => \p_reg_reg_i_16__2_n_7\
    );
\p_reg_reg_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_14,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_14,
      O => \p_reg_reg_i_16__3_n_7\
    );
\p_reg_reg_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_13,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_13,
      O => \p_reg_reg_i_16__4_n_7\
    );
p_reg_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_15,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_15,
      O => p_reg_reg_i_17_n_7
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_14,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_14,
      O => \p_reg_reg_i_17__0_n_7\
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_15,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_15,
      O => \p_reg_reg_i_17__1_n_7\
    );
\p_reg_reg_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_14,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_14,
      O => \p_reg_reg_i_17__2_n_7\
    );
\p_reg_reg_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_15,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_15,
      O => \p_reg_reg_i_17__3_n_7\
    );
\p_reg_reg_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_14,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_14,
      O => \p_reg_reg_i_17__4_n_7\
    );
p_reg_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_16,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_16,
      O => p_reg_reg_i_18_n_7
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_15,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_15,
      O => \p_reg_reg_i_18__0_n_7\
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_16,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_16,
      O => \p_reg_reg_i_18__1_n_7\
    );
\p_reg_reg_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_15,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_15,
      O => \p_reg_reg_i_18__2_n_7\
    );
\p_reg_reg_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_16,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_16,
      O => \p_reg_reg_i_18__3_n_7\
    );
\p_reg_reg_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_15,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_15,
      O => \p_reg_reg_i_18__4_n_7\
    );
p_reg_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_17,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_17,
      O => p_reg_reg_i_19_n_7
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_16,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_16,
      O => \p_reg_reg_i_19__0_n_7\
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_17,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_17,
      O => \p_reg_reg_i_19__1_n_7\
    );
\p_reg_reg_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_16,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_16,
      O => \p_reg_reg_i_19__2_n_7\
    );
\p_reg_reg_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_17,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_17,
      O => \p_reg_reg_i_19__3_n_7\
    );
\p_reg_reg_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_16,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_16,
      O => \p_reg_reg_i_19__4_n_7\
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__0_n_7\,
      CO(3 downto 2) => \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg_i_1__0_n_9\,
      CO(0) => \p_reg_reg_i_1__0_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_reg_reg_i_8__0_n_7\,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_8,
      O(3) => \NLW_p_reg_reg_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => C(26 downto 24),
      S(3) => '0',
      S(2) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_33,
      S(1) => mac_muladd_16s_8ns_26s_27_4_0_U51_n_34,
      S(0) => \p_reg_reg_i_11__0_n_7\
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__1_n_7\,
      CO(3 downto 1) => \NLW_p_reg_reg_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_reg_reg_i_1__1_n_10\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_reg_reg_i_8__1_n_7\,
      O(3 downto 2) => \NLW_p_reg_reg_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_reg_reg_i_1__1_n_13\,
      O(0) => \p_reg_reg_i_1__1_n_14\,
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_32
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__2_n_7\,
      CO(3 downto 2) => \NLW_p_reg_reg_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg_i_1__2_n_9\,
      CO(0) => \p_reg_reg_i_1__2_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_reg_reg_i_8__2_n_7\,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_8,
      O(3) => \NLW_p_reg_reg_i_1__2_O_UNCONNECTED\(3),
      O(2) => \p_reg_reg_i_1__2_n_12\,
      O(1) => \p_reg_reg_i_1__2_n_13\,
      O(0) => \p_reg_reg_i_1__2_n_14\,
      S(3) => '0',
      S(2) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_33,
      S(1) => mac_muladd_16s_8ns_26s_27_4_0_U53_n_34,
      S(0) => \p_reg_reg_i_11__2_n_7\
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__3_n_7\,
      CO(3 downto 1) => \NLW_p_reg_reg_i_1__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_reg_reg_i_1__3_n_10\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_reg_reg_i_8__3_n_7\,
      O(3 downto 2) => \NLW_p_reg_reg_i_1__3_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_reg_reg_i_1__3_n_13\,
      O(0) => \p_reg_reg_i_1__3_n_14\,
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_32
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__4_n_7\,
      CO(3 downto 2) => \NLW_p_reg_reg_i_1__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg_i_1__4_n_9\,
      CO(0) => \p_reg_reg_i_1__4_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_reg_reg_i_8__4_n_7\,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_8,
      O(3) => \NLW_p_reg_reg_i_1__4_O_UNCONNECTED\(3),
      O(2) => \p_reg_reg_i_1__4_n_12\,
      O(1) => \p_reg_reg_i_1__4_n_13\,
      O(0) => \p_reg_reg_i_1__4_n_14\,
      S(3) => '0',
      S(2) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_33,
      S(1) => mac_muladd_16s_8ns_26s_27_4_0_U55_n_34,
      S(0) => \p_reg_reg_i_11__4_n_7\
    );
p_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_3_n_7,
      CO(3) => p_reg_reg_i_2_n_7,
      CO(2) => p_reg_reg_i_2_n_8,
      CO(1) => p_reg_reg_i_2_n_9,
      CO(0) => p_reg_reg_i_2_n_10,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_8,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_9,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_10,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_11,
      O(3) => p_reg_reg_i_2_n_11,
      O(2) => p_reg_reg_i_2_n_12,
      O(1) => p_reg_reg_i_2_n_13,
      O(0) => p_reg_reg_i_2_n_14,
      S(3) => \p_reg_reg_i_10__2_n_7\,
      S(2) => p_reg_reg_i_11_n_7,
      S(1) => p_reg_reg_i_12_n_7,
      S(0) => p_reg_reg_i_13_n_7
    );
p_reg_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_18,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_18,
      O => p_reg_reg_i_20_n_7
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_17,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_17,
      O => \p_reg_reg_i_20__0_n_7\
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_18,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_18,
      O => \p_reg_reg_i_20__1_n_7\
    );
\p_reg_reg_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_17,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_17,
      O => \p_reg_reg_i_20__2_n_7\
    );
\p_reg_reg_i_20__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_18,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_18,
      O => \p_reg_reg_i_20__3_n_7\
    );
\p_reg_reg_i_20__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_17,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_17,
      O => \p_reg_reg_i_20__4_n_7\
    );
p_reg_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_19,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_19,
      O => p_reg_reg_i_21_n_7
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_18,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_18,
      O => \p_reg_reg_i_21__0_n_7\
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_19,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_19,
      O => \p_reg_reg_i_21__1_n_7\
    );
\p_reg_reg_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_18,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_18,
      O => \p_reg_reg_i_21__2_n_7\
    );
\p_reg_reg_i_21__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_19,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_19,
      O => \p_reg_reg_i_21__3_n_7\
    );
\p_reg_reg_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_18,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_18,
      O => \p_reg_reg_i_21__4_n_7\
    );
p_reg_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_20,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_20,
      O => p_reg_reg_i_22_n_7
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_19,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_19,
      O => \p_reg_reg_i_22__0_n_7\
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_20,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_20,
      O => \p_reg_reg_i_22__1_n_7\
    );
\p_reg_reg_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_19,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_19,
      O => \p_reg_reg_i_22__2_n_7\
    );
\p_reg_reg_i_22__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_20,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_20,
      O => \p_reg_reg_i_22__3_n_7\
    );
\p_reg_reg_i_22__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_19,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_19,
      O => \p_reg_reg_i_22__4_n_7\
    );
p_reg_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_21,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_21,
      O => p_reg_reg_i_23_n_7
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_20,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_20,
      O => \p_reg_reg_i_23__0_n_7\
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_21,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_21,
      O => \p_reg_reg_i_23__1_n_7\
    );
\p_reg_reg_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_20,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_20,
      O => \p_reg_reg_i_23__2_n_7\
    );
\p_reg_reg_i_23__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_21,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_21,
      O => \p_reg_reg_i_23__3_n_7\
    );
\p_reg_reg_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_20,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_20,
      O => \p_reg_reg_i_23__4_n_7\
    );
p_reg_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_22,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_22,
      O => p_reg_reg_i_24_n_7
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_21,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_21,
      O => \p_reg_reg_i_24__0_n_7\
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_22,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_22,
      O => \p_reg_reg_i_24__1_n_7\
    );
\p_reg_reg_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_21,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_21,
      O => \p_reg_reg_i_24__2_n_7\
    );
\p_reg_reg_i_24__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_22,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_22,
      O => \p_reg_reg_i_24__3_n_7\
    );
\p_reg_reg_i_24__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_21,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_21,
      O => \p_reg_reg_i_24__4_n_7\
    );
p_reg_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_23,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_23,
      O => p_reg_reg_i_25_n_7
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_22,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_22,
      O => \p_reg_reg_i_25__0_n_7\
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_23,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_23,
      O => \p_reg_reg_i_25__1_n_7\
    );
\p_reg_reg_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_22,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_22,
      O => \p_reg_reg_i_25__2_n_7\
    );
\p_reg_reg_i_25__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_23,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_23,
      O => \p_reg_reg_i_25__3_n_7\
    );
\p_reg_reg_i_25__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_22,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_22,
      O => \p_reg_reg_i_25__4_n_7\
    );
p_reg_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_24,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_24,
      O => p_reg_reg_i_26_n_7
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_23,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_23,
      O => \p_reg_reg_i_26__0_n_7\
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_24,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_24,
      O => \p_reg_reg_i_26__1_n_7\
    );
\p_reg_reg_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_23,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_23,
      O => \p_reg_reg_i_26__2_n_7\
    );
\p_reg_reg_i_26__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_24,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_24,
      O => \p_reg_reg_i_26__3_n_7\
    );
\p_reg_reg_i_26__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_23,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_23,
      O => \p_reg_reg_i_26__4_n_7\
    );
p_reg_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_25,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_25,
      O => p_reg_reg_i_27_n_7
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_24,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_24,
      O => \p_reg_reg_i_27__0_n_7\
    );
\p_reg_reg_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_25,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_25,
      O => \p_reg_reg_i_27__1_n_7\
    );
\p_reg_reg_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_24,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_24,
      O => \p_reg_reg_i_27__2_n_7\
    );
\p_reg_reg_i_27__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_25,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_25,
      O => \p_reg_reg_i_27__3_n_7\
    );
\p_reg_reg_i_27__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_24,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_24,
      O => \p_reg_reg_i_27__4_n_7\
    );
p_reg_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_26,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_26,
      O => p_reg_reg_i_28_n_7
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_25,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_25,
      O => \p_reg_reg_i_28__0_n_7\
    );
\p_reg_reg_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_26,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_26,
      O => \p_reg_reg_i_28__1_n_7\
    );
\p_reg_reg_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_25,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_25,
      O => \p_reg_reg_i_28__2_n_7\
    );
\p_reg_reg_i_28__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_26,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_26,
      O => \p_reg_reg_i_28__3_n_7\
    );
\p_reg_reg_i_28__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_25,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_25,
      O => \p_reg_reg_i_28__4_n_7\
    );
p_reg_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_27,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_27,
      O => p_reg_reg_i_29_n_7
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_26,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_26,
      O => \p_reg_reg_i_29__0_n_7\
    );
\p_reg_reg_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_27,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_27,
      O => \p_reg_reg_i_29__1_n_7\
    );
\p_reg_reg_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_26,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_26,
      O => \p_reg_reg_i_29__2_n_7\
    );
\p_reg_reg_i_29__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_27,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_27,
      O => \p_reg_reg_i_29__3_n_7\
    );
\p_reg_reg_i_29__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_26,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_26,
      O => \p_reg_reg_i_29__4_n_7\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_3__0_n_7\,
      CO(3) => \p_reg_reg_i_2__0_n_7\,
      CO(2) => \p_reg_reg_i_2__0_n_8\,
      CO(1) => \p_reg_reg_i_2__0_n_9\,
      CO(0) => \p_reg_reg_i_2__0_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_9,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_10,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_11,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_12,
      O(3 downto 0) => C(23 downto 20),
      S(3) => \p_reg_reg_i_12__0_n_7\,
      S(2) => \p_reg_reg_i_13__0_n_7\,
      S(1) => \p_reg_reg_i_14__0_n_7\,
      S(0) => \p_reg_reg_i_15__0_n_7\
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_3__1_n_7\,
      CO(3) => \p_reg_reg_i_2__1_n_7\,
      CO(2) => \p_reg_reg_i_2__1_n_8\,
      CO(1) => \p_reg_reg_i_2__1_n_9\,
      CO(0) => \p_reg_reg_i_2__1_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_8,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_9,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_10,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_11,
      O(3) => \p_reg_reg_i_2__1_n_11\,
      O(2) => \p_reg_reg_i_2__1_n_12\,
      O(1) => \p_reg_reg_i_2__1_n_13\,
      O(0) => \p_reg_reg_i_2__1_n_14\,
      S(3) => \p_reg_reg_i_10__0__0_n_7\,
      S(2) => \p_reg_reg_i_11__1_n_7\,
      S(1) => \p_reg_reg_i_12__1_n_7\,
      S(0) => \p_reg_reg_i_13__1_n_7\
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_3__2_n_7\,
      CO(3) => \p_reg_reg_i_2__2_n_7\,
      CO(2) => \p_reg_reg_i_2__2_n_8\,
      CO(1) => \p_reg_reg_i_2__2_n_9\,
      CO(0) => \p_reg_reg_i_2__2_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_9,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_10,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_11,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_12,
      O(3) => \p_reg_reg_i_2__2_n_11\,
      O(2) => \p_reg_reg_i_2__2_n_12\,
      O(1) => \p_reg_reg_i_2__2_n_13\,
      O(0) => \p_reg_reg_i_2__2_n_14\,
      S(3) => \p_reg_reg_i_12__2_n_7\,
      S(2) => \p_reg_reg_i_13__2_n_7\,
      S(1) => \p_reg_reg_i_14__2_n_7\,
      S(0) => \p_reg_reg_i_15__2_n_7\
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_3__3_n_7\,
      CO(3) => \p_reg_reg_i_2__3_n_7\,
      CO(2) => \p_reg_reg_i_2__3_n_8\,
      CO(1) => \p_reg_reg_i_2__3_n_9\,
      CO(0) => \p_reg_reg_i_2__3_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_8,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_9,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_10,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_11,
      O(3) => \p_reg_reg_i_2__3_n_11\,
      O(2) => \p_reg_reg_i_2__3_n_12\,
      O(1) => \p_reg_reg_i_2__3_n_13\,
      O(0) => \p_reg_reg_i_2__3_n_14\,
      S(3) => \p_reg_reg_i_10__1__0_n_7\,
      S(2) => \p_reg_reg_i_11__3_n_7\,
      S(1) => \p_reg_reg_i_12__3_n_7\,
      S(0) => \p_reg_reg_i_13__3_n_7\
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_3__4_n_7\,
      CO(3) => \p_reg_reg_i_2__4_n_7\,
      CO(2) => \p_reg_reg_i_2__4_n_8\,
      CO(1) => \p_reg_reg_i_2__4_n_9\,
      CO(0) => \p_reg_reg_i_2__4_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_9,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_10,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_11,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_12,
      O(3) => \p_reg_reg_i_2__4_n_11\,
      O(2) => \p_reg_reg_i_2__4_n_12\,
      O(1) => \p_reg_reg_i_2__4_n_13\,
      O(0) => \p_reg_reg_i_2__4_n_14\,
      S(3) => \p_reg_reg_i_12__4_n_7\,
      S(2) => \p_reg_reg_i_13__4_n_7\,
      S(1) => \p_reg_reg_i_14__4_n_7\,
      S(0) => \p_reg_reg_i_15__4_n_7\
    );
p_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_4_n_7,
      CO(3) => p_reg_reg_i_3_n_7,
      CO(2) => p_reg_reg_i_3_n_8,
      CO(1) => p_reg_reg_i_3_n_9,
      CO(0) => p_reg_reg_i_3_n_10,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_12,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_13,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_14,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_15,
      O(3) => p_reg_reg_i_3_n_11,
      O(2) => p_reg_reg_i_3_n_12,
      O(1) => p_reg_reg_i_3_n_13,
      O(0) => p_reg_reg_i_3_n_14,
      S(3) => p_reg_reg_i_14_n_7,
      S(2) => p_reg_reg_i_15_n_7,
      S(1) => p_reg_reg_i_16_n_7,
      S(0) => p_reg_reg_i_17_n_7
    );
p_reg_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_28,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_28,
      O => p_reg_reg_i_30_n_7
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_27,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_27,
      O => \p_reg_reg_i_30__0_n_7\
    );
\p_reg_reg_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_28,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_28,
      O => \p_reg_reg_i_30__1_n_7\
    );
\p_reg_reg_i_30__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_27,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_27,
      O => \p_reg_reg_i_30__2_n_7\
    );
\p_reg_reg_i_30__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_28,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_28,
      O => \p_reg_reg_i_30__3_n_7\
    );
\p_reg_reg_i_30__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_27,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_27,
      O => \p_reg_reg_i_30__4_n_7\
    );
p_reg_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_29,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_29,
      O => p_reg_reg_i_31_n_7
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_28,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_28,
      O => \p_reg_reg_i_31__0_n_7\
    );
\p_reg_reg_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_29,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_29,
      O => \p_reg_reg_i_31__1_n_7\
    );
\p_reg_reg_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_28,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_28,
      O => \p_reg_reg_i_31__2_n_7\
    );
\p_reg_reg_i_31__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_29,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_29,
      O => \p_reg_reg_i_31__3_n_7\
    );
\p_reg_reg_i_31__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_28,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_28,
      O => \p_reg_reg_i_31__4_n_7\
    );
p_reg_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_30,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_30,
      O => p_reg_reg_i_32_n_7
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_29,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_29,
      O => \p_reg_reg_i_32__0_n_7\
    );
\p_reg_reg_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_30,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_30,
      O => \p_reg_reg_i_32__1_n_7\
    );
\p_reg_reg_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_29,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_29,
      O => \p_reg_reg_i_32__2_n_7\
    );
\p_reg_reg_i_32__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_30,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_30,
      O => \p_reg_reg_i_32__3_n_7\
    );
\p_reg_reg_i_32__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_29,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_29,
      O => \p_reg_reg_i_32__4_n_7\
    );
p_reg_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_31,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U42_n_31,
      O => p_reg_reg_i_33_n_7
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_30,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_30,
      O => \p_reg_reg_i_33__0_n_7\
    );
\p_reg_reg_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_31,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U45_n_31,
      O => \p_reg_reg_i_33__1_n_7\
    );
\p_reg_reg_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_30,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_30,
      O => \p_reg_reg_i_33__2_n_7\
    );
\p_reg_reg_i_33__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_31,
      I1 => mac_muladd_16s_8ns_24s_25_4_0_U48_n_31,
      O => \p_reg_reg_i_33__3_n_7\
    );
\p_reg_reg_i_33__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_30,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_30,
      O => \p_reg_reg_i_33__4_n_7\
    );
p_reg_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_31,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_31,
      O => p_reg_reg_i_34_n_7
    );
\p_reg_reg_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_31,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_31,
      O => \p_reg_reg_i_34__0_n_7\
    );
\p_reg_reg_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_31,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_31,
      O => \p_reg_reg_i_34__1_n_7\
    );
p_reg_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U52_n_32,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_32,
      O => p_reg_reg_i_35_n_7
    );
\p_reg_reg_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U54_n_32,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_32,
      O => \p_reg_reg_i_35__0_n_7\
    );
\p_reg_reg_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_8ns_25s_26_4_0_U56_n_32,
      I1 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_32,
      O => \p_reg_reg_i_35__1_n_7\
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_4__0_n_7\,
      CO(3) => \p_reg_reg_i_3__0_n_7\,
      CO(2) => \p_reg_reg_i_3__0_n_8\,
      CO(1) => \p_reg_reg_i_3__0_n_9\,
      CO(0) => \p_reg_reg_i_3__0_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_13,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_14,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_15,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_16,
      O(3 downto 0) => C(19 downto 16),
      S(3) => \p_reg_reg_i_16__0_n_7\,
      S(2) => \p_reg_reg_i_17__0_n_7\,
      S(1) => \p_reg_reg_i_18__0_n_7\,
      S(0) => \p_reg_reg_i_19__0_n_7\
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_4__1_n_7\,
      CO(3) => \p_reg_reg_i_3__1_n_7\,
      CO(2) => \p_reg_reg_i_3__1_n_8\,
      CO(1) => \p_reg_reg_i_3__1_n_9\,
      CO(0) => \p_reg_reg_i_3__1_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_12,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_13,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_14,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_15,
      O(3) => \p_reg_reg_i_3__1_n_11\,
      O(2) => \p_reg_reg_i_3__1_n_12\,
      O(1) => \p_reg_reg_i_3__1_n_13\,
      O(0) => \p_reg_reg_i_3__1_n_14\,
      S(3) => \p_reg_reg_i_14__1_n_7\,
      S(2) => \p_reg_reg_i_15__1_n_7\,
      S(1) => \p_reg_reg_i_16__1_n_7\,
      S(0) => \p_reg_reg_i_17__1_n_7\
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_4__2_n_7\,
      CO(3) => \p_reg_reg_i_3__2_n_7\,
      CO(2) => \p_reg_reg_i_3__2_n_8\,
      CO(1) => \p_reg_reg_i_3__2_n_9\,
      CO(0) => \p_reg_reg_i_3__2_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_13,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_14,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_15,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_16,
      O(3) => \p_reg_reg_i_3__2_n_11\,
      O(2) => \p_reg_reg_i_3__2_n_12\,
      O(1) => \p_reg_reg_i_3__2_n_13\,
      O(0) => \p_reg_reg_i_3__2_n_14\,
      S(3) => \p_reg_reg_i_16__2_n_7\,
      S(2) => \p_reg_reg_i_17__2_n_7\,
      S(1) => \p_reg_reg_i_18__2_n_7\,
      S(0) => \p_reg_reg_i_19__2_n_7\
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_4__3_n_7\,
      CO(3) => \p_reg_reg_i_3__3_n_7\,
      CO(2) => \p_reg_reg_i_3__3_n_8\,
      CO(1) => \p_reg_reg_i_3__3_n_9\,
      CO(0) => \p_reg_reg_i_3__3_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_12,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_13,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_14,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_15,
      O(3) => \p_reg_reg_i_3__3_n_11\,
      O(2) => \p_reg_reg_i_3__3_n_12\,
      O(1) => \p_reg_reg_i_3__3_n_13\,
      O(0) => \p_reg_reg_i_3__3_n_14\,
      S(3) => \p_reg_reg_i_14__3_n_7\,
      S(2) => \p_reg_reg_i_15__3_n_7\,
      S(1) => \p_reg_reg_i_16__3_n_7\,
      S(0) => \p_reg_reg_i_17__3_n_7\
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_4__4_n_7\,
      CO(3) => \p_reg_reg_i_3__4_n_7\,
      CO(2) => \p_reg_reg_i_3__4_n_8\,
      CO(1) => \p_reg_reg_i_3__4_n_9\,
      CO(0) => \p_reg_reg_i_3__4_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_13,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_14,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_15,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_16,
      O(3) => \p_reg_reg_i_3__4_n_11\,
      O(2) => \p_reg_reg_i_3__4_n_12\,
      O(1) => \p_reg_reg_i_3__4_n_13\,
      O(0) => \p_reg_reg_i_3__4_n_14\,
      S(3) => \p_reg_reg_i_16__4_n_7\,
      S(2) => \p_reg_reg_i_17__4_n_7\,
      S(1) => \p_reg_reg_i_18__4_n_7\,
      S(0) => \p_reg_reg_i_19__4_n_7\
    );
p_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_5_n_7,
      CO(3) => p_reg_reg_i_4_n_7,
      CO(2) => p_reg_reg_i_4_n_8,
      CO(1) => p_reg_reg_i_4_n_9,
      CO(0) => p_reg_reg_i_4_n_10,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_16,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_17,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_18,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_19,
      O(3) => p_reg_reg_i_4_n_11,
      O(2) => p_reg_reg_i_4_n_12,
      O(1) => p_reg_reg_i_4_n_13,
      O(0) => p_reg_reg_i_4_n_14,
      S(3) => p_reg_reg_i_18_n_7,
      S(2) => p_reg_reg_i_19_n_7,
      S(1) => p_reg_reg_i_20_n_7,
      S(0) => p_reg_reg_i_21_n_7
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_5__0_n_7\,
      CO(3) => \p_reg_reg_i_4__0_n_7\,
      CO(2) => \p_reg_reg_i_4__0_n_8\,
      CO(1) => \p_reg_reg_i_4__0_n_9\,
      CO(0) => \p_reg_reg_i_4__0_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_17,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_18,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_19,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_20,
      O(3 downto 0) => C(15 downto 12),
      S(3) => \p_reg_reg_i_20__0_n_7\,
      S(2) => \p_reg_reg_i_21__0_n_7\,
      S(1) => \p_reg_reg_i_22__0_n_7\,
      S(0) => \p_reg_reg_i_23__0_n_7\
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_5__1_n_7\,
      CO(3) => \p_reg_reg_i_4__1_n_7\,
      CO(2) => \p_reg_reg_i_4__1_n_8\,
      CO(1) => \p_reg_reg_i_4__1_n_9\,
      CO(0) => \p_reg_reg_i_4__1_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_16,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_17,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_18,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_19,
      O(3) => \p_reg_reg_i_4__1_n_11\,
      O(2) => \p_reg_reg_i_4__1_n_12\,
      O(1) => \p_reg_reg_i_4__1_n_13\,
      O(0) => \p_reg_reg_i_4__1_n_14\,
      S(3) => \p_reg_reg_i_18__1_n_7\,
      S(2) => \p_reg_reg_i_19__1_n_7\,
      S(1) => \p_reg_reg_i_20__1_n_7\,
      S(0) => \p_reg_reg_i_21__1_n_7\
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_5__2_n_7\,
      CO(3) => \p_reg_reg_i_4__2_n_7\,
      CO(2) => \p_reg_reg_i_4__2_n_8\,
      CO(1) => \p_reg_reg_i_4__2_n_9\,
      CO(0) => \p_reg_reg_i_4__2_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_17,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_18,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_19,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_20,
      O(3) => \p_reg_reg_i_4__2_n_11\,
      O(2) => \p_reg_reg_i_4__2_n_12\,
      O(1) => \p_reg_reg_i_4__2_n_13\,
      O(0) => \p_reg_reg_i_4__2_n_14\,
      S(3) => \p_reg_reg_i_20__2_n_7\,
      S(2) => \p_reg_reg_i_21__2_n_7\,
      S(1) => \p_reg_reg_i_22__2_n_7\,
      S(0) => \p_reg_reg_i_23__2_n_7\
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_5__3_n_7\,
      CO(3) => \p_reg_reg_i_4__3_n_7\,
      CO(2) => \p_reg_reg_i_4__3_n_8\,
      CO(1) => \p_reg_reg_i_4__3_n_9\,
      CO(0) => \p_reg_reg_i_4__3_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_16,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_17,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_18,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_19,
      O(3) => \p_reg_reg_i_4__3_n_11\,
      O(2) => \p_reg_reg_i_4__3_n_12\,
      O(1) => \p_reg_reg_i_4__3_n_13\,
      O(0) => \p_reg_reg_i_4__3_n_14\,
      S(3) => \p_reg_reg_i_18__3_n_7\,
      S(2) => \p_reg_reg_i_19__3_n_7\,
      S(1) => \p_reg_reg_i_20__3_n_7\,
      S(0) => \p_reg_reg_i_21__3_n_7\
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_5__4_n_7\,
      CO(3) => \p_reg_reg_i_4__4_n_7\,
      CO(2) => \p_reg_reg_i_4__4_n_8\,
      CO(1) => \p_reg_reg_i_4__4_n_9\,
      CO(0) => \p_reg_reg_i_4__4_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_17,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_18,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_19,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_20,
      O(3) => \p_reg_reg_i_4__4_n_11\,
      O(2) => \p_reg_reg_i_4__4_n_12\,
      O(1) => \p_reg_reg_i_4__4_n_13\,
      O(0) => \p_reg_reg_i_4__4_n_14\,
      S(3) => \p_reg_reg_i_20__4_n_7\,
      S(2) => \p_reg_reg_i_21__4_n_7\,
      S(1) => \p_reg_reg_i_22__4_n_7\,
      S(0) => \p_reg_reg_i_23__4_n_7\
    );
p_reg_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_6_n_7,
      CO(3) => p_reg_reg_i_5_n_7,
      CO(2) => p_reg_reg_i_5_n_8,
      CO(1) => p_reg_reg_i_5_n_9,
      CO(0) => p_reg_reg_i_5_n_10,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_20,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_21,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_22,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_23,
      O(3) => p_reg_reg_i_5_n_11,
      O(2) => p_reg_reg_i_5_n_12,
      O(1) => p_reg_reg_i_5_n_13,
      O(0) => p_reg_reg_i_5_n_14,
      S(3) => p_reg_reg_i_22_n_7,
      S(2) => p_reg_reg_i_23_n_7,
      S(1) => p_reg_reg_i_24_n_7,
      S(0) => p_reg_reg_i_25_n_7
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_6__0_n_7\,
      CO(3) => \p_reg_reg_i_5__0_n_7\,
      CO(2) => \p_reg_reg_i_5__0_n_8\,
      CO(1) => \p_reg_reg_i_5__0_n_9\,
      CO(0) => \p_reg_reg_i_5__0_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_21,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_22,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_23,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_24,
      O(3 downto 0) => C(11 downto 8),
      S(3) => \p_reg_reg_i_24__0_n_7\,
      S(2) => \p_reg_reg_i_25__0_n_7\,
      S(1) => \p_reg_reg_i_26__0_n_7\,
      S(0) => \p_reg_reg_i_27__0_n_7\
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_6__1_n_7\,
      CO(3) => \p_reg_reg_i_5__1_n_7\,
      CO(2) => \p_reg_reg_i_5__1_n_8\,
      CO(1) => \p_reg_reg_i_5__1_n_9\,
      CO(0) => \p_reg_reg_i_5__1_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_20,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_21,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_22,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_23,
      O(3) => \p_reg_reg_i_5__1_n_11\,
      O(2) => \p_reg_reg_i_5__1_n_12\,
      O(1) => \p_reg_reg_i_5__1_n_13\,
      O(0) => \p_reg_reg_i_5__1_n_14\,
      S(3) => \p_reg_reg_i_22__1_n_7\,
      S(2) => \p_reg_reg_i_23__1_n_7\,
      S(1) => \p_reg_reg_i_24__1_n_7\,
      S(0) => \p_reg_reg_i_25__1_n_7\
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_6__2_n_7\,
      CO(3) => \p_reg_reg_i_5__2_n_7\,
      CO(2) => \p_reg_reg_i_5__2_n_8\,
      CO(1) => \p_reg_reg_i_5__2_n_9\,
      CO(0) => \p_reg_reg_i_5__2_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_21,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_22,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_23,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_24,
      O(3) => \p_reg_reg_i_5__2_n_11\,
      O(2) => \p_reg_reg_i_5__2_n_12\,
      O(1) => \p_reg_reg_i_5__2_n_13\,
      O(0) => \p_reg_reg_i_5__2_n_14\,
      S(3) => \p_reg_reg_i_24__2_n_7\,
      S(2) => \p_reg_reg_i_25__2_n_7\,
      S(1) => \p_reg_reg_i_26__2_n_7\,
      S(0) => \p_reg_reg_i_27__2_n_7\
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_6__3_n_7\,
      CO(3) => \p_reg_reg_i_5__3_n_7\,
      CO(2) => \p_reg_reg_i_5__3_n_8\,
      CO(1) => \p_reg_reg_i_5__3_n_9\,
      CO(0) => \p_reg_reg_i_5__3_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_20,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_21,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_22,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_23,
      O(3) => \p_reg_reg_i_5__3_n_11\,
      O(2) => \p_reg_reg_i_5__3_n_12\,
      O(1) => \p_reg_reg_i_5__3_n_13\,
      O(0) => \p_reg_reg_i_5__3_n_14\,
      S(3) => \p_reg_reg_i_22__3_n_7\,
      S(2) => \p_reg_reg_i_23__3_n_7\,
      S(1) => \p_reg_reg_i_24__3_n_7\,
      S(0) => \p_reg_reg_i_25__3_n_7\
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_6__4_n_7\,
      CO(3) => \p_reg_reg_i_5__4_n_7\,
      CO(2) => \p_reg_reg_i_5__4_n_8\,
      CO(1) => \p_reg_reg_i_5__4_n_9\,
      CO(0) => \p_reg_reg_i_5__4_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_21,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_22,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_23,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_24,
      O(3) => \p_reg_reg_i_5__4_n_11\,
      O(2) => \p_reg_reg_i_5__4_n_12\,
      O(1) => \p_reg_reg_i_5__4_n_13\,
      O(0) => \p_reg_reg_i_5__4_n_14\,
      S(3) => \p_reg_reg_i_24__4_n_7\,
      S(2) => \p_reg_reg_i_25__4_n_7\,
      S(1) => \p_reg_reg_i_26__4_n_7\,
      S(0) => \p_reg_reg_i_27__4_n_7\
    );
p_reg_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_7_n_7,
      CO(3) => p_reg_reg_i_6_n_7,
      CO(2) => p_reg_reg_i_6_n_8,
      CO(1) => p_reg_reg_i_6_n_9,
      CO(0) => p_reg_reg_i_6_n_10,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_24,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_25,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_26,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_27,
      O(3) => p_reg_reg_i_6_n_11,
      O(2) => p_reg_reg_i_6_n_12,
      O(1) => p_reg_reg_i_6_n_13,
      O(0) => p_reg_reg_i_6_n_14,
      S(3) => p_reg_reg_i_26_n_7,
      S(2) => p_reg_reg_i_27_n_7,
      S(1) => p_reg_reg_i_28_n_7,
      S(0) => p_reg_reg_i_29_n_7
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_7__0_n_7\,
      CO(3) => \p_reg_reg_i_6__0_n_7\,
      CO(2) => \p_reg_reg_i_6__0_n_8\,
      CO(1) => \p_reg_reg_i_6__0_n_9\,
      CO(0) => \p_reg_reg_i_6__0_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_25,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_26,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_27,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_28,
      O(3 downto 0) => C(7 downto 4),
      S(3) => \p_reg_reg_i_28__0_n_7\,
      S(2) => \p_reg_reg_i_29__0_n_7\,
      S(1) => \p_reg_reg_i_30__0_n_7\,
      S(0) => \p_reg_reg_i_31__0_n_7\
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_7__1_n_7\,
      CO(3) => \p_reg_reg_i_6__1_n_7\,
      CO(2) => \p_reg_reg_i_6__1_n_8\,
      CO(1) => \p_reg_reg_i_6__1_n_9\,
      CO(0) => \p_reg_reg_i_6__1_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_24,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_25,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_26,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_27,
      O(3) => \p_reg_reg_i_6__1_n_11\,
      O(2) => \p_reg_reg_i_6__1_n_12\,
      O(1) => \p_reg_reg_i_6__1_n_13\,
      O(0) => \p_reg_reg_i_6__1_n_14\,
      S(3) => \p_reg_reg_i_26__1_n_7\,
      S(2) => \p_reg_reg_i_27__1_n_7\,
      S(1) => \p_reg_reg_i_28__1_n_7\,
      S(0) => \p_reg_reg_i_29__1_n_7\
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_7__2_n_7\,
      CO(3) => \p_reg_reg_i_6__2_n_7\,
      CO(2) => \p_reg_reg_i_6__2_n_8\,
      CO(1) => \p_reg_reg_i_6__2_n_9\,
      CO(0) => \p_reg_reg_i_6__2_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_25,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_26,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_27,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_28,
      O(3) => \p_reg_reg_i_6__2_n_11\,
      O(2) => \p_reg_reg_i_6__2_n_12\,
      O(1) => \p_reg_reg_i_6__2_n_13\,
      O(0) => \p_reg_reg_i_6__2_n_14\,
      S(3) => \p_reg_reg_i_28__2_n_7\,
      S(2) => \p_reg_reg_i_29__2_n_7\,
      S(1) => \p_reg_reg_i_30__2_n_7\,
      S(0) => \p_reg_reg_i_31__2_n_7\
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_7__3_n_7\,
      CO(3) => \p_reg_reg_i_6__3_n_7\,
      CO(2) => \p_reg_reg_i_6__3_n_8\,
      CO(1) => \p_reg_reg_i_6__3_n_9\,
      CO(0) => \p_reg_reg_i_6__3_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_24,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_25,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_26,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_27,
      O(3) => \p_reg_reg_i_6__3_n_11\,
      O(2) => \p_reg_reg_i_6__3_n_12\,
      O(1) => \p_reg_reg_i_6__3_n_13\,
      O(0) => \p_reg_reg_i_6__3_n_14\,
      S(3) => \p_reg_reg_i_26__3_n_7\,
      S(2) => \p_reg_reg_i_27__3_n_7\,
      S(1) => \p_reg_reg_i_28__3_n_7\,
      S(0) => \p_reg_reg_i_29__3_n_7\
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_7__4_n_7\,
      CO(3) => \p_reg_reg_i_6__4_n_7\,
      CO(2) => \p_reg_reg_i_6__4_n_8\,
      CO(1) => \p_reg_reg_i_6__4_n_9\,
      CO(0) => \p_reg_reg_i_6__4_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_25,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_26,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_27,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_28,
      O(3) => \p_reg_reg_i_6__4_n_11\,
      O(2) => \p_reg_reg_i_6__4_n_12\,
      O(1) => \p_reg_reg_i_6__4_n_13\,
      O(0) => \p_reg_reg_i_6__4_n_14\,
      S(3) => \p_reg_reg_i_28__4_n_7\,
      S(2) => \p_reg_reg_i_29__4_n_7\,
      S(1) => \p_reg_reg_i_30__4_n_7\,
      S(0) => \p_reg_reg_i_31__4_n_7\
    );
p_reg_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_7_n_7,
      CO(2) => p_reg_reg_i_7_n_8,
      CO(1) => p_reg_reg_i_7_n_9,
      CO(0) => p_reg_reg_i_7_n_10,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_28,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_29,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_30,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U43_n_31,
      O(3) => p_reg_reg_i_7_n_11,
      O(2) => p_reg_reg_i_7_n_12,
      O(1) => p_reg_reg_i_7_n_13,
      O(0) => p_reg_reg_i_7_n_14,
      S(3) => p_reg_reg_i_30_n_7,
      S(2) => p_reg_reg_i_31_n_7,
      S(1) => p_reg_reg_i_32_n_7,
      S(0) => p_reg_reg_i_33_n_7
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_7__0_n_7\,
      CO(2) => \p_reg_reg_i_7__0_n_8\,
      CO(1) => \p_reg_reg_i_7__0_n_9\,
      CO(0) => \p_reg_reg_i_7__0_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_29,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_30,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_31,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U52_n_32,
      O(3 downto 0) => C(3 downto 0),
      S(3) => \p_reg_reg_i_32__0_n_7\,
      S(2) => \p_reg_reg_i_33__0_n_7\,
      S(1) => p_reg_reg_i_34_n_7,
      S(0) => p_reg_reg_i_35_n_7
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_7__1_n_7\,
      CO(2) => \p_reg_reg_i_7__1_n_8\,
      CO(1) => \p_reg_reg_i_7__1_n_9\,
      CO(0) => \p_reg_reg_i_7__1_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_28,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_29,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_30,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U46_n_31,
      O(3) => \p_reg_reg_i_7__1_n_11\,
      O(2) => \p_reg_reg_i_7__1_n_12\,
      O(1) => \p_reg_reg_i_7__1_n_13\,
      O(0) => \p_reg_reg_i_7__1_n_14\,
      S(3) => \p_reg_reg_i_30__1_n_7\,
      S(2) => \p_reg_reg_i_31__1_n_7\,
      S(1) => \p_reg_reg_i_32__1_n_7\,
      S(0) => \p_reg_reg_i_33__1_n_7\
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_7__2_n_7\,
      CO(2) => \p_reg_reg_i_7__2_n_8\,
      CO(1) => \p_reg_reg_i_7__2_n_9\,
      CO(0) => \p_reg_reg_i_7__2_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_29,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_30,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_31,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U54_n_32,
      O(3) => \p_reg_reg_i_7__2_n_11\,
      O(2) => \p_reg_reg_i_7__2_n_12\,
      O(1) => \p_reg_reg_i_7__2_n_13\,
      O(0) => \p_reg_reg_i_7__2_n_14\,
      S(3) => \p_reg_reg_i_32__2_n_7\,
      S(2) => \p_reg_reg_i_33__2_n_7\,
      S(1) => \p_reg_reg_i_34__0_n_7\,
      S(0) => \p_reg_reg_i_35__0_n_7\
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_7__3_n_7\,
      CO(2) => \p_reg_reg_i_7__3_n_8\,
      CO(1) => \p_reg_reg_i_7__3_n_9\,
      CO(0) => \p_reg_reg_i_7__3_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_28,
      DI(2) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_29,
      DI(1) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_30,
      DI(0) => mac_muladd_16s_8ns_24s_25_4_0_U49_n_31,
      O(3) => \p_reg_reg_i_7__3_n_11\,
      O(2) => \p_reg_reg_i_7__3_n_12\,
      O(1) => \p_reg_reg_i_7__3_n_13\,
      O(0) => \p_reg_reg_i_7__3_n_14\,
      S(3) => \p_reg_reg_i_30__3_n_7\,
      S(2) => \p_reg_reg_i_31__3_n_7\,
      S(1) => \p_reg_reg_i_32__3_n_7\,
      S(0) => \p_reg_reg_i_33__3_n_7\
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_7__4_n_7\,
      CO(2) => \p_reg_reg_i_7__4_n_8\,
      CO(1) => \p_reg_reg_i_7__4_n_9\,
      CO(0) => \p_reg_reg_i_7__4_n_10\,
      CYINIT => '0',
      DI(3) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_29,
      DI(2) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_30,
      DI(1) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_31,
      DI(0) => mac_muladd_16s_8ns_25s_26_4_0_U56_n_32,
      O(3) => \p_reg_reg_i_7__4_n_11\,
      O(2) => \p_reg_reg_i_7__4_n_12\,
      O(1) => \p_reg_reg_i_7__4_n_13\,
      O(0) => \p_reg_reg_i_7__4_n_14\,
      S(3) => \p_reg_reg_i_32__4_n_7\,
      S(2) => \p_reg_reg_i_33__4_n_7\,
      S(1) => \p_reg_reg_i_34__1_n_7\,
      S(0) => \p_reg_reg_i_35__1_n_7\
    );
p_reg_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U43_n_7,
      O => p_reg_reg_i_8_n_7
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_16s_8ns_26s_27_4_0_U51_n_7,
      O => \p_reg_reg_i_8__0_n_7\
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U46_n_7,
      O => \p_reg_reg_i_8__1_n_7\
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_16s_8ns_26s_27_4_0_U53_n_7,
      O => \p_reg_reg_i_8__2_n_7\
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_16s_8ns_24s_25_4_0_U49_n_7,
      O => \p_reg_reg_i_8__3_n_7\
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_16s_8ns_26s_27_4_0_U55_n_7,
      O => \p_reg_reg_i_8__4_n_7\
    );
\shift_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \shift_int_reg_reg[7]_0\(0),
      Q => shift_int_reg(0),
      R => '0'
    );
\shift_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \shift_int_reg_reg[7]_0\(1),
      Q => shift_int_reg(1),
      R => '0'
    );
\shift_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \shift_int_reg_reg[7]_0\(2),
      Q => shift_int_reg(2),
      R => '0'
    );
\shift_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \shift_int_reg_reg[7]_0\(3),
      Q => shift_int_reg(3),
      R => '0'
    );
\shift_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \shift_int_reg_reg[7]_0\(4),
      Q => shift_int_reg(4),
      R => '0'
    );
\shift_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \shift_int_reg_reg[7]_0\(5),
      Q => shift_int_reg(5),
      R => '0'
    );
\shift_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \shift_int_reg_reg[7]_0\(6),
      Q => shift_int_reg(6),
      R => '0'
    );
\shift_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \shift_int_reg_reg[7]_0\(7),
      Q => shift_int_reg(7),
      R => '0'
    );
\shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => shift_int_reg(0),
      Q => \shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4_n_7\
    );
\shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => shift_int_reg(1),
      Q => \shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4_n_7\
    );
\shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => shift_int_reg(2),
      Q => \shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4_n_7\
    );
\shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => shift_int_reg(3),
      Q => \shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4_n_7\
    );
\shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => shift_int_reg(4),
      Q => \shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4_n_7\
    );
\shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => shift_int_reg(5),
      Q => \shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4_n_7\
    );
\shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => shift_int_reg(6),
      Q => \shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4_n_7\
    );
\shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg,
      CLK => ap_clk,
      D => shift_int_reg(7),
      Q => \shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4_n_7\
    );
\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4_n_7\,
      Q => shift_read_reg_1106_pp0_iter4_reg(0),
      R => '0'
    );
\shift_read_reg_1106_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4_n_7\,
      Q => shift_read_reg_1106_pp0_iter4_reg(1),
      R => '0'
    );
\shift_read_reg_1106_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4_n_7\,
      Q => shift_read_reg_1106_pp0_iter4_reg(2),
      R => '0'
    );
\shift_read_reg_1106_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4_n_7\,
      Q => shift_read_reg_1106_pp0_iter4_reg(3),
      R => '0'
    );
\shift_read_reg_1106_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4_n_7\,
      Q => shift_read_reg_1106_pp0_iter4_reg(4),
      R => '0'
    );
\shift_read_reg_1106_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4_n_7\,
      Q => shift_read_reg_1106_pp0_iter4_reg(5),
      R => '0'
    );
\shift_read_reg_1106_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4_n_7\,
      Q => shift_read_reg_1106_pp0_iter4_reg(6),
      R => '0'
    );
\shift_read_reg_1106_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4_n_7\,
      Q => shift_read_reg_1106_pp0_iter4_reg(7),
      R => '0'
    );
temp_11_reg_1336_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_reg_1297_reg_0(15),
      A(28) => temp_reg_1297_reg_0(15),
      A(27) => temp_reg_1297_reg_0(15),
      A(26) => temp_reg_1297_reg_0(15),
      A(25) => temp_reg_1297_reg_0(15),
      A(24) => temp_reg_1297_reg_0(15),
      A(23) => temp_reg_1297_reg_0(15),
      A(22) => temp_reg_1297_reg_0(15),
      A(21) => temp_reg_1297_reg_0(15),
      A(20) => temp_reg_1297_reg_0(15),
      A(19) => temp_reg_1297_reg_0(15),
      A(18) => temp_reg_1297_reg_0(15),
      A(17) => temp_reg_1297_reg_0(15),
      A(16) => temp_reg_1297_reg_0(15),
      A(15 downto 0) => temp_reg_1297_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_11_reg_1336_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_20_reg_1361_reg_0(15 downto 8),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_11_reg_1336_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_11_reg_1336_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_11_reg_1336_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_11_reg_1336_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_11_reg_1336_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_11_reg_1336_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_11_reg_1336_reg_n_89,
      P(22) => temp_11_reg_1336_reg_n_90,
      P(21) => temp_11_reg_1336_reg_n_91,
      P(20) => temp_11_reg_1336_reg_n_92,
      P(19) => temp_11_reg_1336_reg_n_93,
      P(18) => temp_11_reg_1336_reg_n_94,
      P(17) => temp_11_reg_1336_reg_n_95,
      P(16) => temp_11_reg_1336_reg_n_96,
      P(15) => temp_11_reg_1336_reg_n_97,
      P(14) => temp_11_reg_1336_reg_n_98,
      P(13) => temp_11_reg_1336_reg_n_99,
      P(12) => temp_11_reg_1336_reg_n_100,
      P(11) => temp_11_reg_1336_reg_n_101,
      P(10) => temp_11_reg_1336_reg_n_102,
      P(9) => temp_11_reg_1336_reg_n_103,
      P(8) => temp_11_reg_1336_reg_n_104,
      P(7) => temp_11_reg_1336_reg_n_105,
      P(6) => temp_11_reg_1336_reg_n_106,
      P(5) => temp_11_reg_1336_reg_n_107,
      P(4) => temp_11_reg_1336_reg_n_108,
      P(3) => temp_11_reg_1336_reg_n_109,
      P(2) => temp_11_reg_1336_reg_n_110,
      P(1) => temp_11_reg_1336_reg_n_111,
      P(0) => temp_11_reg_1336_reg_n_112,
      PATTERNBDETECT => NLW_temp_11_reg_1336_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_11_reg_1336_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_11_reg_1336_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_11_reg_1336_reg_UNDERFLOW_UNCONNECTED
    );
temp_12_reg_1341_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_3_reg_1302_reg_0(15),
      A(28) => temp_3_reg_1302_reg_0(15),
      A(27) => temp_3_reg_1302_reg_0(15),
      A(26) => temp_3_reg_1302_reg_0(15),
      A(25) => temp_3_reg_1302_reg_0(15),
      A(24) => temp_3_reg_1302_reg_0(15),
      A(23) => temp_3_reg_1302_reg_0(15),
      A(22) => temp_3_reg_1302_reg_0(15),
      A(21) => temp_3_reg_1302_reg_0(15),
      A(20) => temp_3_reg_1302_reg_0(15),
      A(19) => temp_3_reg_1302_reg_0(15),
      A(18) => temp_3_reg_1302_reg_0(15),
      A(17) => temp_3_reg_1302_reg_0(15),
      A(16) => temp_3_reg_1302_reg_0(15),
      A(15 downto 0) => temp_3_reg_1302_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_12_reg_1341_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_21_reg_1366_reg_0(15 downto 8),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_12_reg_1341_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_12_reg_1341_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_12_reg_1341_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_12_reg_1341_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_12_reg_1341_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_12_reg_1341_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_12_reg_1341_reg_n_89,
      P(22) => temp_12_reg_1341_reg_n_90,
      P(21) => temp_12_reg_1341_reg_n_91,
      P(20) => temp_12_reg_1341_reg_n_92,
      P(19) => temp_12_reg_1341_reg_n_93,
      P(18) => temp_12_reg_1341_reg_n_94,
      P(17) => temp_12_reg_1341_reg_n_95,
      P(16) => temp_12_reg_1341_reg_n_96,
      P(15) => temp_12_reg_1341_reg_n_97,
      P(14) => temp_12_reg_1341_reg_n_98,
      P(13) => temp_12_reg_1341_reg_n_99,
      P(12) => temp_12_reg_1341_reg_n_100,
      P(11) => temp_12_reg_1341_reg_n_101,
      P(10) => temp_12_reg_1341_reg_n_102,
      P(9) => temp_12_reg_1341_reg_n_103,
      P(8) => temp_12_reg_1341_reg_n_104,
      P(7) => temp_12_reg_1341_reg_n_105,
      P(6) => temp_12_reg_1341_reg_n_106,
      P(5) => temp_12_reg_1341_reg_n_107,
      P(4) => temp_12_reg_1341_reg_n_108,
      P(3) => temp_12_reg_1341_reg_n_109,
      P(2) => temp_12_reg_1341_reg_n_110,
      P(1) => temp_12_reg_1341_reg_n_111,
      P(0) => temp_12_reg_1341_reg_n_112,
      PATTERNBDETECT => NLW_temp_12_reg_1341_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_12_reg_1341_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_12_reg_1341_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_12_reg_1341_reg_UNDERFLOW_UNCONNECTED
    );
temp_16_reg_1356_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_7_reg_1331_reg_0(15),
      A(28) => temp_7_reg_1331_reg_0(15),
      A(27) => temp_7_reg_1331_reg_0(15),
      A(26) => temp_7_reg_1331_reg_0(15),
      A(25) => temp_7_reg_1331_reg_0(15),
      A(24) => temp_7_reg_1331_reg_0(15),
      A(23) => temp_7_reg_1331_reg_0(15),
      A(22) => temp_7_reg_1331_reg_0(15),
      A(21) => temp_7_reg_1331_reg_0(15),
      A(20) => temp_7_reg_1331_reg_0(15),
      A(19) => temp_7_reg_1331_reg_0(15),
      A(18) => temp_7_reg_1331_reg_0(15),
      A(17) => temp_7_reg_1331_reg_0(15),
      A(16) => temp_7_reg_1331_reg_0(15),
      A(15 downto 0) => temp_7_reg_1331_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_16_reg_1356_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_25_reg_1381_reg_0(15 downto 8),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_16_reg_1356_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_16_reg_1356_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_16_reg_1356_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_16_reg_1356_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_16_reg_1356_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_16_reg_1356_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_16_reg_1356_reg_n_89,
      P(22) => temp_16_reg_1356_reg_n_90,
      P(21) => temp_16_reg_1356_reg_n_91,
      P(20) => temp_16_reg_1356_reg_n_92,
      P(19) => temp_16_reg_1356_reg_n_93,
      P(18) => temp_16_reg_1356_reg_n_94,
      P(17) => temp_16_reg_1356_reg_n_95,
      P(16) => temp_16_reg_1356_reg_n_96,
      P(15) => temp_16_reg_1356_reg_n_97,
      P(14) => temp_16_reg_1356_reg_n_98,
      P(13) => temp_16_reg_1356_reg_n_99,
      P(12) => temp_16_reg_1356_reg_n_100,
      P(11) => temp_16_reg_1356_reg_n_101,
      P(10) => temp_16_reg_1356_reg_n_102,
      P(9) => temp_16_reg_1356_reg_n_103,
      P(8) => temp_16_reg_1356_reg_n_104,
      P(7) => temp_16_reg_1356_reg_n_105,
      P(6) => temp_16_reg_1356_reg_n_106,
      P(5) => temp_16_reg_1356_reg_n_107,
      P(4) => temp_16_reg_1356_reg_n_108,
      P(3) => temp_16_reg_1356_reg_n_109,
      P(2) => temp_16_reg_1356_reg_n_110,
      P(1) => temp_16_reg_1356_reg_n_111,
      P(0) => temp_16_reg_1356_reg_n_112,
      PATTERNBDETECT => NLW_temp_16_reg_1356_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_16_reg_1356_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_16_reg_1356_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_16_reg_1356_reg_UNDERFLOW_UNCONNECTED
    );
temp_20_reg_1361_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_reg_1297_reg_0(15),
      A(28) => temp_reg_1297_reg_0(15),
      A(27) => temp_reg_1297_reg_0(15),
      A(26) => temp_reg_1297_reg_0(15),
      A(25) => temp_reg_1297_reg_0(15),
      A(24) => temp_reg_1297_reg_0(15),
      A(23) => temp_reg_1297_reg_0(15),
      A(22) => temp_reg_1297_reg_0(15),
      A(21) => temp_reg_1297_reg_0(15),
      A(20) => temp_reg_1297_reg_0(15),
      A(19) => temp_reg_1297_reg_0(15),
      A(18) => temp_reg_1297_reg_0(15),
      A(17) => temp_reg_1297_reg_0(15),
      A(16) => temp_reg_1297_reg_0(15),
      A(15 downto 0) => temp_reg_1297_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_20_reg_1361_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_20_reg_1361_reg_0(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_20_reg_1361_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_20_reg_1361_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_20_reg_1361_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_20_reg_1361_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_20_reg_1361_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_20_reg_1361_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_20_reg_1361_reg_n_89,
      P(22) => temp_20_reg_1361_reg_n_90,
      P(21) => temp_20_reg_1361_reg_n_91,
      P(20) => temp_20_reg_1361_reg_n_92,
      P(19) => temp_20_reg_1361_reg_n_93,
      P(18) => temp_20_reg_1361_reg_n_94,
      P(17) => temp_20_reg_1361_reg_n_95,
      P(16) => temp_20_reg_1361_reg_n_96,
      P(15) => temp_20_reg_1361_reg_n_97,
      P(14) => temp_20_reg_1361_reg_n_98,
      P(13) => temp_20_reg_1361_reg_n_99,
      P(12) => temp_20_reg_1361_reg_n_100,
      P(11) => temp_20_reg_1361_reg_n_101,
      P(10) => temp_20_reg_1361_reg_n_102,
      P(9) => temp_20_reg_1361_reg_n_103,
      P(8) => temp_20_reg_1361_reg_n_104,
      P(7) => temp_20_reg_1361_reg_n_105,
      P(6) => temp_20_reg_1361_reg_n_106,
      P(5) => temp_20_reg_1361_reg_n_107,
      P(4) => temp_20_reg_1361_reg_n_108,
      P(3) => temp_20_reg_1361_reg_n_109,
      P(2) => temp_20_reg_1361_reg_n_110,
      P(1) => temp_20_reg_1361_reg_n_111,
      P(0) => temp_20_reg_1361_reg_n_112,
      PATTERNBDETECT => NLW_temp_20_reg_1361_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_20_reg_1361_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_20_reg_1361_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_20_reg_1361_reg_UNDERFLOW_UNCONNECTED
    );
temp_21_reg_1366_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_3_reg_1302_reg_0(15),
      A(28) => temp_3_reg_1302_reg_0(15),
      A(27) => temp_3_reg_1302_reg_0(15),
      A(26) => temp_3_reg_1302_reg_0(15),
      A(25) => temp_3_reg_1302_reg_0(15),
      A(24) => temp_3_reg_1302_reg_0(15),
      A(23) => temp_3_reg_1302_reg_0(15),
      A(22) => temp_3_reg_1302_reg_0(15),
      A(21) => temp_3_reg_1302_reg_0(15),
      A(20) => temp_3_reg_1302_reg_0(15),
      A(19) => temp_3_reg_1302_reg_0(15),
      A(18) => temp_3_reg_1302_reg_0(15),
      A(17) => temp_3_reg_1302_reg_0(15),
      A(16) => temp_3_reg_1302_reg_0(15),
      A(15 downto 0) => temp_3_reg_1302_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_21_reg_1366_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_21_reg_1366_reg_0(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_21_reg_1366_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_21_reg_1366_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_21_reg_1366_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_21_reg_1366_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_21_reg_1366_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_21_reg_1366_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_21_reg_1366_reg_n_89,
      P(22) => temp_21_reg_1366_reg_n_90,
      P(21) => temp_21_reg_1366_reg_n_91,
      P(20) => temp_21_reg_1366_reg_n_92,
      P(19) => temp_21_reg_1366_reg_n_93,
      P(18) => temp_21_reg_1366_reg_n_94,
      P(17) => temp_21_reg_1366_reg_n_95,
      P(16) => temp_21_reg_1366_reg_n_96,
      P(15) => temp_21_reg_1366_reg_n_97,
      P(14) => temp_21_reg_1366_reg_n_98,
      P(13) => temp_21_reg_1366_reg_n_99,
      P(12) => temp_21_reg_1366_reg_n_100,
      P(11) => temp_21_reg_1366_reg_n_101,
      P(10) => temp_21_reg_1366_reg_n_102,
      P(9) => temp_21_reg_1366_reg_n_103,
      P(8) => temp_21_reg_1366_reg_n_104,
      P(7) => temp_21_reg_1366_reg_n_105,
      P(6) => temp_21_reg_1366_reg_n_106,
      P(5) => temp_21_reg_1366_reg_n_107,
      P(4) => temp_21_reg_1366_reg_n_108,
      P(3) => temp_21_reg_1366_reg_n_109,
      P(2) => temp_21_reg_1366_reg_n_110,
      P(1) => temp_21_reg_1366_reg_n_111,
      P(0) => temp_21_reg_1366_reg_n_112,
      PATTERNBDETECT => NLW_temp_21_reg_1366_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_21_reg_1366_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_21_reg_1366_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_21_reg_1366_reg_UNDERFLOW_UNCONNECTED
    );
temp_25_reg_1381_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_7_reg_1331_reg_0(15),
      A(28) => temp_7_reg_1331_reg_0(15),
      A(27) => temp_7_reg_1331_reg_0(15),
      A(26) => temp_7_reg_1331_reg_0(15),
      A(25) => temp_7_reg_1331_reg_0(15),
      A(24) => temp_7_reg_1331_reg_0(15),
      A(23) => temp_7_reg_1331_reg_0(15),
      A(22) => temp_7_reg_1331_reg_0(15),
      A(21) => temp_7_reg_1331_reg_0(15),
      A(20) => temp_7_reg_1331_reg_0(15),
      A(19) => temp_7_reg_1331_reg_0(15),
      A(18) => temp_7_reg_1331_reg_0(15),
      A(17) => temp_7_reg_1331_reg_0(15),
      A(16) => temp_7_reg_1331_reg_0(15),
      A(15 downto 0) => temp_7_reg_1331_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_25_reg_1381_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_25_reg_1381_reg_0(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_25_reg_1381_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_25_reg_1381_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_25_reg_1381_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_25_reg_1381_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_25_reg_1381_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_25_reg_1381_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_25_reg_1381_reg_n_89,
      P(22) => temp_25_reg_1381_reg_n_90,
      P(21) => temp_25_reg_1381_reg_n_91,
      P(20) => temp_25_reg_1381_reg_n_92,
      P(19) => temp_25_reg_1381_reg_n_93,
      P(18) => temp_25_reg_1381_reg_n_94,
      P(17) => temp_25_reg_1381_reg_n_95,
      P(16) => temp_25_reg_1381_reg_n_96,
      P(15) => temp_25_reg_1381_reg_n_97,
      P(14) => temp_25_reg_1381_reg_n_98,
      P(13) => temp_25_reg_1381_reg_n_99,
      P(12) => temp_25_reg_1381_reg_n_100,
      P(11) => temp_25_reg_1381_reg_n_101,
      P(10) => temp_25_reg_1381_reg_n_102,
      P(9) => temp_25_reg_1381_reg_n_103,
      P(8) => temp_25_reg_1381_reg_n_104,
      P(7) => temp_25_reg_1381_reg_n_105,
      P(6) => temp_25_reg_1381_reg_n_106,
      P(5) => temp_25_reg_1381_reg_n_107,
      P(4) => temp_25_reg_1381_reg_n_108,
      P(3) => temp_25_reg_1381_reg_n_109,
      P(2) => temp_25_reg_1381_reg_n_110,
      P(1) => temp_25_reg_1381_reg_n_111,
      P(0) => temp_25_reg_1381_reg_n_112,
      PATTERNBDETECT => NLW_temp_25_reg_1381_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_25_reg_1381_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_25_reg_1381_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_25_reg_1381_reg_UNDERFLOW_UNCONNECTED
    );
temp_3_reg_1302_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_3_reg_1302_reg_0(15),
      A(28) => temp_3_reg_1302_reg_0(15),
      A(27) => temp_3_reg_1302_reg_0(15),
      A(26) => temp_3_reg_1302_reg_0(15),
      A(25) => temp_3_reg_1302_reg_0(15),
      A(24) => temp_3_reg_1302_reg_0(15),
      A(23) => temp_3_reg_1302_reg_0(15),
      A(22) => temp_3_reg_1302_reg_0(15),
      A(21) => temp_3_reg_1302_reg_0(15),
      A(20) => temp_3_reg_1302_reg_0(15),
      A(19) => temp_3_reg_1302_reg_0(15),
      A(18) => temp_3_reg_1302_reg_0(15),
      A(17) => temp_3_reg_1302_reg_0(15),
      A(16) => temp_3_reg_1302_reg_0(15),
      A(15 downto 0) => temp_3_reg_1302_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_3_reg_1302_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_21_reg_1366_reg_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_3_reg_1302_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_3_reg_1302_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_3_reg_1302_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_3_reg_1302_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_3_reg_1302_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_3_reg_1302_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_3_reg_1302_reg_n_89,
      P(22) => temp_3_reg_1302_reg_n_90,
      P(21) => temp_3_reg_1302_reg_n_91,
      P(20) => temp_3_reg_1302_reg_n_92,
      P(19) => temp_3_reg_1302_reg_n_93,
      P(18) => temp_3_reg_1302_reg_n_94,
      P(17) => temp_3_reg_1302_reg_n_95,
      P(16) => temp_3_reg_1302_reg_n_96,
      P(15) => temp_3_reg_1302_reg_n_97,
      P(14) => temp_3_reg_1302_reg_n_98,
      P(13) => temp_3_reg_1302_reg_n_99,
      P(12) => temp_3_reg_1302_reg_n_100,
      P(11) => temp_3_reg_1302_reg_n_101,
      P(10) => temp_3_reg_1302_reg_n_102,
      P(9) => temp_3_reg_1302_reg_n_103,
      P(8) => temp_3_reg_1302_reg_n_104,
      P(7) => temp_3_reg_1302_reg_n_105,
      P(6) => temp_3_reg_1302_reg_n_106,
      P(5) => temp_3_reg_1302_reg_n_107,
      P(4) => temp_3_reg_1302_reg_n_108,
      P(3) => temp_3_reg_1302_reg_n_109,
      P(2) => temp_3_reg_1302_reg_n_110,
      P(1) => temp_3_reg_1302_reg_n_111,
      P(0) => temp_3_reg_1302_reg_n_112,
      PATTERNBDETECT => NLW_temp_3_reg_1302_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_3_reg_1302_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_3_reg_1302_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_3_reg_1302_reg_UNDERFLOW_UNCONNECTED
    );
temp_7_reg_1331_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_7_reg_1331_reg_0(15),
      A(28) => temp_7_reg_1331_reg_0(15),
      A(27) => temp_7_reg_1331_reg_0(15),
      A(26) => temp_7_reg_1331_reg_0(15),
      A(25) => temp_7_reg_1331_reg_0(15),
      A(24) => temp_7_reg_1331_reg_0(15),
      A(23) => temp_7_reg_1331_reg_0(15),
      A(22) => temp_7_reg_1331_reg_0(15),
      A(21) => temp_7_reg_1331_reg_0(15),
      A(20) => temp_7_reg_1331_reg_0(15),
      A(19) => temp_7_reg_1331_reg_0(15),
      A(18) => temp_7_reg_1331_reg_0(15),
      A(17) => temp_7_reg_1331_reg_0(15),
      A(16) => temp_7_reg_1331_reg_0(15),
      A(15 downto 0) => temp_7_reg_1331_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_7_reg_1331_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_25_reg_1381_reg_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_7_reg_1331_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_7_reg_1331_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_7_reg_1331_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_7_reg_1331_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_7_reg_1331_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_7_reg_1331_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_7_reg_1331_reg_n_89,
      P(22) => temp_7_reg_1331_reg_n_90,
      P(21) => temp_7_reg_1331_reg_n_91,
      P(20) => temp_7_reg_1331_reg_n_92,
      P(19) => temp_7_reg_1331_reg_n_93,
      P(18) => temp_7_reg_1331_reg_n_94,
      P(17) => temp_7_reg_1331_reg_n_95,
      P(16) => temp_7_reg_1331_reg_n_96,
      P(15) => temp_7_reg_1331_reg_n_97,
      P(14) => temp_7_reg_1331_reg_n_98,
      P(13) => temp_7_reg_1331_reg_n_99,
      P(12) => temp_7_reg_1331_reg_n_100,
      P(11) => temp_7_reg_1331_reg_n_101,
      P(10) => temp_7_reg_1331_reg_n_102,
      P(9) => temp_7_reg_1331_reg_n_103,
      P(8) => temp_7_reg_1331_reg_n_104,
      P(7) => temp_7_reg_1331_reg_n_105,
      P(6) => temp_7_reg_1331_reg_n_106,
      P(5) => temp_7_reg_1331_reg_n_107,
      P(4) => temp_7_reg_1331_reg_n_108,
      P(3) => temp_7_reg_1331_reg_n_109,
      P(2) => temp_7_reg_1331_reg_n_110,
      P(1) => temp_7_reg_1331_reg_n_111,
      P(0) => temp_7_reg_1331_reg_n_112,
      PATTERNBDETECT => NLW_temp_7_reg_1331_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_7_reg_1331_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_7_reg_1331_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_7_reg_1331_reg_UNDERFLOW_UNCONNECTED
    );
temp_reg_1297_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => temp_reg_1297_reg_0(15),
      A(28) => temp_reg_1297_reg_0(15),
      A(27) => temp_reg_1297_reg_0(15),
      A(26) => temp_reg_1297_reg_0(15),
      A(25) => temp_reg_1297_reg_0(15),
      A(24) => temp_reg_1297_reg_0(15),
      A(23) => temp_reg_1297_reg_0(15),
      A(22) => temp_reg_1297_reg_0(15),
      A(21) => temp_reg_1297_reg_0(15),
      A(20) => temp_reg_1297_reg_0(15),
      A(19) => temp_reg_1297_reg_0(15),
      A(18) => temp_reg_1297_reg_0(15),
      A(17) => temp_reg_1297_reg_0(15),
      A(16) => temp_reg_1297_reg_0(15),
      A(15 downto 0) => temp_reg_1297_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_temp_reg_1297_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => temp_20_reg_1361_reg_0(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_temp_reg_1297_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_temp_reg_1297_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_temp_reg_1297_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => ap_ce_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_block_pp0_stage0_subdone\,
      CEB2 => ap_ce_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_ce_reg,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_temp_reg_1297_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_temp_reg_1297_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_temp_reg_1297_reg_P_UNCONNECTED(47 downto 24),
      P(23) => temp_reg_1297_reg_n_89,
      P(22) => temp_reg_1297_reg_n_90,
      P(21) => temp_reg_1297_reg_n_91,
      P(20) => temp_reg_1297_reg_n_92,
      P(19) => temp_reg_1297_reg_n_93,
      P(18) => temp_reg_1297_reg_n_94,
      P(17) => temp_reg_1297_reg_n_95,
      P(16) => temp_reg_1297_reg_n_96,
      P(15) => temp_reg_1297_reg_n_97,
      P(14) => temp_reg_1297_reg_n_98,
      P(13) => temp_reg_1297_reg_n_99,
      P(12) => temp_reg_1297_reg_n_100,
      P(11) => temp_reg_1297_reg_n_101,
      P(10) => temp_reg_1297_reg_n_102,
      P(9) => temp_reg_1297_reg_n_103,
      P(8) => temp_reg_1297_reg_n_104,
      P(7) => temp_reg_1297_reg_n_105,
      P(6) => temp_reg_1297_reg_n_106,
      P(5) => temp_reg_1297_reg_n_107,
      P(4) => temp_reg_1297_reg_n_108,
      P(3) => temp_reg_1297_reg_n_109,
      P(2) => temp_reg_1297_reg_n_110,
      P(1) => temp_reg_1297_reg_n_111,
      P(0) => temp_reg_1297_reg_n_112,
      PATTERNBDETECT => NLW_temp_reg_1297_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_temp_reg_1297_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_temp_reg_1297_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_temp_reg_1297_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_10_reg_1519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_34,
      Q => tmp_10_reg_1519(0),
      R => '0'
    );
\tmp_10_reg_1519_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_24,
      Q => tmp_10_reg_1519(10),
      R => '0'
    );
\tmp_10_reg_1519_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_23,
      Q => tmp_10_reg_1519(11),
      R => '0'
    );
\tmp_10_reg_1519_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_22,
      Q => tmp_10_reg_1519(12),
      R => '0'
    );
\tmp_10_reg_1519_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_21,
      Q => tmp_10_reg_1519(13),
      R => '0'
    );
\tmp_10_reg_1519_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_20,
      Q => tmp_10_reg_1519(14),
      R => '0'
    );
\tmp_10_reg_1519_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_19,
      Q => tmp_10_reg_1519(15),
      R => '0'
    );
\tmp_10_reg_1519_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_18,
      Q => tmp_10_reg_1519(16),
      R => '0'
    );
\tmp_10_reg_1519_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_17,
      Q => tmp_10_reg_1519(17),
      R => '0'
    );
\tmp_10_reg_1519_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_16,
      Q => tmp_10_reg_1519(18),
      R => '0'
    );
\tmp_10_reg_1519_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_7,
      Q => tmp_10_reg_1519(19),
      R => '0'
    );
\tmp_10_reg_1519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_33,
      Q => tmp_10_reg_1519(1),
      R => '0'
    );
\tmp_10_reg_1519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_32,
      Q => tmp_10_reg_1519(2),
      R => '0'
    );
\tmp_10_reg_1519_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_31,
      Q => tmp_10_reg_1519(3),
      R => '0'
    );
\tmp_10_reg_1519_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_30,
      Q => tmp_10_reg_1519(4),
      R => '0'
    );
\tmp_10_reg_1519_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_29,
      Q => tmp_10_reg_1519(5),
      R => '0'
    );
\tmp_10_reg_1519_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_28,
      Q => tmp_10_reg_1519(6),
      R => '0'
    );
\tmp_10_reg_1519_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_27,
      Q => tmp_10_reg_1519(7),
      R => '0'
    );
\tmp_10_reg_1519_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_26,
      Q => tmp_10_reg_1519(8),
      R => '0'
    );
\tmp_10_reg_1519_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_25,
      Q => tmp_10_reg_1519(9),
      R => '0'
    );
\tmp_20_reg_1292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[16]\,
      Q => tmp_20_reg_1292(0),
      R => '0'
    );
\tmp_20_reg_1292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[17]\,
      Q => tmp_20_reg_1292(1),
      R => '0'
    );
\tmp_20_reg_1292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[18]\,
      Q => tmp_20_reg_1292(2),
      R => '0'
    );
\tmp_20_reg_1292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[19]\,
      Q => tmp_20_reg_1292(3),
      R => '0'
    );
\tmp_20_reg_1292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[20]\,
      Q => tmp_20_reg_1292(4),
      R => '0'
    );
\tmp_20_reg_1292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[21]\,
      Q => tmp_20_reg_1292(5),
      R => '0'
    );
\tmp_20_reg_1292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[22]\,
      Q => tmp_20_reg_1292(6),
      R => '0'
    );
\tmp_20_reg_1292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[23]\,
      Q => tmp_20_reg_1292(7),
      R => '0'
    );
\tmp_21_reg_1535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_26,
      Q => tmp_21_reg_1535(0),
      R => '0'
    );
\tmp_21_reg_1535_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_16,
      Q => tmp_21_reg_1535(10),
      R => '0'
    );
\tmp_21_reg_1535_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_15,
      Q => tmp_21_reg_1535(11),
      R => '0'
    );
\tmp_21_reg_1535_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_14,
      Q => tmp_21_reg_1535(12),
      R => '0'
    );
\tmp_21_reg_1535_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_13,
      Q => tmp_21_reg_1535(13),
      R => '0'
    );
\tmp_21_reg_1535_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_12,
      Q => tmp_21_reg_1535(14),
      R => '0'
    );
\tmp_21_reg_1535_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_11,
      Q => tmp_21_reg_1535(15),
      R => '0'
    );
\tmp_21_reg_1535_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_10,
      Q => tmp_21_reg_1535(16),
      R => '0'
    );
\tmp_21_reg_1535_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_9,
      Q => tmp_21_reg_1535(17),
      R => '0'
    );
\tmp_21_reg_1535_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_8,
      Q => tmp_21_reg_1535(18),
      R => '0'
    );
\tmp_21_reg_1535_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_7,
      Q => tmp_21_reg_1535(19),
      R => '0'
    );
\tmp_21_reg_1535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_25,
      Q => tmp_21_reg_1535(1),
      R => '0'
    );
\tmp_21_reg_1535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_24,
      Q => tmp_21_reg_1535(2),
      R => '0'
    );
\tmp_21_reg_1535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_23,
      Q => tmp_21_reg_1535(3),
      R => '0'
    );
\tmp_21_reg_1535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_22,
      Q => tmp_21_reg_1535(4),
      R => '0'
    );
\tmp_21_reg_1535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_21,
      Q => tmp_21_reg_1535(5),
      R => '0'
    );
\tmp_21_reg_1535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_20,
      Q => tmp_21_reg_1535(6),
      R => '0'
    );
\tmp_21_reg_1535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_19,
      Q => tmp_21_reg_1535(7),
      R => '0'
    );
\tmp_21_reg_1535_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_18,
      Q => tmp_21_reg_1535(8),
      R => '0'
    );
\tmp_21_reg_1535_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_17,
      Q => tmp_21_reg_1535(9),
      R => '0'
    );
\tmp_9_reg_1247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[8]\,
      Q => tmp_9_reg_1247(0),
      R => '0'
    );
\tmp_9_reg_1247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[9]\,
      Q => tmp_9_reg_1247(1),
      R => '0'
    );
\tmp_9_reg_1247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[10]\,
      Q => tmp_9_reg_1247(2),
      R => '0'
    );
\tmp_9_reg_1247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[11]\,
      Q => tmp_9_reg_1247(3),
      R => '0'
    );
\tmp_9_reg_1247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[12]\,
      Q => tmp_9_reg_1247(4),
      R => '0'
    );
\tmp_9_reg_1247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[13]\,
      Q => tmp_9_reg_1247(5),
      R => '0'
    );
\tmp_9_reg_1247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[14]\,
      Q => tmp_9_reg_1247(6),
      R => '0'
    );
\tmp_9_reg_1247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[15]\,
      Q => tmp_9_reg_1247(7),
      R => '0'
    );
\tmp_reg_1503[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => shift_read_reg_1106_pp0_iter4_reg(7),
      I1 => shift_read_reg_1106_pp0_iter4_reg(5),
      I2 => shift_read_reg_1106_pp0_iter4_reg(6),
      O => \tmp_reg_1503[17]_i_3_n_7\
    );
\tmp_reg_1503_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(0),
      Q => tmp_reg_1503(0),
      R => '0'
    );
\tmp_reg_1503_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(10),
      Q => tmp_reg_1503(10),
      R => '0'
    );
\tmp_reg_1503_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(11),
      Q => tmp_reg_1503(11),
      R => '0'
    );
\tmp_reg_1503_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(12),
      Q => tmp_reg_1503(12),
      R => '0'
    );
\tmp_reg_1503_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(13),
      Q => tmp_reg_1503(13),
      R => '0'
    );
\tmp_reg_1503_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(14),
      Q => tmp_reg_1503(14),
      R => '0'
    );
\tmp_reg_1503_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(15),
      Q => tmp_reg_1503(15),
      R => '0'
    );
\tmp_reg_1503_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(16),
      Q => tmp_reg_1503(16),
      R => '0'
    );
\tmp_reg_1503_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(17),
      Q => tmp_reg_1503(17),
      R => '0'
    );
\tmp_reg_1503_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(18),
      Q => tmp_reg_1503(18),
      R => '0'
    );
\tmp_reg_1503_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_7,
      Q => tmp_reg_1503(19),
      R => '0'
    );
\tmp_reg_1503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(1),
      Q => tmp_reg_1503(1),
      R => '0'
    );
\tmp_reg_1503_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(2),
      Q => tmp_reg_1503(2),
      R => '0'
    );
\tmp_reg_1503_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(3),
      Q => tmp_reg_1503(3),
      R => '0'
    );
\tmp_reg_1503_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(4),
      Q => tmp_reg_1503(4),
      R => '0'
    );
\tmp_reg_1503_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(5),
      Q => tmp_reg_1503(5),
      R => '0'
    );
\tmp_reg_1503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(6),
      Q => tmp_reg_1503(6),
      R => '0'
    );
\tmp_reg_1503_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(7),
      Q => tmp_reg_1503(7),
      R => '0'
    );
\tmp_reg_1503_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(8),
      Q => tmp_reg_1503(8),
      R => '0'
    );
\tmp_reg_1503_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => p_0_in(9),
      Q => tmp_reg_1503(9),
      R => '0'
    );
\tmp_sum_1_reg_1514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_15,
      Q => tmp_sum_1_reg_1514(0),
      R => '0'
    );
\tmp_sum_1_reg_1514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_14,
      Q => tmp_sum_1_reg_1514(1),
      R => '0'
    );
\tmp_sum_1_reg_1514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_13,
      Q => tmp_sum_1_reg_1514(2),
      R => '0'
    );
\tmp_sum_1_reg_1514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_12,
      Q => tmp_sum_1_reg_1514(3),
      R => '0'
    );
\tmp_sum_1_reg_1514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_11,
      Q => tmp_sum_1_reg_1514(4),
      R => '0'
    );
\tmp_sum_1_reg_1514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_10,
      Q => tmp_sum_1_reg_1514(5),
      R => '0'
    );
\tmp_sum_1_reg_1514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_9,
      Q => tmp_sum_1_reg_1514(6),
      R => '0'
    );
\tmp_sum_1_reg_1514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U58_n_8,
      Q => tmp_sum_1_reg_1514(7),
      R => '0'
    );
\tmp_sum_2_reg_1530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_34,
      Q => tmp_sum_2_reg_1530(0),
      R => '0'
    );
\tmp_sum_2_reg_1530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_33,
      Q => tmp_sum_2_reg_1530(1),
      R => '0'
    );
\tmp_sum_2_reg_1530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_32,
      Q => tmp_sum_2_reg_1530(2),
      R => '0'
    );
\tmp_sum_2_reg_1530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_31,
      Q => tmp_sum_2_reg_1530(3),
      R => '0'
    );
\tmp_sum_2_reg_1530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_30,
      Q => tmp_sum_2_reg_1530(4),
      R => '0'
    );
\tmp_sum_2_reg_1530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_29,
      Q => tmp_sum_2_reg_1530(5),
      R => '0'
    );
\tmp_sum_2_reg_1530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_28,
      Q => tmp_sum_2_reg_1530(6),
      R => '0'
    );
\tmp_sum_2_reg_1530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U59_n_27,
      Q => tmp_sum_2_reg_1530(7),
      R => '0'
    );
\tmp_sum_reg_1498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_15,
      Q => tmp_sum_reg_1498(0),
      R => '0'
    );
\tmp_sum_reg_1498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_14,
      Q => tmp_sum_reg_1498(1),
      R => '0'
    );
\tmp_sum_reg_1498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_13,
      Q => tmp_sum_reg_1498(2),
      R => '0'
    );
\tmp_sum_reg_1498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_12,
      Q => tmp_sum_reg_1498(3),
      R => '0'
    );
\tmp_sum_reg_1498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_11,
      Q => tmp_sum_reg_1498(4),
      R => '0'
    );
\tmp_sum_reg_1498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_10,
      Q => tmp_sum_reg_1498(5),
      R => '0'
    );
\tmp_sum_reg_1498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_9,
      Q => tmp_sum_reg_1498(6),
      R => '0'
    );
\tmp_sum_reg_1498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => mac_muladd_16s_8ns_27s_28_4_0_U57_n_8,
      Q => tmp_sum_reg_1498(7),
      R => '0'
    );
\trunc_ln606_8_reg_1202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[0]\,
      Q => trunc_ln606_8_reg_1202(0),
      R => '0'
    );
\trunc_ln606_8_reg_1202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[1]\,
      Q => trunc_ln606_8_reg_1202(1),
      R => '0'
    );
\trunc_ln606_8_reg_1202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[2]\,
      Q => trunc_ln606_8_reg_1202(2),
      R => '0'
    );
\trunc_ln606_8_reg_1202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[3]\,
      Q => trunc_ln606_8_reg_1202(3),
      R => '0'
    );
\trunc_ln606_8_reg_1202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[4]\,
      Q => trunc_ln606_8_reg_1202(4),
      R => '0'
    );
\trunc_ln606_8_reg_1202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[5]\,
      Q => trunc_ln606_8_reg_1202(5),
      R => '0'
    );
\trunc_ln606_8_reg_1202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[6]\,
      Q => trunc_ln606_8_reg_1202(6),
      R => '0'
    );
\trunc_ln606_8_reg_1202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[7]\,
      Q => trunc_ln606_8_reg_1202(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read : out STD_LOGIC;
    xfMat2axis_24_16_3840_2160_1_U0_ap_done : out STD_LOGIC;
    \i_fu_62_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    mOutPtr17_out_0 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln90_fu_151_p2_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln90_fu_151_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    imgOutput_data_empty_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    imgOutput_rows_channel_empty_n : in STD_LOGIC;
    imgOutput_cols_channel_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_12_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_1 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sub13_reg_169_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sel : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[3]_i_24_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_36_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_37_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_12_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_21_n_9\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal axi_last_reg_196 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg : STD_LOGIC;
  signal i_1_reg_174 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_62[0]_i_3_n_7\ : STD_LOGIC;
  signal i_fu_62_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_62_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \i_fu_62_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_62_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_62_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal icmp_ln90_fu_151_p2 : STD_LOGIC;
  signal img_out_TREADY_int_regslice : STD_LOGIC;
  signal j_fu_74 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_img_out_V_data_V_U_n_9 : STD_LOGIC;
  signal sub13_reg_169 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_reg_164 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^xfmat2axis_24_16_3840_2160_1_u0_imgoutput_data_read\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_21\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_62_reg[8]_i_1\ : label is 11;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read <= \^xfmat2axis_24_16_3840_2160_1_u0_imgoutput_data_read\;
\ap_CS_fsm[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(11),
      I1 => i_fu_62_reg(10),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(10),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(11),
      O => \ap_CS_fsm[3]_i_24_n_7\
    );
\ap_CS_fsm[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(9),
      I1 => i_fu_62_reg(8),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(8),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(9),
      O => \ap_CS_fsm[3]_i_25_n_7\
    );
\ap_CS_fsm[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(11),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(10),
      I2 => i_fu_62_reg(10),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(11),
      O => \ap_CS_fsm[3]_i_28_n_7\
    );
\ap_CS_fsm[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(9),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(8),
      I2 => i_fu_62_reg(8),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(9),
      O => \ap_CS_fsm[3]_i_29_n_7\
    );
\ap_CS_fsm[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(7),
      I1 => i_fu_62_reg(6),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(6),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(7),
      O => \ap_CS_fsm[3]_i_30_n_7\
    );
\ap_CS_fsm[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(5),
      I1 => i_fu_62_reg(4),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(4),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(5),
      O => \ap_CS_fsm[3]_i_31_n_7\
    );
\ap_CS_fsm[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(3),
      I1 => i_fu_62_reg(2),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(2),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(3),
      O => \ap_CS_fsm[3]_i_32_n_7\
    );
\ap_CS_fsm[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => i_fu_62_reg(1),
      I1 => i_fu_62_reg(0),
      I2 => \ap_CS_fsm_reg[3]_i_12_0\(0),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(1),
      O => \ap_CS_fsm[3]_i_33_n_7\
    );
\ap_CS_fsm[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(7),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(6),
      I2 => i_fu_62_reg(6),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(7),
      O => \ap_CS_fsm[3]_i_34_n_7\
    );
\ap_CS_fsm[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(5),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(4),
      I2 => i_fu_62_reg(4),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(5),
      O => \ap_CS_fsm[3]_i_35_n_7\
    );
\ap_CS_fsm[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(3),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(2),
      I2 => i_fu_62_reg(2),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(3),
      O => \ap_CS_fsm[3]_i_36_n_7\
    );
\ap_CS_fsm[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => i_fu_62_reg(1),
      I1 => \ap_CS_fsm_reg[3]_i_12_0\(0),
      I2 => i_fu_62_reg(0),
      I3 => \ap_CS_fsm_reg[3]_i_12_0\(1),
      O => \ap_CS_fsm[3]_i_37_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_21_n_7\,
      CO(3) => \i_fu_62_reg[11]_0\(0),
      CO(2) => \ap_CS_fsm_reg[3]_i_12_n_8\,
      CO(1) => \ap_CS_fsm_reg[3]_i_12_n_9\,
      CO(0) => \ap_CS_fsm_reg[3]_i_12_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => \ap_CS_fsm_reg[3]_i_3\(1 downto 0),
      DI(1) => \ap_CS_fsm[3]_i_24_n_7\,
      DI(0) => \ap_CS_fsm[3]_i_25_n_7\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \ap_CS_fsm_reg[3]_i_3_0\(1 downto 0),
      S(1) => \ap_CS_fsm[3]_i_28_n_7\,
      S(0) => \ap_CS_fsm[3]_i_29_n_7\
    );
\ap_CS_fsm_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_21_n_7\,
      CO(2) => \ap_CS_fsm_reg[3]_i_21_n_8\,
      CO(1) => \ap_CS_fsm_reg[3]_i_21_n_9\,
      CO(0) => \ap_CS_fsm_reg[3]_i_21_n_10\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_30_n_7\,
      DI(2) => \ap_CS_fsm[3]_i_31_n_7\,
      DI(1) => \ap_CS_fsm[3]_i_32_n_7\,
      DI(0) => \ap_CS_fsm[3]_i_33_n_7\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_34_n_7\,
      S(2) => \ap_CS_fsm[3]_i_35_n_7\,
      S(1) => \ap_CS_fsm[3]_i_36_n_7\,
      S(0) => \ap_CS_fsm[3]_i_37_n_7\
    );
grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi
     port map (
      CO(0) => icmp_ln90_fu_151_p2,
      D(0) => ap_NS_fsm(1),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => j_fu_74,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => regslice_both_img_out_V_data_V_U_n_13,
      \ap_CS_fsm_reg[1]\ => regslice_both_img_out_V_data_V_U_n_15,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => regslice_both_img_out_V_data_V_U_n_21,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0(3 downto 0) => ap_enable_reg_pp0_iter1_reg(3 downto 0),
      ap_enable_reg_pp0_iter1_reg_1(3 downto 0) => ap_enable_reg_pp0_iter1_reg_0(3 downto 0),
      ap_enable_reg_pp0_iter1_reg_2 => regslice_both_img_out_V_data_V_U_n_16,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg => regslice_both_img_out_V_data_V_U_n_11,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_196 => axi_last_reg_196,
      grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      \icmp_ln90_fu_151_p2_carry__2_0\(3 downto 0) => \icmp_ln90_fu_151_p2_carry__2\(3 downto 0),
      \icmp_ln90_fu_151_p2_carry__2_1\(3 downto 0) => \icmp_ln90_fu_151_p2_carry__2_0\(3 downto 0),
      icmp_ln95_1_fu_169_p2_carry_0(11 downto 0) => i_1_reg_174(11 downto 0),
      icmp_ln95_1_fu_169_p2_carry_1(11 downto 0) => sub13_reg_169(11 downto 0),
      \icmp_ln95_fu_163_p2_carry__1_0\(31 downto 0) => sub_reg_164(31 downto 0),
      imgOutput_cols_channel_empty_n => imgOutput_cols_channel_empty_n,
      imgOutput_data_empty_n => imgOutput_data_empty_n,
      imgOutput_rows_channel_empty_n => imgOutput_rows_channel_empty_n,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_img_out_V_data_V_U_n_22,
      Q => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_1_reg_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(0),
      Q => i_1_reg_174(0),
      R => '0'
    );
\i_1_reg_174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(10),
      Q => i_1_reg_174(10),
      R => '0'
    );
\i_1_reg_174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(11),
      Q => i_1_reg_174(11),
      R => '0'
    );
\i_1_reg_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(1),
      Q => i_1_reg_174(1),
      R => '0'
    );
\i_1_reg_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(2),
      Q => i_1_reg_174(2),
      R => '0'
    );
\i_1_reg_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(3),
      Q => i_1_reg_174(3),
      R => '0'
    );
\i_1_reg_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(4),
      Q => i_1_reg_174(4),
      R => '0'
    );
\i_1_reg_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(5),
      Q => i_1_reg_174(5),
      R => '0'
    );
\i_1_reg_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(6),
      Q => i_1_reg_174(6),
      R => '0'
    );
\i_1_reg_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(7),
      Q => i_1_reg_174(7),
      R => '0'
    );
\i_1_reg_174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(8),
      Q => i_1_reg_174(8),
      R => '0'
    );
\i_1_reg_174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_62_reg(9),
      Q => i_1_reg_174(9),
      R => '0'
    );
\i_fu_62[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_62_reg(0),
      O => \i_fu_62[0]_i_3_n_7\
    );
\i_fu_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[0]_i_2_n_14\,
      Q => i_fu_62_reg(0),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_62_reg[0]_i_2_n_7\,
      CO(2) => \i_fu_62_reg[0]_i_2_n_8\,
      CO(1) => \i_fu_62_reg[0]_i_2_n_9\,
      CO(0) => \i_fu_62_reg[0]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_62_reg[0]_i_2_n_11\,
      O(2) => \i_fu_62_reg[0]_i_2_n_12\,
      O(1) => \i_fu_62_reg[0]_i_2_n_13\,
      O(0) => \i_fu_62_reg[0]_i_2_n_14\,
      S(3 downto 1) => i_fu_62_reg(3 downto 1),
      S(0) => \i_fu_62[0]_i_3_n_7\
    );
\i_fu_62_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[8]_i_1_n_12\,
      Q => i_fu_62_reg(10),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[8]_i_1_n_11\,
      Q => i_fu_62_reg(11),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[0]_i_2_n_13\,
      Q => i_fu_62_reg(1),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[0]_i_2_n_12\,
      Q => i_fu_62_reg(2),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[0]_i_2_n_11\,
      Q => i_fu_62_reg(3),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[4]_i_1_n_14\,
      Q => i_fu_62_reg(4),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_62_reg[0]_i_2_n_7\,
      CO(3) => \i_fu_62_reg[4]_i_1_n_7\,
      CO(2) => \i_fu_62_reg[4]_i_1_n_8\,
      CO(1) => \i_fu_62_reg[4]_i_1_n_9\,
      CO(0) => \i_fu_62_reg[4]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_62_reg[4]_i_1_n_11\,
      O(2) => \i_fu_62_reg[4]_i_1_n_12\,
      O(1) => \i_fu_62_reg[4]_i_1_n_13\,
      O(0) => \i_fu_62_reg[4]_i_1_n_14\,
      S(3 downto 0) => i_fu_62_reg(7 downto 4)
    );
\i_fu_62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[4]_i_1_n_13\,
      Q => i_fu_62_reg(5),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[4]_i_1_n_12\,
      Q => i_fu_62_reg(6),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[4]_i_1_n_11\,
      Q => i_fu_62_reg(7),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[8]_i_1_n_14\,
      Q => i_fu_62_reg(8),
      R => ap_NS_fsm12_out
    );
\i_fu_62_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_62_reg[4]_i_1_n_7\,
      CO(3) => \NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_62_reg[8]_i_1_n_8\,
      CO(1) => \i_fu_62_reg[8]_i_1_n_9\,
      CO(0) => \i_fu_62_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_62_reg[8]_i_1_n_11\,
      O(2) => \i_fu_62_reg[8]_i_1_n_12\,
      O(1) => \i_fu_62_reg[8]_i_1_n_13\,
      O(0) => \i_fu_62_reg[8]_i_1_n_14\,
      S(3 downto 0) => i_fu_62_reg(11 downto 8)
    );
\i_fu_62_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \i_fu_62_reg[8]_i_1_n_13\,
      Q => i_fu_62_reg(9),
      R => ap_NS_fsm12_out
    );
regslice_both_img_out_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => \B_V_data_1_payload_B_reg[23]\(23 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\ => \B_V_data_1_state_reg[0]_0\,
      \B_V_data_1_state_reg[0]_2\ => \B_V_data_1_state_reg[0]_1\,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_img_out_V_data_V_U_n_15,
      CO(0) => icmp_ln90_fu_151_p2,
      D(2 downto 1) => ap_NS_fsm(3 downto 2),
      D(0) => ap_NS_fsm(0),
      E(0) => j_fu_74,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1 downto 0) => \^q\(1 downto 0),
      SR(0) => regslice_both_img_out_V_data_V_U_n_13,
      \ap_CS_fsm_reg[1]\ => regslice_both_img_out_V_data_V_U_n_22,
      \ap_CS_fsm_reg[2]\ => regslice_both_img_out_V_data_V_U_n_9,
      \ap_CS_fsm_reg[2]_0\ => regslice_both_img_out_V_data_V_U_n_16,
      \ap_CS_fsm_reg[2]_1\(0) => CO(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_img_out_V_data_V_U_n_11,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => empty_n_reg,
      grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
      grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg => regslice_both_img_out_V_data_V_U_n_21,
      imgOutput_cols_channel_empty_n => imgOutput_cols_channel_empty_n,
      imgOutput_data_empty_n => imgOutput_data_empty_n,
      imgOutput_rows_channel_empty_n => imgOutput_rows_channel_empty_n,
      img_out_TDATA(23 downto 0) => img_out_TDATA(23 downto 0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      mOutPtr17_out => mOutPtr17_out,
      mOutPtr17_out_0 => mOutPtr17_out_0,
      \mOutPtr_reg[0]\(0) => \mOutPtr_reg[0]\(0),
      push => push,
      push_1 => push_1,
      push_2 => push_2,
      xfMat2axis_24_16_3840_2160_1_U0_ap_done => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read => \^xfmat2axis_24_16_3840_2160_1_u0_imgoutput_data_read\
    );
regslice_both_img_out_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[1]_0\ => regslice_both_img_out_V_data_V_U_n_9,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_196 => axi_last_reg_196,
      imgOutput_data_empty_n => imgOutput_data_empty_n,
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read => \^xfmat2axis_24_16_3840_2160_1_u0_imgoutput_data_read\
    );
\sub13_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(0),
      Q => sub13_reg_169(0),
      R => '0'
    );
\sub13_reg_169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(10),
      Q => sub13_reg_169(10),
      R => '0'
    );
\sub13_reg_169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(11),
      Q => sub13_reg_169(11),
      R => '0'
    );
\sub13_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(1),
      Q => sub13_reg_169(1),
      R => '0'
    );
\sub13_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(2),
      Q => sub13_reg_169(2),
      R => '0'
    );
\sub13_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(3),
      Q => sub13_reg_169(3),
      R => '0'
    );
\sub13_reg_169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(4),
      Q => sub13_reg_169(4),
      R => '0'
    );
\sub13_reg_169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(5),
      Q => sub13_reg_169(5),
      R => '0'
    );
\sub13_reg_169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(6),
      Q => sub13_reg_169(6),
      R => '0'
    );
\sub13_reg_169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(7),
      Q => sub13_reg_169(7),
      R => '0'
    );
\sub13_reg_169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(8),
      Q => sub13_reg_169(8),
      R => '0'
    );
\sub13_reg_169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \sub13_reg_169_reg[11]_0\(9),
      Q => sub13_reg_169(9),
      R => '0'
    );
\sub_reg_164[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => imgOutput_cols_channel_empty_n,
      I2 => imgOutput_rows_channel_empty_n,
      O => ap_NS_fsm12_out
    );
\sub_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(0),
      Q => sub_reg_164(0),
      R => '0'
    );
\sub_reg_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(10),
      Q => sub_reg_164(10),
      R => '0'
    );
\sub_reg_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(11),
      Q => sub_reg_164(11),
      R => '0'
    );
\sub_reg_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(12),
      Q => sub_reg_164(12),
      R => '0'
    );
\sub_reg_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(13),
      Q => sub_reg_164(13),
      R => '0'
    );
\sub_reg_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(14),
      Q => sub_reg_164(14),
      R => '0'
    );
\sub_reg_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(15),
      Q => sub_reg_164(15),
      R => '0'
    );
\sub_reg_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(16),
      Q => sub_reg_164(16),
      R => '0'
    );
\sub_reg_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(17),
      Q => sub_reg_164(17),
      R => '0'
    );
\sub_reg_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(18),
      Q => sub_reg_164(18),
      R => '0'
    );
\sub_reg_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(19),
      Q => sub_reg_164(19),
      R => '0'
    );
\sub_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(1),
      Q => sub_reg_164(1),
      R => '0'
    );
\sub_reg_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(20),
      Q => sub_reg_164(20),
      R => '0'
    );
\sub_reg_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(21),
      Q => sub_reg_164(21),
      R => '0'
    );
\sub_reg_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(22),
      Q => sub_reg_164(22),
      R => '0'
    );
\sub_reg_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(23),
      Q => sub_reg_164(23),
      R => '0'
    );
\sub_reg_164_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(24),
      Q => sub_reg_164(24),
      R => '0'
    );
\sub_reg_164_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(25),
      Q => sub_reg_164(25),
      R => '0'
    );
\sub_reg_164_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(26),
      Q => sub_reg_164(26),
      R => '0'
    );
\sub_reg_164_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(27),
      Q => sub_reg_164(27),
      R => '0'
    );
\sub_reg_164_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(28),
      Q => sub_reg_164(28),
      R => '0'
    );
\sub_reg_164_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(29),
      Q => sub_reg_164(29),
      R => '0'
    );
\sub_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(2),
      Q => sub_reg_164(2),
      R => '0'
    );
\sub_reg_164_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(30),
      Q => sub_reg_164(30),
      R => '0'
    );
\sub_reg_164_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(31),
      Q => sub_reg_164(31),
      R => '0'
    );
\sub_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(3),
      Q => sub_reg_164(3),
      R => '0'
    );
\sub_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(4),
      Q => sub_reg_164(4),
      R => '0'
    );
\sub_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(5),
      Q => sub_reg_164(5),
      R => '0'
    );
\sub_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(6),
      Q => sub_reg_164(6),
      R => '0'
    );
\sub_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(7),
      Q => sub_reg_164(7),
      R => '0'
    );
\sub_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(8),
      Q => sub_reg_164(8),
      R => '0'
    );
\sub_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => D(9),
      Q => sub_reg_164(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is
  port (
    tmp_2_reg_919 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_8_reg_978_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_kernel_pixel_1_1_val_int_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_6_reg_964_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_6_reg_964_reg[23]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln709_reg_892_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    push : out STD_LOGIC;
    we0 : out STD_LOGIC;
    k_buf_2_load_reg_9430 : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_21_reg_1535_reg[19]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg : in STD_LOGIC;
    \icmp_ln709_reg_892_reg[0]_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_rst_n : in STD_LOGIC;
    brmerge31_reg_708 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm11_out : in STD_LOGIC;
    imgOutput_data_full_n : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    \src_kernel_win_1_fu_136_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_2_fu_140_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_4_fu_144_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \src_kernel_win_1_fu_136_reg[23]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_4_fu_144_reg[23]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cmp1_i18_reg_676 : in STD_LOGIC;
    tmp_5_reg_703 : in STD_LOGIC;
    cmp220_1_reg_692 : in STD_LOGIC;
    rev_reg_713 : in STD_LOGIC;
    empty_35_reg_697 : in STD_LOGIC;
    cmp245_reg_659 : in STD_LOGIC;
    \icmp_ln637_fu_459_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_kernel_win_2_fu_140_reg[23]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_10_reg_948_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \shift_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    temp_reg_1297_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    temp_3_reg_1302_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_filter_1_1_val_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    temp_25_reg_1381_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    temp_7_reg_1331_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_filter_1_2_val_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_filter_2_2_val_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP is
  signal ImagLocx_reg_896 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ImagLocx_reg_8960 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal and_ln637_fu_465_p2 : STD_LOGIC;
  signal and_ln637_reg_901 : STD_LOGIC;
  signal and_ln637_reg_901_pp0_iter1_reg : STD_LOGIC;
  signal and_ln637_reg_901_pp0_iter2_reg : STD_LOGIC;
  signal and_ln794_fu_501_p2 : STD_LOGIC;
  signal and_ln794_reg_915 : STD_LOGIC;
  signal and_ln794_reg_915_pp0_iter10_reg : STD_LOGIC;
  signal \and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9_n_7\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_131 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_132 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_10 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_11 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_12 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_13 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_14 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_16 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_17 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_18 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_19 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_20 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_21 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_22 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_23 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_24 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_25 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_26 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_27 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_28 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_29 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_30 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_31 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_7 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_8 : STD_LOGIC;
  signal grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_9 : STD_LOGIC;
  signal grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready : STD_LOGIC;
  signal icmp_ln637_fu_459_p2 : STD_LOGIC;
  signal \icmp_ln637_fu_459_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln637_fu_459_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln637_fu_459_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln637_fu_459_p2_carry__0_n_9\ : STD_LOGIC;
  signal icmp_ln637_fu_459_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln637_fu_459_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln637_fu_459_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln637_fu_459_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln709_fu_423_p2 : STD_LOGIC;
  signal \icmp_ln709_fu_423_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln709_fu_423_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln709_fu_423_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln709_fu_423_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln709_fu_423_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln709_fu_423_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln709_fu_423_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln709_fu_423_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln709_fu_423_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln709_reg_892 : STD_LOGIC;
  signal icmp_ln709_reg_892_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln709_reg_892_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6_n_7\ : STD_LOGIC;
  signal icmp_ln709_reg_892_pp0_iter9_reg : STD_LOGIC;
  signal \^icmp_ln709_reg_892_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln765_reg_910 : STD_LOGIC;
  signal icmp_ln765_reg_910_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln765_reg_910_pp0_iter2_reg : STD_LOGIC;
  signal j_4_fu_429_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal j_fu_132 : STD_LOGIC;
  signal j_fu_1320_in : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[0]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[10]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[11]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[12]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[13]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[14]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[15]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[1]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[2]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[3]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[4]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[5]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[6]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[7]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[8]\ : STD_LOGIC;
  signal \j_fu_132_reg_n_7_[9]\ : STD_LOGIC;
  signal k_buf_1_addr_reg_9310 : STD_LOGIC;
  signal \k_buf_1_addr_reg_931[11]_i_1_n_7\ : STD_LOGIC;
  signal src_kernel_win_10_reg_948 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_10_reg_9480 : STD_LOGIC;
  signal \src_kernel_win_10_reg_948[23]_i_1_n_7\ : STD_LOGIC;
  signal src_kernel_win_11_reg_956 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_1_fu_136 : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[0]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[10]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[11]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[12]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[13]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[14]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[15]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[16]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[17]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[18]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[19]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[1]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[20]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[21]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[22]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[23]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[2]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[3]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[4]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[5]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[6]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[7]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[8]\ : STD_LOGIC;
  signal \src_kernel_win_1_fu_136_reg_n_7_[9]\ : STD_LOGIC;
  signal src_kernel_win_2_fu_140 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \src_kernel_win_2_fu_140[0]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[10]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[11]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[12]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[13]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[14]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[15]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[16]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[17]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[18]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[19]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[1]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[20]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[21]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[22]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[23]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[2]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[3]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[4]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[5]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[6]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[7]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[8]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_2_fu_140[9]_i_2_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144[23]_i_4_n_7\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[0]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[10]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[11]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[12]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[13]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[14]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[15]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[16]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[17]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[18]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[19]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[1]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[20]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[21]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[22]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[23]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[2]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[3]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[4]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[5]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[6]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[7]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[8]\ : STD_LOGIC;
  signal \src_kernel_win_4_fu_144_reg_n_7_[9]\ : STD_LOGIC;
  signal src_kernel_win_6_reg_9640 : STD_LOGIC;
  signal \^src_kernel_win_6_reg_964_reg[23]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^src_kernel_win_8_reg_978_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_1_fu_445_p3 : STD_LOGIC;
  signal \^tmp_2_reg_919\ : STD_LOGIC;
  signal tmp_2_reg_919_pp0_iter2_reg : STD_LOGIC;
  signal tmp_3_reg_906 : STD_LOGIC;
  signal tmp_3_reg_9060 : STD_LOGIC;
  signal tmp_3_reg_906_pp0_iter1_reg : STD_LOGIC;
  signal tmp_3_reg_906_pp0_iter2_reg : STD_LOGIC;
  signal NLW_icmp_ln637_fu_459_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln637_fu_459_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln637_fu_459_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln637_fu_459_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln709_fu_423_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln709_fu_423_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln709_fu_423_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln709_fu_423_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/and_ln794_reg_915_pp0_iter9_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_i_1 : label is "soft_lutpair172";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln637_fu_459_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln637_fu_459_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln637_fu_459_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln709_fu_423_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln709_fu_423_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln709_fu_423_p2_carry__1\ : label is 11;
  attribute srl_bus_name of \icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/icmp_ln709_reg_892_pp0_iter8_reg_reg ";
  attribute srl_name of \icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6 ";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \src_kernel_win_4_fu_116[23]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \src_kernel_win_5_fu_120[23]_i_1\ : label is "soft_lutpair173";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[0]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[0]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[10]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[10]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[11]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[11]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[12]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[12]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[12]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[13]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[13]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[13]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[14]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[14]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[14]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[15]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[15]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[15]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[16]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[16]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[16]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[17]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[17]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[17]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[18]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[18]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[18]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[19]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[19]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[19]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[1]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[1]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[20]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[20]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[20]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[21]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[21]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[21]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[22]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[22]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[22]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[23]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[23]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[23]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[2]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[2]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[3]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[3]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[4]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[4]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[5]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[5]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[6]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[6]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[7]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[7]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[8]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[8]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[9]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[9]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[9]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[0]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[0]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[10]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[10]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[10]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[11]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[11]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[11]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[12]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[12]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[12]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[13]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[13]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[13]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[14]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[14]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[14]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[15]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[15]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[15]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[16]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[16]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[16]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[17]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[17]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[17]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[18]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[18]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[18]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[19]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[19]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[19]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[1]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[1]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[20]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[20]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[20]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[21]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[21]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[21]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[22]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[22]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[22]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[23]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[23]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[23]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[2]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[2]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[3]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[3]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[4]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[4]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[5]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[5]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[6]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[6]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[6]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[7]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[7]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[7]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[8]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[8]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[8]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[9]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[9]_srl5\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[9]_srl5 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[0]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[0]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[10]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[10]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[11]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[11]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[12]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[12]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[12]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[13]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[13]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[13]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[14]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[14]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[14]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[15]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[15]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[15]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[16]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[16]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[16]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[17]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[17]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[17]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[18]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[18]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[18]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[19]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[19]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[19]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[1]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[1]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[20]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[20]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[20]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[21]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[21]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[21]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[22]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[22]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[22]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[23]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[23]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[23]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[2]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[2]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[3]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[3]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[4]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[4]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[5]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[5]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[6]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[6]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[7]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[7]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[8]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[8]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[9]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg ";
  attribute srl_name of \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[9]_srl6\ : label is "inst/\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[9]_srl6 ";
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
  \icmp_ln709_reg_892_reg[0]_0\ <= \^icmp_ln709_reg_892_reg[0]_0\;
  \src_kernel_win_6_reg_964_reg[23]_1\(23 downto 0) <= \^src_kernel_win_6_reg_964_reg[23]_1\(23 downto 0);
  \src_kernel_win_8_reg_978_reg[23]_0\(23 downto 0) <= \^src_kernel_win_8_reg_978_reg[23]_0\(23 downto 0);
  tmp_2_reg_919 <= \^tmp_2_reg_919\;
\ImagLocx_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => ImagLocx_reg_896(0),
      R => '0'
    );
\ImagLocx_reg_896_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => ImagLocx_reg_896(10),
      R => '0'
    );
\ImagLocx_reg_896_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => ImagLocx_reg_896(11),
      R => '0'
    );
\ImagLocx_reg_896_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => tmp_1_fu_445_p3,
      Q => ImagLocx_reg_896(15),
      R => '0'
    );
\ImagLocx_reg_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => ImagLocx_reg_896(1),
      R => '0'
    );
\ImagLocx_reg_896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => ImagLocx_reg_896(2),
      R => '0'
    );
\ImagLocx_reg_896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => ImagLocx_reg_896(3),
      R => '0'
    );
\ImagLocx_reg_896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => ImagLocx_reg_896(4),
      R => '0'
    );
\ImagLocx_reg_896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => ImagLocx_reg_896(5),
      R => '0'
    );
\ImagLocx_reg_896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => ImagLocx_reg_896(6),
      R => '0'
    );
\ImagLocx_reg_896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => ImagLocx_reg_896(7),
      R => '0'
    );
\ImagLocx_reg_896_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => ImagLocx_reg_896(8),
      R => '0'
    );
\ImagLocx_reg_896_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => ImagLocx_reg_896(9),
      R => '0'
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => imgOutput_data_full_n,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      I2 => and_ln794_reg_915_pp0_iter10_reg,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => \SRL_SIG_reg[1][0]\(0),
      I5 => \ap_CS_fsm_reg[3]_0\(1),
      O => push
    );
\and_ln637_reg_901[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln709_fu_423_p2,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => ImagLocx_reg_8960
    );
\and_ln637_reg_901_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln637_reg_901,
      Q => and_ln637_reg_901_pp0_iter1_reg,
      R => '0'
    );
\and_ln637_reg_901_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln637_reg_901_pp0_iter1_reg,
      Q => and_ln637_reg_901_pp0_iter2_reg,
      R => '0'
    );
\and_ln637_reg_901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => and_ln637_fu_465_p2,
      Q => and_ln637_reg_901,
      R => '0'
    );
\and_ln794_reg_915_pp0_iter10_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9_n_7\,
      Q => and_ln794_reg_915_pp0_iter10_reg,
      R => '0'
    );
\and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln794_reg_915,
      Q => \and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9_n_7\
    );
\and_ln794_reg_915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLocx_reg_8960,
      D => and_ln794_fu_501_p2,
      Q => and_ln794_reg_915,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10_reg_n_7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10_reg_n_7,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => icmp_ln709_reg_892_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => flow_control_loop_pipe_sequential_init_U_n_35,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter4_i_1_n_7
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_7,
      Q => ap_enable_reg_pp0_iter4,
      R => '0'
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter10_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_7,
      Q => ap_loop_exit_ready_pp0_iter10_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_7
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I1 => icmp_ln709_fu_423_p2,
      O => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_10
     port map (
      CO(0) => icmp_ln709_fu_423_p2,
      D(15 downto 1) => j_4_fu_429_p2(15 downto 1),
      D(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_117,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_118,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_119,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_120,
      E(0) => src_kernel_win_1_fu_136,
      \ImagLocx_reg_896_reg[15]_i_1_0\(0) => flow_control_loop_pipe_sequential_init_U_n_146,
      Q(15) => \j_fu_132_reg_n_7_[15]\,
      Q(14) => \j_fu_132_reg_n_7_[14]\,
      Q(13) => \j_fu_132_reg_n_7_[13]\,
      Q(12) => \j_fu_132_reg_n_7_[12]\,
      Q(11) => \j_fu_132_reg_n_7_[11]\,
      Q(10) => \j_fu_132_reg_n_7_[10]\,
      Q(9) => \j_fu_132_reg_n_7_[9]\,
      Q(8) => \j_fu_132_reg_n_7_[8]\,
      Q(7) => \j_fu_132_reg_n_7_[7]\,
      Q(6) => \j_fu_132_reg_n_7_[6]\,
      Q(5) => \j_fu_132_reg_n_7_[5]\,
      Q(4) => \j_fu_132_reg_n_7_[4]\,
      Q(3) => \j_fu_132_reg_n_7_[3]\,
      Q(2) => \j_fu_132_reg_n_7_[2]\,
      Q(1) => \j_fu_132_reg_n_7_[1]\,
      Q(0) => \j_fu_132_reg_n_7_[0]\,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_115,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_116,
      SR(0) => j_fu_132,
      and_ln637_fu_465_p2 => and_ln637_fu_465_p2,
      and_ln637_reg_901 => and_ln637_reg_901,
      and_ln637_reg_901_pp0_iter2_reg => and_ln637_reg_901_pp0_iter2_reg,
      \and_ln637_reg_901_reg[0]\(0) => icmp_ln637_fu_459_p2,
      and_ln794_fu_501_p2 => and_ln794_fu_501_p2,
      and_ln794_reg_915_pp0_iter10_reg => and_ln794_reg_915_pp0_iter10_reg,
      \ap_CS_fsm_reg[2]\(1 downto 0) => \ap_CS_fsm_reg[2]\(1 downto 0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      ap_NS_fsm11_out => ap_NS_fsm11_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter11 => ap_enable_reg_pp0_iter11,
      ap_enable_reg_pp0_iter11_reg => flow_control_loop_pipe_sequential_init_U_n_35,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_exit_ready_pp0_iter10_reg => ap_loop_exit_ready_pp0_iter10_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      brmerge31_reg_708 => brmerge31_reg_708,
      \brmerge31_reg_708_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_148,
      cmp1_i18_reg_676 => cmp1_i18_reg_676,
      cmp220_1_reg_692 => cmp220_1_reg_692,
      cmp245_reg_659 => cmp245_reg_659,
      empty_35_reg_697 => empty_35_reg_697,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(23) => flow_control_loop_pipe_sequential_init_U_n_89,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(22) => flow_control_loop_pipe_sequential_init_U_n_90,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(21) => flow_control_loop_pipe_sequential_init_U_n_91,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(20) => flow_control_loop_pipe_sequential_init_U_n_92,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(19) => flow_control_loop_pipe_sequential_init_U_n_93,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(18) => flow_control_loop_pipe_sequential_init_U_n_94,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(17) => flow_control_loop_pipe_sequential_init_U_n_95,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(16) => flow_control_loop_pipe_sequential_init_U_n_96,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(15) => flow_control_loop_pipe_sequential_init_U_n_97,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(14) => flow_control_loop_pipe_sequential_init_U_n_98,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(13) => flow_control_loop_pipe_sequential_init_U_n_99,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(12) => flow_control_loop_pipe_sequential_init_U_n_100,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(11) => flow_control_loop_pipe_sequential_init_U_n_101,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(10) => flow_control_loop_pipe_sequential_init_U_n_102,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(9) => flow_control_loop_pipe_sequential_init_U_n_103,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(8) => flow_control_loop_pipe_sequential_init_U_n_104,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(7) => flow_control_loop_pipe_sequential_init_U_n_105,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(6) => flow_control_loop_pipe_sequential_init_U_n_106,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(5) => flow_control_loop_pipe_sequential_init_U_n_107,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(4) => flow_control_loop_pipe_sequential_init_U_n_108,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(3) => flow_control_loop_pipe_sequential_init_U_n_109,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(2) => flow_control_loop_pipe_sequential_init_U_n_110,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(1) => flow_control_loop_pipe_sequential_init_U_n_111,
      \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\(0) => flow_control_loop_pipe_sequential_init_U_n_112,
      grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg(3) => flow_control_loop_pipe_sequential_init_U_n_122,
      grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg(2) => flow_control_loop_pipe_sequential_init_U_n_123,
      grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_124,
      grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_125,
      \icmp_ln637_fu_459_p2_carry__0\(15 downto 0) => \icmp_ln637_fu_459_p2_carry__0_0\(15 downto 0),
      \icmp_ln709_fu_423_p2_carry__0\(15 downto 0) => \icmp_ln709_reg_892_reg[0]_1\(15 downto 0),
      icmp_ln709_reg_892 => icmp_ln709_reg_892,
      icmp_ln709_reg_892_pp0_iter2_reg => icmp_ln709_reg_892_pp0_iter2_reg,
      icmp_ln765_reg_910 => icmp_ln765_reg_910,
      icmp_ln765_reg_910_pp0_iter2_reg => icmp_ln765_reg_910_pp0_iter2_reg,
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgOutput_data_full_n => imgOutput_data_full_n,
      \img_width_reg_525_reg[14]\(3) => flow_control_loop_pipe_sequential_init_U_n_138,
      \img_width_reg_525_reg[14]\(2) => flow_control_loop_pipe_sequential_init_U_n_139,
      \img_width_reg_525_reg[14]\(1) => flow_control_loop_pipe_sequential_init_U_n_140,
      \img_width_reg_525_reg[14]\(0) => flow_control_loop_pipe_sequential_init_U_n_141,
      \img_width_reg_525_reg[14]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_142,
      \img_width_reg_525_reg[14]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_143,
      \img_width_reg_525_reg[14]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_144,
      \img_width_reg_525_reg[14]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_145,
      \img_width_reg_525_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_130,
      \img_width_reg_525_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_131,
      \img_width_reg_525_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_132,
      \img_width_reg_525_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_133,
      \img_width_reg_525_reg[6]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_134,
      \img_width_reg_525_reg[6]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_135,
      \img_width_reg_525_reg[6]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_136,
      \img_width_reg_525_reg[6]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_137,
      \j_fu_132_reg[14]\(11) => tmp_1_fu_445_p3,
      \j_fu_132_reg[14]\(10) => flow_control_loop_pipe_sequential_init_U_n_24,
      \j_fu_132_reg[14]\(9) => flow_control_loop_pipe_sequential_init_U_n_25,
      \j_fu_132_reg[14]\(8) => flow_control_loop_pipe_sequential_init_U_n_26,
      \j_fu_132_reg[14]\(7) => flow_control_loop_pipe_sequential_init_U_n_27,
      \j_fu_132_reg[14]\(6) => flow_control_loop_pipe_sequential_init_U_n_28,
      \j_fu_132_reg[14]\(5) => flow_control_loop_pipe_sequential_init_U_n_29,
      \j_fu_132_reg[14]\(4) => flow_control_loop_pipe_sequential_init_U_n_30,
      \j_fu_132_reg[14]\(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      \j_fu_132_reg[14]\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \j_fu_132_reg[14]\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \j_fu_132_reg[14]\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      q1(23 downto 0) => q1(23 downto 0),
      rev_reg_713 => rev_reg_713,
      src_kernel_win_10_reg_948(23 downto 0) => src_kernel_win_10_reg_948(23 downto 0),
      src_kernel_win_11_reg_956(23 downto 0) => src_kernel_win_11_reg_956(23 downto 0),
      \src_kernel_win_11_reg_956_reg[23]\(23) => flow_control_loop_pipe_sequential_init_U_n_41,
      \src_kernel_win_11_reg_956_reg[23]\(22) => flow_control_loop_pipe_sequential_init_U_n_42,
      \src_kernel_win_11_reg_956_reg[23]\(21) => flow_control_loop_pipe_sequential_init_U_n_43,
      \src_kernel_win_11_reg_956_reg[23]\(20) => flow_control_loop_pipe_sequential_init_U_n_44,
      \src_kernel_win_11_reg_956_reg[23]\(19) => flow_control_loop_pipe_sequential_init_U_n_45,
      \src_kernel_win_11_reg_956_reg[23]\(18) => flow_control_loop_pipe_sequential_init_U_n_46,
      \src_kernel_win_11_reg_956_reg[23]\(17) => flow_control_loop_pipe_sequential_init_U_n_47,
      \src_kernel_win_11_reg_956_reg[23]\(16) => flow_control_loop_pipe_sequential_init_U_n_48,
      \src_kernel_win_11_reg_956_reg[23]\(15) => flow_control_loop_pipe_sequential_init_U_n_49,
      \src_kernel_win_11_reg_956_reg[23]\(14) => flow_control_loop_pipe_sequential_init_U_n_50,
      \src_kernel_win_11_reg_956_reg[23]\(13) => flow_control_loop_pipe_sequential_init_U_n_51,
      \src_kernel_win_11_reg_956_reg[23]\(12) => flow_control_loop_pipe_sequential_init_U_n_52,
      \src_kernel_win_11_reg_956_reg[23]\(11) => flow_control_loop_pipe_sequential_init_U_n_53,
      \src_kernel_win_11_reg_956_reg[23]\(10) => flow_control_loop_pipe_sequential_init_U_n_54,
      \src_kernel_win_11_reg_956_reg[23]\(9) => flow_control_loop_pipe_sequential_init_U_n_55,
      \src_kernel_win_11_reg_956_reg[23]\(8) => flow_control_loop_pipe_sequential_init_U_n_56,
      \src_kernel_win_11_reg_956_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_57,
      \src_kernel_win_11_reg_956_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_58,
      \src_kernel_win_11_reg_956_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_59,
      \src_kernel_win_11_reg_956_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_60,
      \src_kernel_win_11_reg_956_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_61,
      \src_kernel_win_11_reg_956_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_62,
      \src_kernel_win_11_reg_956_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_63,
      \src_kernel_win_11_reg_956_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_64,
      \src_kernel_win_1_fu_136_reg[23]\(23 downto 0) => \src_kernel_win_1_fu_136_reg[23]_0\(23 downto 0),
      \src_kernel_win_1_fu_136_reg[23]_0\(1 downto 0) => \src_kernel_win_1_fu_136_reg[23]_1\(1 downto 0),
      \src_kernel_win_2_fu_140_reg[0]\ => \src_kernel_win_2_fu_140[0]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[10]\ => \src_kernel_win_2_fu_140[10]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[11]\ => \src_kernel_win_2_fu_140[11]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[12]\ => \src_kernel_win_2_fu_140[12]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[13]\ => \src_kernel_win_2_fu_140[13]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[14]\ => \src_kernel_win_2_fu_140[14]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[15]\ => \src_kernel_win_2_fu_140[15]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[16]\ => \src_kernel_win_2_fu_140[16]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[17]\ => \src_kernel_win_2_fu_140[17]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[18]\ => \src_kernel_win_2_fu_140[18]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[19]\ => \src_kernel_win_2_fu_140[19]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[1]\ => \src_kernel_win_2_fu_140[1]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[20]\ => \src_kernel_win_2_fu_140[20]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[21]\ => \src_kernel_win_2_fu_140[21]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[22]\ => \src_kernel_win_2_fu_140[22]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[23]\(23 downto 0) => \src_kernel_win_2_fu_140_reg[23]_0\(23 downto 0),
      \src_kernel_win_2_fu_140_reg[23]_0\ => \src_kernel_win_2_fu_140[23]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[2]\ => \src_kernel_win_2_fu_140[2]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[3]\ => \src_kernel_win_2_fu_140[3]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[4]\ => \src_kernel_win_2_fu_140[4]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[5]\ => \src_kernel_win_2_fu_140[5]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[6]\ => \src_kernel_win_2_fu_140[6]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[7]\ => \src_kernel_win_2_fu_140[7]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[8]\ => \src_kernel_win_2_fu_140[8]_i_2_n_7\,
      \src_kernel_win_2_fu_140_reg[9]\ => \src_kernel_win_2_fu_140[9]_i_2_n_7\,
      \src_kernel_win_3_load_reg_642_reg[23]\(23) => flow_control_loop_pipe_sequential_init_U_n_65,
      \src_kernel_win_3_load_reg_642_reg[23]\(22) => flow_control_loop_pipe_sequential_init_U_n_66,
      \src_kernel_win_3_load_reg_642_reg[23]\(21) => flow_control_loop_pipe_sequential_init_U_n_67,
      \src_kernel_win_3_load_reg_642_reg[23]\(20) => flow_control_loop_pipe_sequential_init_U_n_68,
      \src_kernel_win_3_load_reg_642_reg[23]\(19) => flow_control_loop_pipe_sequential_init_U_n_69,
      \src_kernel_win_3_load_reg_642_reg[23]\(18) => flow_control_loop_pipe_sequential_init_U_n_70,
      \src_kernel_win_3_load_reg_642_reg[23]\(17) => flow_control_loop_pipe_sequential_init_U_n_71,
      \src_kernel_win_3_load_reg_642_reg[23]\(16) => flow_control_loop_pipe_sequential_init_U_n_72,
      \src_kernel_win_3_load_reg_642_reg[23]\(15) => flow_control_loop_pipe_sequential_init_U_n_73,
      \src_kernel_win_3_load_reg_642_reg[23]\(14) => flow_control_loop_pipe_sequential_init_U_n_74,
      \src_kernel_win_3_load_reg_642_reg[23]\(13) => flow_control_loop_pipe_sequential_init_U_n_75,
      \src_kernel_win_3_load_reg_642_reg[23]\(12) => flow_control_loop_pipe_sequential_init_U_n_76,
      \src_kernel_win_3_load_reg_642_reg[23]\(11) => flow_control_loop_pipe_sequential_init_U_n_77,
      \src_kernel_win_3_load_reg_642_reg[23]\(10) => flow_control_loop_pipe_sequential_init_U_n_78,
      \src_kernel_win_3_load_reg_642_reg[23]\(9) => flow_control_loop_pipe_sequential_init_U_n_79,
      \src_kernel_win_3_load_reg_642_reg[23]\(8) => flow_control_loop_pipe_sequential_init_U_n_80,
      \src_kernel_win_3_load_reg_642_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_81,
      \src_kernel_win_3_load_reg_642_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_82,
      \src_kernel_win_3_load_reg_642_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_83,
      \src_kernel_win_3_load_reg_642_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_84,
      \src_kernel_win_3_load_reg_642_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_85,
      \src_kernel_win_3_load_reg_642_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_86,
      \src_kernel_win_3_load_reg_642_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_87,
      \src_kernel_win_3_load_reg_642_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_88,
      \src_kernel_win_4_fu_144_reg[23]\ => \src_kernel_win_4_fu_144[23]_i_4_n_7\,
      \src_kernel_win_4_fu_144_reg[23]_0\(23 downto 0) => \src_kernel_win_4_fu_144_reg[23]_0\(23 downto 0),
      \src_kernel_win_4_fu_144_reg[23]_1\(1 downto 0) => \src_kernel_win_4_fu_144_reg[23]_1\(1 downto 0),
      tmp_2_reg_919_pp0_iter2_reg => tmp_2_reg_919_pp0_iter2_reg,
      tmp_3_reg_9060 => tmp_3_reg_9060,
      tmp_3_reg_906_pp0_iter2_reg => tmp_3_reg_906_pp0_iter2_reg,
      tmp_5_reg_703 => tmp_5_reg_703,
      \widthloop_reg_618_reg[14]\(3) => flow_control_loop_pipe_sequential_init_U_n_126,
      \widthloop_reg_618_reg[14]\(2) => flow_control_loop_pipe_sequential_init_U_n_127,
      \widthloop_reg_618_reg[14]\(1) => flow_control_loop_pipe_sequential_init_U_n_128,
      \widthloop_reg_618_reg[14]\(0) => flow_control_loop_pipe_sequential_init_U_n_129
    );
grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s
     port map (
      A(7) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_7,
      A(6) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_8,
      A(5) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_9,
      A(4) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_10,
      A(3) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_11,
      A(2) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_12,
      A(1) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_13,
      A(0) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_14,
      Q(23 downto 0) => \^q\(23 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \p_kernel_filter_1_1_val_int_reg_reg[15]_0\(15 downto 0) => \p_kernel_filter_1_1_val_int_reg_reg[15]\(15 downto 0),
      \p_kernel_filter_1_2_val_int_reg_reg[15]_0\(15 downto 0) => \p_kernel_filter_1_2_val_int_reg_reg[15]\(15 downto 0),
      \p_kernel_filter_2_2_val_int_reg_reg[15]_0\(15 downto 0) => \p_kernel_filter_2_2_val_int_reg_reg[15]\(15 downto 0),
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(23) => \src_kernel_win_1_fu_136_reg_n_7_[23]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(22) => \src_kernel_win_1_fu_136_reg_n_7_[22]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(21) => \src_kernel_win_1_fu_136_reg_n_7_[21]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(20) => \src_kernel_win_1_fu_136_reg_n_7_[20]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(19) => \src_kernel_win_1_fu_136_reg_n_7_[19]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(18) => \src_kernel_win_1_fu_136_reg_n_7_[18]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(17) => \src_kernel_win_1_fu_136_reg_n_7_[17]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(16) => \src_kernel_win_1_fu_136_reg_n_7_[16]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(15) => \src_kernel_win_1_fu_136_reg_n_7_[15]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(14) => \src_kernel_win_1_fu_136_reg_n_7_[14]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(13) => \src_kernel_win_1_fu_136_reg_n_7_[13]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(12) => \src_kernel_win_1_fu_136_reg_n_7_[12]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(11) => \src_kernel_win_1_fu_136_reg_n_7_[11]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(10) => \src_kernel_win_1_fu_136_reg_n_7_[10]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(9) => \src_kernel_win_1_fu_136_reg_n_7_[9]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(8) => \src_kernel_win_1_fu_136_reg_n_7_[8]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(7) => \src_kernel_win_1_fu_136_reg_n_7_[7]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(6) => \src_kernel_win_1_fu_136_reg_n_7_[6]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(5) => \src_kernel_win_1_fu_136_reg_n_7_[5]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(4) => \src_kernel_win_1_fu_136_reg_n_7_[4]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(3) => \src_kernel_win_1_fu_136_reg_n_7_[3]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(2) => \src_kernel_win_1_fu_136_reg_n_7_[2]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(1) => \src_kernel_win_1_fu_136_reg_n_7_[1]\,
      \p_kernel_pixel_0_0_val_int_reg_reg[23]_0\(0) => \src_kernel_win_1_fu_136_reg_n_7_[0]\,
      \p_kernel_pixel_1_0_val_int_reg_reg[23]_0\(23 downto 0) => src_kernel_win_2_fu_140(23 downto 0),
      \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(7) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_16,
      \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(6) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_17,
      \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(5) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_18,
      \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(4) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_19,
      \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(3) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_20,
      \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(2) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_21,
      \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(1) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_22,
      \p_kernel_pixel_1_1_val_int_reg_reg[15]_0\(0) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_23,
      \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(7) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_24,
      \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(6) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_25,
      \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(5) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_26,
      \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(4) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_27,
      \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(3) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_28,
      \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(2) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_29,
      \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(1) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_30,
      \p_kernel_pixel_1_1_val_int_reg_reg[23]_0\(0) => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_31,
      p_reg_reg => flow_control_loop_pipe_sequential_init_U_n_35,
      p_reg_reg_0(23 downto 0) => p_reg_reg(23 downto 0),
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_2(23 downto 0) => p_reg_reg_1(23 downto 0),
      p_reg_reg_3(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_4(23 downto 0) => \^src_kernel_win_6_reg_964_reg[23]_1\(23 downto 0),
      p_reg_reg_5(15 downto 0) => p_reg_reg_3(15 downto 0),
      \shift_int_reg_reg[7]_0\(7 downto 0) => \shift_int_reg_reg[7]\(7 downto 0),
      temp_20_reg_1361_reg_0(23 downto 0) => \^src_kernel_win_8_reg_978_reg[23]_0\(23 downto 0),
      temp_21_reg_1366_reg_0(23) => \src_kernel_win_4_fu_144_reg_n_7_[23]\,
      temp_21_reg_1366_reg_0(22) => \src_kernel_win_4_fu_144_reg_n_7_[22]\,
      temp_21_reg_1366_reg_0(21) => \src_kernel_win_4_fu_144_reg_n_7_[21]\,
      temp_21_reg_1366_reg_0(20) => \src_kernel_win_4_fu_144_reg_n_7_[20]\,
      temp_21_reg_1366_reg_0(19) => \src_kernel_win_4_fu_144_reg_n_7_[19]\,
      temp_21_reg_1366_reg_0(18) => \src_kernel_win_4_fu_144_reg_n_7_[18]\,
      temp_21_reg_1366_reg_0(17) => \src_kernel_win_4_fu_144_reg_n_7_[17]\,
      temp_21_reg_1366_reg_0(16) => \src_kernel_win_4_fu_144_reg_n_7_[16]\,
      temp_21_reg_1366_reg_0(15) => \src_kernel_win_4_fu_144_reg_n_7_[15]\,
      temp_21_reg_1366_reg_0(14) => \src_kernel_win_4_fu_144_reg_n_7_[14]\,
      temp_21_reg_1366_reg_0(13) => \src_kernel_win_4_fu_144_reg_n_7_[13]\,
      temp_21_reg_1366_reg_0(12) => \src_kernel_win_4_fu_144_reg_n_7_[12]\,
      temp_21_reg_1366_reg_0(11) => \src_kernel_win_4_fu_144_reg_n_7_[11]\,
      temp_21_reg_1366_reg_0(10) => \src_kernel_win_4_fu_144_reg_n_7_[10]\,
      temp_21_reg_1366_reg_0(9) => \src_kernel_win_4_fu_144_reg_n_7_[9]\,
      temp_21_reg_1366_reg_0(8) => \src_kernel_win_4_fu_144_reg_n_7_[8]\,
      temp_21_reg_1366_reg_0(7) => \src_kernel_win_4_fu_144_reg_n_7_[7]\,
      temp_21_reg_1366_reg_0(6) => \src_kernel_win_4_fu_144_reg_n_7_[6]\,
      temp_21_reg_1366_reg_0(5) => \src_kernel_win_4_fu_144_reg_n_7_[5]\,
      temp_21_reg_1366_reg_0(4) => \src_kernel_win_4_fu_144_reg_n_7_[4]\,
      temp_21_reg_1366_reg_0(3) => \src_kernel_win_4_fu_144_reg_n_7_[3]\,
      temp_21_reg_1366_reg_0(2) => \src_kernel_win_4_fu_144_reg_n_7_[2]\,
      temp_21_reg_1366_reg_0(1) => \src_kernel_win_4_fu_144_reg_n_7_[1]\,
      temp_21_reg_1366_reg_0(0) => \src_kernel_win_4_fu_144_reg_n_7_[0]\,
      temp_25_reg_1381_reg_0(23 downto 0) => temp_25_reg_1381_reg(23 downto 0),
      temp_3_reg_1302_reg_0(15 downto 0) => temp_3_reg_1302_reg(15 downto 0),
      temp_7_reg_1331_reg_0(15 downto 0) => temp_7_reg_1331_reg(15 downto 0),
      temp_reg_1297_reg_0(15 downto 0) => temp_reg_1297_reg(15 downto 0),
      \tmp_21_reg_1535_reg[19]_0\(23 downto 0) => \tmp_21_reg_1535_reg[19]\(23 downto 0)
    );
grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(0),
      I1 => icmp_ln709_fu_423_p2,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      I3 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => \ap_CS_fsm_reg[2]_0\
    );
icmp_ln637_fu_459_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln637_fu_459_p2_carry_n_7,
      CO(2) => icmp_ln637_fu_459_p2_carry_n_8,
      CO(1) => icmp_ln637_fu_459_p2_carry_n_9,
      CO(0) => icmp_ln637_fu_459_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_130,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_131,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_132,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_133,
      O(3 downto 0) => NLW_icmp_ln637_fu_459_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_134,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_135,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_136,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_137
    );
\icmp_ln637_fu_459_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln637_fu_459_p2_carry_n_7,
      CO(3) => \icmp_ln637_fu_459_p2_carry__0_n_7\,
      CO(2) => \icmp_ln637_fu_459_p2_carry__0_n_8\,
      CO(1) => \icmp_ln637_fu_459_p2_carry__0_n_9\,
      CO(0) => \icmp_ln637_fu_459_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_142,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_143,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_144,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_145,
      O(3 downto 0) => \NLW_icmp_ln637_fu_459_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_138,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_139,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_140,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_141
    );
\icmp_ln637_fu_459_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln637_fu_459_p2_carry__0_n_7\,
      CO(3 downto 1) => \NLW_icmp_ln637_fu_459_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln637_fu_459_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_1_fu_445_p3,
      O(3 downto 0) => \NLW_icmp_ln637_fu_459_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => flow_control_loop_pipe_sequential_init_U_n_146
    );
icmp_ln709_fu_423_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln709_fu_423_p2_carry_n_7,
      CO(2) => icmp_ln709_fu_423_p2_carry_n_8,
      CO(1) => icmp_ln709_fu_423_p2_carry_n_9,
      CO(0) => icmp_ln709_fu_423_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_117,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_118,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_119,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_120,
      O(3 downto 0) => NLW_icmp_ln709_fu_423_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_115,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_116
    );
\icmp_ln709_fu_423_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln709_fu_423_p2_carry_n_7,
      CO(3) => \icmp_ln709_fu_423_p2_carry__0_n_7\,
      CO(2) => \icmp_ln709_fu_423_p2_carry__0_n_8\,
      CO(1) => \icmp_ln709_fu_423_p2_carry__0_n_9\,
      CO(0) => \icmp_ln709_fu_423_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_126,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_127,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_128,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_129,
      O(3 downto 0) => \NLW_icmp_ln709_fu_423_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_122,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_123,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_124,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_125
    );
\icmp_ln709_fu_423_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln709_fu_423_p2_carry__0_n_7\,
      CO(3 downto 1) => \NLW_icmp_ln709_fu_423_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln709_fu_423_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln709_reg_892_reg[0]_1\(16),
      O(3 downto 0) => \NLW_icmp_ln709_fu_423_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln709_fu_423_p2_carry__1_i_1_n_7\
    );
\icmp_ln709_fu_423_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln709_reg_892_reg[0]_1\(16),
      O => \icmp_ln709_fu_423_p2_carry__1_i_1_n_7\
    );
\icmp_ln709_reg_892_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln709_reg_892,
      Q => icmp_ln709_reg_892_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln709_reg_892_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln709_reg_892_pp0_iter1_reg,
      Q => icmp_ln709_reg_892_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln709_reg_892_pp0_iter2_reg,
      Q => \icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6_n_7\
    );
\icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6_n_7\,
      Q => icmp_ln709_reg_892_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln709_reg_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln709_fu_423_p2,
      Q => icmp_ln709_reg_892,
      R => '0'
    );
\icmp_ln765_reg_910_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln765_reg_910,
      Q => icmp_ln765_reg_910_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln765_reg_910_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln765_reg_910_pp0_iter1_reg,
      Q => icmp_ln765_reg_910_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln765_reg_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => icmp_ln765_reg_910,
      R => '0'
    );
\j_fu_132[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln709_fu_423_p2,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      I2 => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      O => j_fu_1320_in
    );
\j_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \j_fu_132_reg_n_7_[0]\,
      R => j_fu_132
    );
\j_fu_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(10),
      Q => \j_fu_132_reg_n_7_[10]\,
      R => j_fu_132
    );
\j_fu_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(11),
      Q => \j_fu_132_reg_n_7_[11]\,
      R => j_fu_132
    );
\j_fu_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(12),
      Q => \j_fu_132_reg_n_7_[12]\,
      R => j_fu_132
    );
\j_fu_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(13),
      Q => \j_fu_132_reg_n_7_[13]\,
      R => j_fu_132
    );
\j_fu_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(14),
      Q => \j_fu_132_reg_n_7_[14]\,
      R => j_fu_132
    );
\j_fu_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(15),
      Q => \j_fu_132_reg_n_7_[15]\,
      R => j_fu_132
    );
\j_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(1),
      Q => \j_fu_132_reg_n_7_[1]\,
      R => j_fu_132
    );
\j_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(2),
      Q => \j_fu_132_reg_n_7_[2]\,
      R => j_fu_132
    );
\j_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(3),
      Q => \j_fu_132_reg_n_7_[3]\,
      R => j_fu_132
    );
\j_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(4),
      Q => \j_fu_132_reg_n_7_[4]\,
      R => j_fu_132
    );
\j_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(5),
      Q => \j_fu_132_reg_n_7_[5]\,
      R => j_fu_132
    );
\j_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(6),
      Q => \j_fu_132_reg_n_7_[6]\,
      R => j_fu_132
    );
\j_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(7),
      Q => \j_fu_132_reg_n_7_[7]\,
      R => j_fu_132
    );
\j_fu_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(8),
      Q => \j_fu_132_reg_n_7_[8]\,
      R => j_fu_132
    );
\j_fu_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_1320_in,
      D => j_4_fu_429_p2(9),
      Q => \j_fu_132_reg_n_7_[9]\,
      R => j_fu_132
    );
\k_buf_1_addr_reg_931[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => icmp_ln709_reg_892,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      I2 => and_ln637_reg_901,
      O => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln709_reg_892,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => k_buf_1_addr_reg_9310
    );
\k_buf_1_addr_reg_931_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(0),
      Q => address0(0),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(10),
      Q => address0(10),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(11),
      Q => address0(11),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(1),
      Q => address0(1),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(2),
      Q => address0(2),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(3),
      Q => address0(3),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(4),
      Q => address0(4),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(5),
      Q => address0(5),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(6),
      Q => address0(6),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(7),
      Q => address0(7),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(8),
      Q => address0(8),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\k_buf_1_addr_reg_931_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(9),
      Q => address0(9),
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \^icmp_ln709_reg_892_reg[0]_0\,
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => \ap_CS_fsm_reg[3]_0\(1),
      I3 => imgInput_data_empty_n,
      I4 => push_0,
      I5 => mOutPtr(0),
      O => \ap_CS_fsm_reg[3]\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_0,
      I1 => \^icmp_ln709_reg_892_reg[0]_0\,
      I2 => \SRL_SIG_reg[1][0]\(0),
      I3 => \ap_CS_fsm_reg[3]_0\(1),
      I4 => imgInput_data_empty_n,
      O => mOutPtr18_out
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^icmp_ln709_reg_892_reg[0]_0\,
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => \ap_CS_fsm_reg[3]_0\(1),
      I3 => imgInput_data_empty_n,
      I4 => push_0,
      O => mOutPtr0
    );
ram_reg_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      I2 => icmp_ln709_reg_892_pp0_iter1_reg,
      I3 => and_ln637_reg_901_pp0_iter1_reg,
      I4 => brmerge31_reg_708,
      O => we0
    );
ram_reg_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(3),
      I1 => and_ln637_reg_901,
      O => address1(3)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(2),
      I1 => and_ln637_reg_901,
      O => address1(2)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => WEA(0)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(1),
      I1 => and_ln637_reg_901,
      O => address1(1)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(0),
      I1 => and_ln637_reg_901,
      O => address1(0)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      I2 => icmp_ln709_reg_892_pp0_iter1_reg,
      O => k_buf_2_load_reg_9430
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln709_reg_892,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      I2 => ap_enable_reg_pp0_iter1,
      O => ce0
    );
ram_reg_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => ce1
    );
ram_reg_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => icmp_ln709_reg_892,
      I1 => and_ln637_reg_901,
      I2 => brmerge31_reg_708,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => \^icmp_ln709_reg_892_reg[0]_0\
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(11),
      I1 => and_ln637_reg_901,
      O => address1(11)
    );
ram_reg_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(10),
      I1 => and_ln637_reg_901,
      O => address1(10)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(9),
      I1 => and_ln637_reg_901,
      O => address1(9)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(8),
      I1 => and_ln637_reg_901,
      O => address1(8)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(7),
      I1 => and_ln637_reg_901,
      O => address1(7)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(6),
      I1 => and_ln637_reg_901,
      O => address1(6)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(5),
      I1 => and_ln637_reg_901,
      O => address1(5)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ImagLocx_reg_896(4),
      I1 => and_ln637_reg_901,
      O => address1(4)
    );
\src_kernel_win_10_reg_948[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln709_reg_892_pp0_iter1_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      I2 => \^tmp_2_reg_919\,
      O => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln709_reg_892_pp0_iter1_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => src_kernel_win_10_reg_9480
    );
\src_kernel_win_10_reg_948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(0),
      Q => src_kernel_win_10_reg_948(0),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(10),
      Q => src_kernel_win_10_reg_948(10),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(11),
      Q => src_kernel_win_10_reg_948(11),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(12),
      Q => src_kernel_win_10_reg_948(12),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(13),
      Q => src_kernel_win_10_reg_948(13),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(14),
      Q => src_kernel_win_10_reg_948(14),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(15),
      Q => src_kernel_win_10_reg_948(15),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(16),
      Q => src_kernel_win_10_reg_948(16),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(17),
      Q => src_kernel_win_10_reg_948(17),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(18),
      Q => src_kernel_win_10_reg_948(18),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(19),
      Q => src_kernel_win_10_reg_948(19),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(1),
      Q => src_kernel_win_10_reg_948(1),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(20),
      Q => src_kernel_win_10_reg_948(20),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(21),
      Q => src_kernel_win_10_reg_948(21),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(22),
      Q => src_kernel_win_10_reg_948(22),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(23),
      Q => src_kernel_win_10_reg_948(23),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(2),
      Q => src_kernel_win_10_reg_948(2),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(3),
      Q => src_kernel_win_10_reg_948(3),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(4),
      Q => src_kernel_win_10_reg_948(4),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(5),
      Q => src_kernel_win_10_reg_948(5),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(6),
      Q => src_kernel_win_10_reg_948(6),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(7),
      Q => src_kernel_win_10_reg_948(7),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(8),
      Q => src_kernel_win_10_reg_948(8),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_10_reg_948_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => \src_kernel_win_10_reg_948_reg[23]_0\(9),
      Q => src_kernel_win_10_reg_948(9),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(0),
      Q => src_kernel_win_11_reg_956(0),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(10),
      Q => src_kernel_win_11_reg_956(10),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(11),
      Q => src_kernel_win_11_reg_956(11),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(12),
      Q => src_kernel_win_11_reg_956(12),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(13),
      Q => src_kernel_win_11_reg_956(13),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(14),
      Q => src_kernel_win_11_reg_956(14),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(15),
      Q => src_kernel_win_11_reg_956(15),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(16),
      Q => src_kernel_win_11_reg_956(16),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(17),
      Q => src_kernel_win_11_reg_956(17),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(18),
      Q => src_kernel_win_11_reg_956(18),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(19),
      Q => src_kernel_win_11_reg_956(19),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(1),
      Q => src_kernel_win_11_reg_956(1),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(20),
      Q => src_kernel_win_11_reg_956(20),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(21),
      Q => src_kernel_win_11_reg_956(21),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(22),
      Q => src_kernel_win_11_reg_956(22),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(23),
      Q => src_kernel_win_11_reg_956(23),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(2),
      Q => src_kernel_win_11_reg_956(2),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(3),
      Q => src_kernel_win_11_reg_956(3),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(4),
      Q => src_kernel_win_11_reg_956(4),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(5),
      Q => src_kernel_win_11_reg_956(5),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(6),
      Q => src_kernel_win_11_reg_956(6),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(7),
      Q => src_kernel_win_11_reg_956(7),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(8),
      Q => src_kernel_win_11_reg_956(8),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_11_reg_956_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_10_reg_9480,
      D => q0(9),
      Q => src_kernel_win_11_reg_956(9),
      R => \src_kernel_win_10_reg_948[23]_i_1_n_7\
    );
\src_kernel_win_1_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[0]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[10]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[11]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[12]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[13]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[14]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[15]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[16]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[17]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[18]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[19]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[1]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[20]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[21]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[22]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[23]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[2]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[3]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[4]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[5]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[6]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[7]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[8]\,
      R => '0'
    );
\src_kernel_win_1_fu_136_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \src_kernel_win_1_fu_136_reg_n_7_[9]\,
      R => '0'
    );
\src_kernel_win_2_fu_140[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF530053FF53FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(0),
      I1 => src_kernel_win_11_reg_956(0),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(0),
      O => \src_kernel_win_2_fu_140[0]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FF530053FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(10),
      I1 => src_kernel_win_11_reg_956(10),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(10),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[10]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FF530053FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(11),
      I1 => src_kernel_win_11_reg_956(11),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(11),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[11]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FF530053FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(12),
      I1 => src_kernel_win_11_reg_956(12),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(12),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[12]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF530053FF53FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(13),
      I1 => src_kernel_win_11_reg_956(13),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(13),
      O => \src_kernel_win_2_fu_140[13]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35FF350035FF35"
    )
        port map (
      I0 => src_kernel_win_11_reg_956(14),
      I1 => src_kernel_win_10_reg_948(14),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(14),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[14]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB000FBBBBFF0F"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(15),
      I2 => src_kernel_win_11_reg_956(15),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I4 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I5 => src_kernel_win_10_reg_948(15),
      O => \src_kernel_win_2_fu_140[15]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF530053FF53FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(16),
      I1 => src_kernel_win_11_reg_956(16),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(16),
      O => \src_kernel_win_2_fu_140[16]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD1DDD1DCC0CFF3F"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(17),
      I1 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I2 => q1(17),
      I3 => tmp_2_reg_919_pp0_iter2_reg,
      I4 => src_kernel_win_11_reg_956(17),
      I5 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      O => \src_kernel_win_2_fu_140[17]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35FF350035FF35"
    )
        port map (
      I0 => src_kernel_win_11_reg_956(18),
      I1 => src_kernel_win_10_reg_948(18),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(18),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[18]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF530053FF53FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(19),
      I1 => src_kernel_win_11_reg_956(19),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(19),
      O => \src_kernel_win_2_fu_140[19]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FF530053FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(1),
      I1 => src_kernel_win_11_reg_956(1),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(1),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[1]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35FF350035FF35"
    )
        port map (
      I0 => src_kernel_win_11_reg_956(20),
      I1 => src_kernel_win_10_reg_948(20),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(20),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[20]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FF530053FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(21),
      I1 => src_kernel_win_11_reg_956(21),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(21),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[21]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35FF350035FF35"
    )
        port map (
      I0 => src_kernel_win_11_reg_956(22),
      I1 => src_kernel_win_10_reg_948(22),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(22),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[22]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF350035FF35FF35"
    )
        port map (
      I0 => src_kernel_win_11_reg_956(23),
      I1 => src_kernel_win_10_reg_948(23),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(23),
      O => \src_kernel_win_2_fu_140[23]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF350035FF35FF35"
    )
        port map (
      I0 => src_kernel_win_11_reg_956(2),
      I1 => src_kernel_win_10_reg_948(2),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => tmp_2_reg_919_pp0_iter2_reg,
      I5 => q1(2),
      O => \src_kernel_win_2_fu_140[2]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FF530053FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(3),
      I1 => src_kernel_win_11_reg_956(3),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(3),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[3]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35FF350035FF35"
    )
        port map (
      I0 => src_kernel_win_11_reg_956(4),
      I1 => src_kernel_win_10_reg_948(4),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(4),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[4]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB0F00BBBB0FFF"
    )
        port map (
      I0 => tmp_2_reg_919_pp0_iter2_reg,
      I1 => q1(5),
      I2 => src_kernel_win_10_reg_948(5),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I4 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I5 => src_kernel_win_11_reg_956(5),
      O => \src_kernel_win_2_fu_140[5]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53FF530053FF53"
    )
        port map (
      I0 => src_kernel_win_10_reg_948(6),
      I1 => src_kernel_win_11_reg_956(6),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(6),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[6]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD000FDDDDFF0F"
    )
        port map (
      I0 => q1(7),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => src_kernel_win_11_reg_956(7),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I4 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I5 => src_kernel_win_10_reg_948(7),
      O => \src_kernel_win_2_fu_140[7]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD000FDDDDFF0F"
    )
        port map (
      I0 => q1(8),
      I1 => tmp_2_reg_919_pp0_iter2_reg,
      I2 => src_kernel_win_11_reg_956(8),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I4 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I5 => src_kernel_win_10_reg_948(8),
      O => \src_kernel_win_2_fu_140[8]_i_2_n_7\
    );
\src_kernel_win_2_fu_140[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35FF350035FF35"
    )
        port map (
      I0 => src_kernel_win_11_reg_956(9),
      I1 => src_kernel_win_10_reg_948(9),
      I2 => \src_kernel_win_2_fu_140_reg[23]_1\(0),
      I3 => \src_kernel_win_2_fu_140_reg[23]_1\(1),
      I4 => q1(9),
      I5 => tmp_2_reg_919_pp0_iter2_reg,
      O => \src_kernel_win_2_fu_140[9]_i_2_n_7\
    );
\src_kernel_win_2_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => src_kernel_win_2_fu_140(0),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => src_kernel_win_2_fu_140(10),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => src_kernel_win_2_fu_140(11),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => src_kernel_win_2_fu_140(12),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => src_kernel_win_2_fu_140(13),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => src_kernel_win_2_fu_140(14),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => src_kernel_win_2_fu_140(15),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => src_kernel_win_2_fu_140(16),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => src_kernel_win_2_fu_140(17),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => src_kernel_win_2_fu_140(18),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => src_kernel_win_2_fu_140(19),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => src_kernel_win_2_fu_140(1),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => src_kernel_win_2_fu_140(20),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => src_kernel_win_2_fu_140(21),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => src_kernel_win_2_fu_140(22),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => src_kernel_win_2_fu_140(23),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => src_kernel_win_2_fu_140(2),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => src_kernel_win_2_fu_140(3),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => src_kernel_win_2_fu_140(4),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => src_kernel_win_2_fu_140(5),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => src_kernel_win_2_fu_140(6),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => src_kernel_win_2_fu_140(7),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => src_kernel_win_2_fu_140(8),
      R => '0'
    );
\src_kernel_win_2_fu_140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => src_kernel_win_2_fu_140(9),
      R => '0'
    );
\src_kernel_win_4_fu_116[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \ap_CS_fsm_reg[3]_0\(1),
      I2 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => E(0)
    );
\src_kernel_win_4_fu_144[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => brmerge31_reg_708,
      I1 => icmp_ln709_reg_892_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      O => \src_kernel_win_4_fu_144[23]_i_4_n_7\
    );
\src_kernel_win_4_fu_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[0]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[10]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[11]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[12]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[13]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[14]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[15]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[16]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[17]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[18]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[19]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[1]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[20]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[21]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[22]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[23]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[2]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[3]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[4]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[5]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[6]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[7]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[8]\,
      R => '0'
    );
\src_kernel_win_4_fu_144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_1_fu_136,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => \src_kernel_win_4_fu_144_reg_n_7_[9]\,
      R => '0'
    );
\src_kernel_win_5_fu_120[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln709_reg_892_pp0_iter9_reg,
      I1 => \ap_CS_fsm_reg[3]_0\(1),
      I2 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => \icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0_0\(0)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(0),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(0)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(10),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(10)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(11),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(11)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[12]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(12),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(12)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[13]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(13),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(13)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[14]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(14),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(14)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[15]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(15),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(15)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[16]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(16),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(16)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[17]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(17),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(17)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[18]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(18),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(18)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[19]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(19),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(19)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(1),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(1)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[20]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(20),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(20)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[21]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(21),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(21)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[22]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(22),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(22)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[23]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(23),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(23)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(2),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(2)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(3),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(3)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(4),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(4)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(5),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(5)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(6),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(6)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(7),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(7)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(8),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(8)
    );
\src_kernel_win_6_reg_964_pp0_iter9_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_6_reg_964_reg[23]_1\(9),
      Q => \src_kernel_win_6_reg_964_reg[23]_0\(9)
    );
\src_kernel_win_6_reg_964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[0]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(0),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[10]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(10),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[11]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(11),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[12]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(12),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[13]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(13),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[14]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(14),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[15]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(15),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[16]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(16),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[17]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(17),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[18]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(18),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[19]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(19),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[1]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(1),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[20]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(20),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[21]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(21),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[22]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(22),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[23]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(23),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[2]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(2),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[3]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(3),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[4]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(4),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[5]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(5),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[6]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(6),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[7]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(7),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[8]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(8),
      R => '0'
    );
\src_kernel_win_6_reg_964_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_1_fu_136_reg_n_7_[9]\,
      Q => \^src_kernel_win_6_reg_964_reg[23]_1\(9),
      R => '0'
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_14,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(0)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[10]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_21,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(10)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[11]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_20,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(11)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[12]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_19,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(12)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[13]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_18,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(13)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[14]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_17,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(14)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[15]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_16,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(15)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[16]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_31,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(16)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[17]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_30,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(17)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[18]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_29,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(18)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[19]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_28,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(19)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_13,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(1)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[20]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_27,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(20)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[21]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_26,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(21)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[22]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_25,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(22)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[23]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_24,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(23)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_12,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(2)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_11,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(3)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_10,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(4)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_9,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(5)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[6]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_8,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(6)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[7]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_7,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(7)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[8]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_23,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(8)
    );
\src_kernel_win_7_reg_971_pp0_iter9_reg_reg[9]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_22,
      Q => \p_kernel_pixel_1_1_val_int_reg_reg[23]\(9)
    );
\src_kernel_win_7_reg_971_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(0),
      Q => \^q\(0),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(10),
      Q => \^q\(10),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(11),
      Q => \^q\(11),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(12),
      Q => \^q\(12),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(13),
      Q => \^q\(13),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(14),
      Q => \^q\(14),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(15),
      Q => \^q\(15),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(16),
      Q => \^q\(16),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(17),
      Q => \^q\(17),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(18),
      Q => \^q\(18),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(19),
      Q => \^q\(19),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(1),
      Q => \^q\(1),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(20),
      Q => \^q\(20),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(21),
      Q => \^q\(21),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(22),
      Q => \^q\(22),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(23),
      Q => \^q\(23),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(2),
      Q => \^q\(2),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(3),
      Q => \^q\(3),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(4),
      Q => \^q\(4),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(5),
      Q => \^q\(5),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(6),
      Q => \^q\(6),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(7),
      Q => \^q\(7),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(8),
      Q => \^q\(8),
      R => '0'
    );
\src_kernel_win_7_reg_971_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => src_kernel_win_2_fu_140(9),
      Q => \^q\(9),
      R => '0'
    );
\src_kernel_win_8_reg_978[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => flow_control_loop_pipe_sequential_init_U_n_35,
      O => src_kernel_win_6_reg_9640
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(0),
      Q => D(0)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(10),
      Q => D(10)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(11),
      Q => D(11)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[12]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(12),
      Q => D(12)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[13]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(13),
      Q => D(13)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[14]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(14),
      Q => D(14)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[15]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(15),
      Q => D(15)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[16]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(16),
      Q => D(16)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[17]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(17),
      Q => D(17)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[18]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(18),
      Q => D(18)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[19]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(19),
      Q => D(19)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(1),
      Q => D(1)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[20]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(20),
      Q => D(20)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[21]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(21),
      Q => D(21)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[22]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(22),
      Q => D(22)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[23]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(23),
      Q => D(23)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(2),
      Q => D(2)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(3),
      Q => D(3)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(4),
      Q => D(4)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(5),
      Q => D(5)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(6),
      Q => D(6)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(7),
      Q => D(7)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(8),
      Q => D(8)
    );
\src_kernel_win_8_reg_978_pp0_iter9_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \^src_kernel_win_8_reg_978_reg[23]_0\(9),
      Q => D(9)
    );
\src_kernel_win_8_reg_978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[0]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(0),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[10]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(10),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[11]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(11),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[12]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(12),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[13]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(13),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[14]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(14),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[15]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(15),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[16]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(16),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[17]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(17),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[18]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(18),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[19]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(19),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[1]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(1),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[20]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(20),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[21]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(21),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[22]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(22),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[23]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(23),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[2]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(2),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[3]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(3),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[4]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(4),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[5]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(5),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[6]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(6),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[7]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(7),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[8]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(8),
      R => '0'
    );
\src_kernel_win_8_reg_978_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_6_reg_9640,
      D => \src_kernel_win_4_fu_144_reg_n_7_[9]\,
      Q => \^src_kernel_win_8_reg_978_reg[23]_0\(9),
      R => '0'
    );
\tmp_2_reg_919_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^tmp_2_reg_919\,
      Q => tmp_2_reg_919_pp0_iter2_reg,
      R => '0'
    );
\tmp_2_reg_919_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => k_buf_1_addr_reg_9310,
      D => ImagLocx_reg_896(15),
      Q => \^tmp_2_reg_919\,
      S => \k_buf_1_addr_reg_931[11]_i_1_n_7\
    );
\tmp_3_reg_906_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_3_reg_906,
      Q => tmp_3_reg_906_pp0_iter1_reg,
      R => '0'
    );
\tmp_3_reg_906_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_3_reg_906_pp0_iter1_reg,
      Q => tmp_3_reg_906_pp0_iter2_reg,
      R => '0'
    );
\tmp_3_reg_906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_9060,
      D => tmp_1_fu_445_p3,
      Q => tmp_3_reg_906,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is
  port (
    tmp_2_reg_919 : out STD_LOGIC;
    \icmp_ln709_reg_892_reg[0]\ : out STD_LOGIC;
    ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    we0 : out STD_LOGIC;
    k_buf_2_load_reg_9430 : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_21_reg_1535_reg[19]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    imgOutput_data_full_n : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n : in STD_LOGIC;
    \zext_ln695_reg_605_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \src_kernel_win_10_reg_948_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \shift_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    temp_reg_1297_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    temp_3_reg_1302_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_filter_1_1_val_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    temp_7_reg_1331_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_filter_1_2_val_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_kernel_filter_2_2_val_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s is
  signal add_ln707_reg_629 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \add_ln707_reg_629[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal brmerge31_fu_428_p2 : STD_LOGIC;
  signal brmerge31_reg_708 : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_10_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_11_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_12_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_13_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_14_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_15_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_16_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_17_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_18_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_19_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_20_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_21_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_22_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_4_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_5_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_7_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_8_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708[0]_i_9_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \brmerge31_reg_708_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \brmerge31_reg_708_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \brmerge31_reg_708_reg[0]_i_6_n_10\ : STD_LOGIC;
  signal \brmerge31_reg_708_reg[0]_i_6_n_7\ : STD_LOGIC;
  signal \brmerge31_reg_708_reg[0]_i_6_n_8\ : STD_LOGIC;
  signal \brmerge31_reg_708_reg[0]_i_6_n_9\ : STD_LOGIC;
  signal cmp1_i18_fu_355_p2 : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_i_7_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_i_8_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_n_10\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_n_7\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_n_8\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__0_n_9\ : STD_LOGIC;
  signal \cmp1_i18_fu_355_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_i_1_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_i_2_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_i_3_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_i_4_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_i_5_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_i_6_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_i_7_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_i_8_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_n_10 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_n_7 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_n_8 : STD_LOGIC;
  signal cmp1_i18_fu_355_p2_carry_n_9 : STD_LOGIC;
  signal cmp1_i18_reg_676 : STD_LOGIC;
  signal cmp220_1_fu_377_p2 : STD_LOGIC;
  signal cmp220_1_reg_692 : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_10_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_11_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_12_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_13_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_14_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_15_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_16_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_17_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_18_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_19_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_20_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_3_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_5_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_6_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_7_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_8_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692[0]_i_9_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cmp220_1_reg_692_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp220_1_reg_692_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \cmp220_1_reg_692_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \cmp220_1_reg_692_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \cmp220_1_reg_692_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \cmp220_1_reg_692_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal cmp245_fu_319_p2 : STD_LOGIC;
  signal cmp245_reg_659 : STD_LOGIC;
  signal \cmp245_reg_659[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp245_reg_659[0]_i_3_n_7\ : STD_LOGIC;
  signal \cmp245_reg_659[0]_i_4_n_7\ : STD_LOGIC;
  signal cmp98_fu_313_p2 : STD_LOGIC;
  signal \cmp98_fu_313_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \cmp98_fu_313_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \cmp98_fu_313_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \cmp98_fu_313_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \cmp98_fu_313_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \cmp98_fu_313_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \cmp98_fu_313_p2_carry__0_n_10\ : STD_LOGIC;
  signal \cmp98_fu_313_p2_carry__0_n_9\ : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_1_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_2_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_3_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_4_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_5_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_6_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_7_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_8_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_i_9_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_n_10 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_n_7 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_n_8 : STD_LOGIC;
  signal cmp98_fu_313_p2_carry_n_9 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2 : STD_LOGIC;
  signal \cmp_i17_1_fu_366_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \cmp_i17_1_fu_366_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \cmp_i17_1_fu_366_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \cmp_i17_1_fu_366_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \cmp_i17_1_fu_366_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \cmp_i17_1_fu_366_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \cmp_i17_1_fu_366_p2_carry__0_n_10\ : STD_LOGIC;
  signal \cmp_i17_1_fu_366_p2_carry__0_n_9\ : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_1_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_2_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_3_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_4_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_5_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_6_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_7_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_8_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_i_9_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_n_10 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_n_7 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_n_8 : STD_LOGIC;
  signal cmp_i17_1_fu_366_p2_carry_n_9 : STD_LOGIC;
  signal cmp_i17_1_reg_682 : STD_LOGIC;
  signal empty_34_reg_652 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal empty_35_fu_388_p2 : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_10_n_10\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_10_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_10_n_8\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_10_n_9\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_11_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_12_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_13_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_14_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_15_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_16_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_17_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_18_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_7_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_8_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_9_n_10\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_9_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_9_n_8\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_i_9_n_9\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_n_10\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_n_7\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_n_8\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__0_n_9\ : STD_LOGIC;
  signal \empty_35_fu_388_p2_carry__1_i_1_n_10\ : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_10_n_10 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_10_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_10_n_8 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_10_n_9 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_11_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_12_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_13_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_14_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_15_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_16_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_17_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_1_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_2_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_3_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_4_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_5_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_6_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_7_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_8_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_9_n_10 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_9_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_9_n_8 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_i_9_n_9 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_n_10 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_n_7 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_n_8 : STD_LOGIC;
  signal empty_35_fu_388_p2_carry_n_9 : STD_LOGIC;
  signal empty_35_reg_697 : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg : STD_LOGIC;
  signal grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_n_171 : STD_LOGIC;
  signal grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal heightloop_fu_239_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \heightloop_fu_239_p2_carry__0_n_10\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__0_n_7\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__0_n_8\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__0_n_9\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__1_n_10\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__1_n_7\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__1_n_8\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__1_n_9\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__2_n_10\ : STD_LOGIC;
  signal \heightloop_fu_239_p2_carry__2_n_9\ : STD_LOGIC;
  signal heightloop_fu_239_p2_carry_i_1_n_7 : STD_LOGIC;
  signal heightloop_fu_239_p2_carry_n_10 : STD_LOGIC;
  signal heightloop_fu_239_p2_carry_n_7 : STD_LOGIC;
  signal heightloop_fu_239_p2_carry_n_8 : STD_LOGIC;
  signal heightloop_fu_239_p2_carry_n_9 : STD_LOGIC;
  signal heightloop_reg_613 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \i_fu_96[0]_i_3_n_7\ : STD_LOGIC;
  signal i_fu_96_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_fu_96_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_96_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_96_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_96_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \i_fu_96_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \i_fu_96_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_fu_96_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \i_fu_96_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_96_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_96_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_96_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_96_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_96_reg[12]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_96_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_96_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_96_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_96_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_96_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_96_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_96_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_96_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_96_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_96_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_96_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_96_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_96_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_96_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i_fu_96_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \i_fu_96_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_96_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_96_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_96_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal icmp_fu_411_p2 : STD_LOGIC;
  signal \icmp_fu_411_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \icmp_fu_411_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \icmp_fu_411_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \icmp_fu_411_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \icmp_fu_411_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \icmp_fu_411_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_fu_411_p2_carry__0_n_9\ : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_1_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_2_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_3_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_4_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_5_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_6_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_7_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_8_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_i_9_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_n_10 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_n_7 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_n_8 : STD_LOGIC;
  signal icmp_fu_411_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2 : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_i_7_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_i_8_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_n_10\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_n_8\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__0_n_9\ : STD_LOGIC;
  signal \icmp_ln707_fu_283_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_i_1_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_i_2_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_i_3_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_i_4_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_i_5_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_i_6_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_i_7_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_i_8_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln707_fu_283_p2_carry_n_9 : STD_LOGIC;
  signal locy_1_fu_486_p22_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal locy_1_reg_723 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \locy_1_reg_723[0]_i_1_n_7\ : STD_LOGIC;
  signal locy_2_fu_504_p21_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal locy_2_reg_728 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \locy_2_reg_728[0]_i_1_n_7\ : STD_LOGIC;
  signal locy_fu_457_p20_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal locy_reg_718 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \locy_reg_718[0]_i_1_n_7\ : STD_LOGIC;
  signal notrhs_fu_417_p2 : STD_LOGIC;
  signal ref_reg_669 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ref_reg_669[0]_i_1_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_10_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_11_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_12_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_13_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_14_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_15_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_16_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_17_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_18_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_19_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_1_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_20_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_21_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_22_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_4_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_5_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_7_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_8_n_7\ : STD_LOGIC;
  signal \ref_reg_669[1]_i_9_n_7\ : STD_LOGIC;
  signal \ref_reg_669_reg[1]_i_3_n_10\ : STD_LOGIC;
  signal \ref_reg_669_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \ref_reg_669_reg[1]_i_3_n_8\ : STD_LOGIC;
  signal \ref_reg_669_reg[1]_i_3_n_9\ : STD_LOGIC;
  signal \ref_reg_669_reg[1]_i_6_n_10\ : STD_LOGIC;
  signal \ref_reg_669_reg[1]_i_6_n_7\ : STD_LOGIC;
  signal \ref_reg_669_reg[1]_i_6_n_8\ : STD_LOGIC;
  signal \ref_reg_669_reg[1]_i_6_n_9\ : STD_LOGIC;
  signal rev_fu_439_p2 : STD_LOGIC;
  signal rev_reg_713 : STD_LOGIC;
  signal slt41_fu_372_p2 : STD_LOGIC;
  signal slt41_reg_687 : STD_LOGIC;
  signal \slt41_reg_687[0]_i_10_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_11_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_12_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_13_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_14_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_15_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_16_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_17_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_18_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_19_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_20_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_3_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_5_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_6_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_7_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_8_n_7\ : STD_LOGIC;
  signal \slt41_reg_687[0]_i_9_n_7\ : STD_LOGIC;
  signal \slt41_reg_687_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \slt41_reg_687_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \slt41_reg_687_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \slt41_reg_687_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \slt41_reg_687_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \slt41_reg_687_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \slt41_reg_687_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \slt41_reg_687_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal slt_fu_337_p2 : STD_LOGIC;
  signal src_kernel_win_1_fu_104 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_2_fu_108 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_2_fu_1080 : STD_LOGIC;
  signal src_kernel_win_3_fu_112 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_3_load_reg_642 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_4_fu_116 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_5_fu_120 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_5_load_reg_647 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_6_reg_964 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_7_reg_971 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_8_reg_978 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_fu_100 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_kernel_win_fu_1000 : STD_LOGIC;
  signal src_kernel_win_load_reg_637 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sub103_fu_259_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \sub103_fu_259_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__0_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__0_n_8\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__0_n_9\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__1_i_3_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__1_i_4_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__1_n_10\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__1_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__1_n_8\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__1_n_9\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__2_i_1_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__2_i_2_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__2_i_3_n_7\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__2_n_10\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__2_n_8\ : STD_LOGIC;
  signal \sub103_fu_259_p2_carry__2_n_9\ : STD_LOGIC;
  signal sub103_fu_259_p2_carry_i_1_n_7 : STD_LOGIC;
  signal sub103_fu_259_p2_carry_i_2_n_7 : STD_LOGIC;
  signal sub103_fu_259_p2_carry_i_3_n_7 : STD_LOGIC;
  signal sub103_fu_259_p2_carry_i_4_n_7 : STD_LOGIC;
  signal sub103_fu_259_p2_carry_n_10 : STD_LOGIC;
  signal sub103_fu_259_p2_carry_n_7 : STD_LOGIC;
  signal sub103_fu_259_p2_carry_n_8 : STD_LOGIC;
  signal sub103_fu_259_p2_carry_n_9 : STD_LOGIC;
  signal sub103_reg_623 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal tmp_5_reg_703 : STD_LOGIC;
  signal tmp_6_fu_401_p4 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \tmp_6_fu_401_p4__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tmp_reg_664 : STD_LOGIC;
  signal \tmp_reg_664[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_664[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_reg_664[0]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_reg_664_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_reg_664_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal widthloop_fu_249_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \widthloop_fu_249_p2_carry__0_n_10\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__0_n_7\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__0_n_8\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__0_n_9\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__1_n_10\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__1_n_7\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__1_n_8\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__1_n_9\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__2_n_10\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__2_n_7\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__2_n_8\ : STD_LOGIC;
  signal \widthloop_fu_249_p2_carry__2_n_9\ : STD_LOGIC;
  signal widthloop_fu_249_p2_carry_i_1_n_7 : STD_LOGIC;
  signal widthloop_fu_249_p2_carry_n_10 : STD_LOGIC;
  signal widthloop_fu_249_p2_carry_n_7 : STD_LOGIC;
  signal widthloop_fu_249_p2_carry_n_8 : STD_LOGIC;
  signal widthloop_fu_249_p2_carry_n_9 : STD_LOGIC;
  signal widthloop_reg_618 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal y_1_fu_360_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \y_1_fu_360_p2_carry__0_i_1_n_10\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_1_n_8\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_1_n_9\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_2_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_3_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_4_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_5_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_6_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_7_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_8_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_i_9_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_n_10\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_n_8\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__0_n_9\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_1_n_10\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_1_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_1_n_8\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_1_n_9\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_3_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_4_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_5_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_6_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_7_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_8_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_i_9_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_n_10\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_n_8\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__1_n_9\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__2_i_1_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__2_i_2_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__2_i_3_n_7\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__2_n_10\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__2_n_8\ : STD_LOGIC;
  signal \y_1_fu_360_p2_carry__2_n_9\ : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_1_n_10 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_1_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_1_n_8 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_1_n_9 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_2_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_3_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_4_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_5_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_6_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_7_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_i_8_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_n_10 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_n_7 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_n_8 : STD_LOGIC;
  signal y_1_fu_360_p2_carry_n_9 : STD_LOGIC;
  signal y_2_fu_382_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln695_reg_605 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_brmerge31_reg_708_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_brmerge31_reg_708_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_brmerge31_reg_708_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_brmerge31_reg_708_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp1_i18_fu_355_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp1_i18_fu_355_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp1_i18_fu_355_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmp1_i18_fu_355_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp220_1_reg_692_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmp220_1_reg_692_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp220_1_reg_692_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp220_1_reg_692_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp98_fu_313_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp98_fu_313_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp98_fu_313_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp_i17_1_fu_366_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp_i17_1_fu_366_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp_i17_1_fu_366_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_empty_35_fu_388_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_empty_35_fu_388_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_empty_35_fu_388_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_empty_35_fu_388_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_empty_35_fu_388_p2_carry__1_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_empty_35_fu_388_p2_carry__1_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heightloop_fu_239_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_heightloop_fu_239_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_fu_96_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_fu_411_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_fu_411_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_fu_411_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln707_fu_283_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln707_fu_283_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln707_fu_283_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln707_fu_283_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ref_reg_669_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ref_reg_669_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ref_reg_669_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ref_reg_669_reg[1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt41_reg_687_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_slt41_reg_687_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt41_reg_687_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt41_reg_687_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub103_fu_259_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_reg_664_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg_664_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_widthloop_reg_618_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_widthloop_reg_618_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_1_fu_360_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_fu_360_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_fu_360_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_fu_360_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_fu_360_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln707_reg_629[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair176";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \brmerge31_reg_708_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \brmerge31_reg_708_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \brmerge31_reg_708_reg[0]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of cmp1_i18_fu_355_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp1_i18_fu_355_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp1_i18_fu_355_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp220_1_reg_692_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp220_1_reg_692_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp220_1_reg_692_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of cmp98_fu_313_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp98_fu_313_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of cmp_i17_1_fu_366_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp_i17_1_fu_366_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of empty_35_fu_388_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \empty_35_fu_388_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \empty_35_fu_388_p2_carry__1\ : label is 11;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \heightloop_reg_613[0]_i_1\ : label is "soft_lutpair178";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_96_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_96_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_96_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_96_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_fu_411_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_fu_411_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln707_fu_283_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln707_fu_283_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln707_fu_283_p2_carry__1\ : label is 11;
  attribute SOFT_HLUTNM of \locy_2_reg_728[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \locy_2_reg_728[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \locy_reg_718[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair174";
  attribute COMPARATOR_THRESHOLD of \ref_reg_669_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ref_reg_669_reg[1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ref_reg_669_reg[1]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \rev_reg_713[0]_i_1\ : label is "soft_lutpair177";
  attribute COMPARATOR_THRESHOLD of \slt41_reg_687_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt41_reg_687_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt41_reg_687_reg[0]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \tmp_reg_664_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_1_fu_360_p2_carry__0_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_1_fu_360_p2_carry__1_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of y_1_fu_360_p2_carry_i_1 : label is 35;
begin
  empty_n_reg <= \^empty_n_reg\;
\add_ln707_reg_629[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(0),
      I1 => \zext_ln695_reg_605_reg[15]_0\(1),
      O => \add_ln707_reg_629[1]_i_1_n_7\
    );
\add_ln707_reg_629_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \add_ln707_reg_629[1]_i_1_n_7\,
      Q => add_ln707_reg_629(1),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
      I2 => ap_CS_fsm_state2,
      I3 => icmp_ln707_fu_283_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_7\,
      I1 => \SRL_SIG_reg[1][0]\(2),
      I2 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      I3 => \SRL_SIG_reg[1][0]\(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => icmp_ln707_fu_283_p2,
      I1 => ap_CS_fsm_state2,
      I2 => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      O => \ap_CS_fsm[0]_i_2_n_7\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln707_fu_283_p2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(1),
      I1 => icmp_ln707_fu_283_p2,
      I2 => ap_CS_fsm_state2,
      I3 => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
      I4 => ap_CS_fsm_state1,
      I5 => \SRL_SIG_reg[1][0]\(2),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\brmerge31_reg_708[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => cmp98_fu_313_p2,
      I1 => notrhs_fu_417_p2,
      I2 => icmp_fu_411_p2,
      O => brmerge31_fu_428_p2
    );
\brmerge31_reg_708[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(8),
      I1 => \tmp_6_fu_401_p4__0\(7),
      I2 => sub103_reg_623(9),
      I3 => \tmp_6_fu_401_p4__0\(8),
      O => \brmerge31_reg_708[0]_i_10_n_7\
    );
\brmerge31_reg_708[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      I1 => sub103_reg_623(15),
      I2 => \tmp_6_fu_401_p4__0\(13),
      I3 => sub103_reg_623(14),
      O => \brmerge31_reg_708[0]_i_11_n_7\
    );
\brmerge31_reg_708[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(12),
      I1 => sub103_reg_623(13),
      I2 => \tmp_6_fu_401_p4__0\(11),
      I3 => sub103_reg_623(12),
      O => \brmerge31_reg_708[0]_i_12_n_7\
    );
\brmerge31_reg_708[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(10),
      I1 => sub103_reg_623(11),
      I2 => \tmp_6_fu_401_p4__0\(9),
      I3 => sub103_reg_623(10),
      O => \brmerge31_reg_708[0]_i_13_n_7\
    );
\brmerge31_reg_708[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(8),
      I1 => sub103_reg_623(9),
      I2 => \tmp_6_fu_401_p4__0\(7),
      I3 => sub103_reg_623(8),
      O => \brmerge31_reg_708[0]_i_14_n_7\
    );
\brmerge31_reg_708[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(6),
      I1 => \tmp_6_fu_401_p4__0\(5),
      I2 => sub103_reg_623(7),
      I3 => \tmp_6_fu_401_p4__0\(6),
      O => \brmerge31_reg_708[0]_i_15_n_7\
    );
\brmerge31_reg_708[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(4),
      I1 => \tmp_6_fu_401_p4__0\(3),
      I2 => sub103_reg_623(5),
      I3 => \tmp_6_fu_401_p4__0\(4),
      O => \brmerge31_reg_708[0]_i_16_n_7\
    );
\brmerge31_reg_708[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(2),
      I1 => \tmp_6_fu_401_p4__0\(1),
      I2 => sub103_reg_623(3),
      I3 => \tmp_6_fu_401_p4__0\(2),
      O => \brmerge31_reg_708[0]_i_17_n_7\
    );
\brmerge31_reg_708[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(0),
      I1 => sub103_reg_623(1),
      I2 => heightloop_reg_613(0),
      I3 => i_fu_96_reg(0),
      O => \brmerge31_reg_708[0]_i_18_n_7\
    );
\brmerge31_reg_708[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(6),
      I1 => sub103_reg_623(7),
      I2 => \tmp_6_fu_401_p4__0\(5),
      I3 => sub103_reg_623(6),
      O => \brmerge31_reg_708[0]_i_19_n_7\
    );
\brmerge31_reg_708[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(4),
      I1 => sub103_reg_623(5),
      I2 => \tmp_6_fu_401_p4__0\(3),
      I3 => sub103_reg_623(4),
      O => \brmerge31_reg_708[0]_i_20_n_7\
    );
\brmerge31_reg_708[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(2),
      I1 => sub103_reg_623(3),
      I2 => \tmp_6_fu_401_p4__0\(1),
      I3 => sub103_reg_623(2),
      O => \brmerge31_reg_708[0]_i_21_n_7\
    );
\brmerge31_reg_708[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => heightloop_reg_613(0),
      I1 => i_fu_96_reg(0),
      I2 => sub103_reg_623(1),
      I3 => \tmp_6_fu_401_p4__0\(0),
      O => \brmerge31_reg_708[0]_i_22_n_7\
    );
\brmerge31_reg_708[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      I1 => sub103_reg_623(16),
      O => \brmerge31_reg_708[0]_i_4_n_7\
    );
\brmerge31_reg_708[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub103_reg_623(16),
      I1 => tmp_6_fu_401_p4(14),
      O => \brmerge31_reg_708[0]_i_5_n_7\
    );
\brmerge31_reg_708[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(14),
      I1 => \tmp_6_fu_401_p4__0\(13),
      I2 => sub103_reg_623(15),
      I3 => tmp_6_fu_401_p4(14),
      O => \brmerge31_reg_708[0]_i_7_n_7\
    );
\brmerge31_reg_708[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(12),
      I1 => \tmp_6_fu_401_p4__0\(11),
      I2 => sub103_reg_623(13),
      I3 => \tmp_6_fu_401_p4__0\(12),
      O => \brmerge31_reg_708[0]_i_8_n_7\
    );
\brmerge31_reg_708[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(10),
      I1 => \tmp_6_fu_401_p4__0\(9),
      I2 => sub103_reg_623(11),
      I3 => \tmp_6_fu_401_p4__0\(10),
      O => \brmerge31_reg_708[0]_i_9_n_7\
    );
\brmerge31_reg_708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => brmerge31_fu_428_p2,
      Q => brmerge31_reg_708,
      R => '0'
    );
\brmerge31_reg_708_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \brmerge31_reg_708_reg[0]_i_3_n_7\,
      CO(3 downto 1) => \NLW_brmerge31_reg_708_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notrhs_fu_417_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \brmerge31_reg_708[0]_i_4_n_7\,
      O(3 downto 0) => \NLW_brmerge31_reg_708_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \brmerge31_reg_708[0]_i_5_n_7\
    );
\brmerge31_reg_708_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \brmerge31_reg_708_reg[0]_i_6_n_7\,
      CO(3) => \brmerge31_reg_708_reg[0]_i_3_n_7\,
      CO(2) => \brmerge31_reg_708_reg[0]_i_3_n_8\,
      CO(1) => \brmerge31_reg_708_reg[0]_i_3_n_9\,
      CO(0) => \brmerge31_reg_708_reg[0]_i_3_n_10\,
      CYINIT => '0',
      DI(3) => \brmerge31_reg_708[0]_i_7_n_7\,
      DI(2) => \brmerge31_reg_708[0]_i_8_n_7\,
      DI(1) => \brmerge31_reg_708[0]_i_9_n_7\,
      DI(0) => \brmerge31_reg_708[0]_i_10_n_7\,
      O(3 downto 0) => \NLW_brmerge31_reg_708_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \brmerge31_reg_708[0]_i_11_n_7\,
      S(2) => \brmerge31_reg_708[0]_i_12_n_7\,
      S(1) => \brmerge31_reg_708[0]_i_13_n_7\,
      S(0) => \brmerge31_reg_708[0]_i_14_n_7\
    );
\brmerge31_reg_708_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \brmerge31_reg_708_reg[0]_i_6_n_7\,
      CO(2) => \brmerge31_reg_708_reg[0]_i_6_n_8\,
      CO(1) => \brmerge31_reg_708_reg[0]_i_6_n_9\,
      CO(0) => \brmerge31_reg_708_reg[0]_i_6_n_10\,
      CYINIT => '0',
      DI(3) => \brmerge31_reg_708[0]_i_15_n_7\,
      DI(2) => \brmerge31_reg_708[0]_i_16_n_7\,
      DI(1) => \brmerge31_reg_708[0]_i_17_n_7\,
      DI(0) => \brmerge31_reg_708[0]_i_18_n_7\,
      O(3 downto 0) => \NLW_brmerge31_reg_708_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \brmerge31_reg_708[0]_i_19_n_7\,
      S(2) => \brmerge31_reg_708[0]_i_20_n_7\,
      S(1) => \brmerge31_reg_708[0]_i_21_n_7\,
      S(0) => \brmerge31_reg_708[0]_i_22_n_7\
    );
cmp1_i18_fu_355_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp1_i18_fu_355_p2_carry_n_7,
      CO(2) => cmp1_i18_fu_355_p2_carry_n_8,
      CO(1) => cmp1_i18_fu_355_p2_carry_n_9,
      CO(0) => cmp1_i18_fu_355_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => cmp1_i18_fu_355_p2_carry_i_1_n_7,
      DI(2) => cmp1_i18_fu_355_p2_carry_i_2_n_7,
      DI(1) => cmp1_i18_fu_355_p2_carry_i_3_n_7,
      DI(0) => cmp1_i18_fu_355_p2_carry_i_4_n_7,
      O(3 downto 0) => NLW_cmp1_i18_fu_355_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp1_i18_fu_355_p2_carry_i_5_n_7,
      S(2) => cmp1_i18_fu_355_p2_carry_i_6_n_7,
      S(1) => cmp1_i18_fu_355_p2_carry_i_7_n_7,
      S(0) => cmp1_i18_fu_355_p2_carry_i_8_n_7
    );
\cmp1_i18_fu_355_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cmp1_i18_fu_355_p2_carry_n_7,
      CO(3) => \cmp1_i18_fu_355_p2_carry__0_n_7\,
      CO(2) => \cmp1_i18_fu_355_p2_carry__0_n_8\,
      CO(1) => \cmp1_i18_fu_355_p2_carry__0_n_9\,
      CO(0) => \cmp1_i18_fu_355_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => \cmp1_i18_fu_355_p2_carry__0_i_1_n_7\,
      DI(2) => \cmp1_i18_fu_355_p2_carry__0_i_2_n_7\,
      DI(1) => \cmp1_i18_fu_355_p2_carry__0_i_3_n_7\,
      DI(0) => \cmp1_i18_fu_355_p2_carry__0_i_4_n_7\,
      O(3 downto 0) => \NLW_cmp1_i18_fu_355_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp1_i18_fu_355_p2_carry__0_i_5_n_7\,
      S(2) => \cmp1_i18_fu_355_p2_carry__0_i_6_n_7\,
      S(1) => \cmp1_i18_fu_355_p2_carry__0_i_7_n_7\,
      S(0) => \cmp1_i18_fu_355_p2_carry__0_i_8_n_7\
    );
\cmp1_i18_fu_355_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(14),
      I1 => \tmp_6_fu_401_p4__0\(13),
      I2 => tmp_6_fu_401_p4(14),
      I3 => zext_ln695_reg_605(15),
      O => \cmp1_i18_fu_355_p2_carry__0_i_1_n_7\
    );
\cmp1_i18_fu_355_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(12),
      I1 => \tmp_6_fu_401_p4__0\(11),
      I2 => \tmp_6_fu_401_p4__0\(12),
      I3 => zext_ln695_reg_605(13),
      O => \cmp1_i18_fu_355_p2_carry__0_i_2_n_7\
    );
\cmp1_i18_fu_355_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(10),
      I1 => \tmp_6_fu_401_p4__0\(9),
      I2 => \tmp_6_fu_401_p4__0\(10),
      I3 => zext_ln695_reg_605(11),
      O => \cmp1_i18_fu_355_p2_carry__0_i_3_n_7\
    );
\cmp1_i18_fu_355_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(8),
      I1 => \tmp_6_fu_401_p4__0\(7),
      I2 => \tmp_6_fu_401_p4__0\(8),
      I3 => zext_ln695_reg_605(9),
      O => \cmp1_i18_fu_355_p2_carry__0_i_4_n_7\
    );
\cmp1_i18_fu_355_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => zext_ln695_reg_605(14),
      I2 => zext_ln695_reg_605(15),
      I3 => tmp_6_fu_401_p4(14),
      O => \cmp1_i18_fu_355_p2_carry__0_i_5_n_7\
    );
\cmp1_i18_fu_355_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      I1 => zext_ln695_reg_605(12),
      I2 => zext_ln695_reg_605(13),
      I3 => \tmp_6_fu_401_p4__0\(12),
      O => \cmp1_i18_fu_355_p2_carry__0_i_6_n_7\
    );
\cmp1_i18_fu_355_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      I1 => zext_ln695_reg_605(10),
      I2 => zext_ln695_reg_605(11),
      I3 => \tmp_6_fu_401_p4__0\(10),
      O => \cmp1_i18_fu_355_p2_carry__0_i_7_n_7\
    );
\cmp1_i18_fu_355_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      I1 => zext_ln695_reg_605(8),
      I2 => zext_ln695_reg_605(9),
      I3 => \tmp_6_fu_401_p4__0\(8),
      O => \cmp1_i18_fu_355_p2_carry__0_i_8_n_7\
    );
\cmp1_i18_fu_355_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp1_i18_fu_355_p2_carry__0_n_7\,
      CO(3 downto 1) => \NLW_cmp1_i18_fu_355_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => cmp1_i18_fu_355_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_6_fu_401_p4(14),
      O(3 downto 0) => \NLW_cmp1_i18_fu_355_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cmp1_i18_fu_355_p2_carry__1_i_1_n_7\
    );
\cmp1_i18_fu_355_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      O => \cmp1_i18_fu_355_p2_carry__1_i_1_n_7\
    );
cmp1_i18_fu_355_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(6),
      I1 => \tmp_6_fu_401_p4__0\(5),
      I2 => \tmp_6_fu_401_p4__0\(6),
      I3 => zext_ln695_reg_605(7),
      O => cmp1_i18_fu_355_p2_carry_i_1_n_7
    );
cmp1_i18_fu_355_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(4),
      I1 => \tmp_6_fu_401_p4__0\(3),
      I2 => \tmp_6_fu_401_p4__0\(4),
      I3 => zext_ln695_reg_605(5),
      O => cmp1_i18_fu_355_p2_carry_i_2_n_7
    );
cmp1_i18_fu_355_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(2),
      I1 => \tmp_6_fu_401_p4__0\(1),
      I2 => \tmp_6_fu_401_p4__0\(2),
      I3 => zext_ln695_reg_605(3),
      O => cmp1_i18_fu_355_p2_carry_i_3_n_7
    );
cmp1_i18_fu_355_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(0),
      I1 => i_fu_96_reg(0),
      I2 => \tmp_6_fu_401_p4__0\(0),
      I3 => zext_ln695_reg_605(1),
      O => cmp1_i18_fu_355_p2_carry_i_4_n_7
    );
cmp1_i18_fu_355_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      I1 => zext_ln695_reg_605(6),
      I2 => zext_ln695_reg_605(7),
      I3 => \tmp_6_fu_401_p4__0\(6),
      O => cmp1_i18_fu_355_p2_carry_i_5_n_7
    );
cmp1_i18_fu_355_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      I1 => zext_ln695_reg_605(4),
      I2 => zext_ln695_reg_605(5),
      I3 => \tmp_6_fu_401_p4__0\(4),
      O => cmp1_i18_fu_355_p2_carry_i_6_n_7
    );
cmp1_i18_fu_355_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      I1 => zext_ln695_reg_605(2),
      I2 => zext_ln695_reg_605(3),
      I3 => \tmp_6_fu_401_p4__0\(2),
      O => cmp1_i18_fu_355_p2_carry_i_7_n_7
    );
cmp1_i18_fu_355_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => zext_ln695_reg_605(0),
      I2 => zext_ln695_reg_605(1),
      I3 => \tmp_6_fu_401_p4__0\(0),
      O => cmp1_i18_fu_355_p2_carry_i_8_n_7
    );
\cmp1_i18_reg_676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => cmp1_i18_fu_355_p2,
      Q => cmp1_i18_reg_676,
      R => '0'
    );
\cmp220_1_reg_692[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      I1 => zext_ln695_reg_605(12),
      I2 => zext_ln695_reg_605(13),
      I3 => \tmp_6_fu_401_p4__0\(12),
      O => \cmp220_1_reg_692[0]_i_10_n_7\
    );
\cmp220_1_reg_692[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      I1 => zext_ln695_reg_605(10),
      I2 => zext_ln695_reg_605(11),
      I3 => \tmp_6_fu_401_p4__0\(10),
      O => \cmp220_1_reg_692[0]_i_11_n_7\
    );
\cmp220_1_reg_692[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      I1 => zext_ln695_reg_605(8),
      I2 => zext_ln695_reg_605(9),
      I3 => \tmp_6_fu_401_p4__0\(8),
      O => \cmp220_1_reg_692[0]_i_12_n_7\
    );
\cmp220_1_reg_692[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      I1 => zext_ln695_reg_605(6),
      I2 => zext_ln695_reg_605(7),
      I3 => \tmp_6_fu_401_p4__0\(6),
      O => \cmp220_1_reg_692[0]_i_13_n_7\
    );
\cmp220_1_reg_692[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      I1 => zext_ln695_reg_605(4),
      I2 => zext_ln695_reg_605(5),
      I3 => \tmp_6_fu_401_p4__0\(4),
      O => \cmp220_1_reg_692[0]_i_14_n_7\
    );
\cmp220_1_reg_692[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      I1 => zext_ln695_reg_605(2),
      I2 => zext_ln695_reg_605(3),
      I3 => \tmp_6_fu_401_p4__0\(2),
      O => \cmp220_1_reg_692[0]_i_15_n_7\
    );
\cmp220_1_reg_692[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => zext_ln695_reg_605(0),
      I2 => zext_ln695_reg_605(1),
      I3 => \tmp_6_fu_401_p4__0\(0),
      O => \cmp220_1_reg_692[0]_i_16_n_7\
    );
\cmp220_1_reg_692[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      I1 => zext_ln695_reg_605(6),
      I2 => zext_ln695_reg_605(7),
      I3 => \tmp_6_fu_401_p4__0\(6),
      O => \cmp220_1_reg_692[0]_i_17_n_7\
    );
\cmp220_1_reg_692[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      I1 => zext_ln695_reg_605(4),
      I2 => zext_ln695_reg_605(5),
      I3 => \tmp_6_fu_401_p4__0\(4),
      O => \cmp220_1_reg_692[0]_i_18_n_7\
    );
\cmp220_1_reg_692[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      I1 => zext_ln695_reg_605(2),
      I2 => zext_ln695_reg_605(3),
      I3 => \tmp_6_fu_401_p4__0\(2),
      O => \cmp220_1_reg_692[0]_i_19_n_7\
    );
\cmp220_1_reg_692[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => zext_ln695_reg_605(0),
      I2 => zext_ln695_reg_605(1),
      I3 => \tmp_6_fu_401_p4__0\(0),
      O => \cmp220_1_reg_692[0]_i_20_n_7\
    );
\cmp220_1_reg_692[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      O => \cmp220_1_reg_692[0]_i_3_n_7\
    );
\cmp220_1_reg_692[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => zext_ln695_reg_605(14),
      I2 => zext_ln695_reg_605(15),
      I3 => tmp_6_fu_401_p4(14),
      O => \cmp220_1_reg_692[0]_i_5_n_7\
    );
\cmp220_1_reg_692[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      I1 => zext_ln695_reg_605(12),
      I2 => zext_ln695_reg_605(13),
      I3 => \tmp_6_fu_401_p4__0\(12),
      O => \cmp220_1_reg_692[0]_i_6_n_7\
    );
\cmp220_1_reg_692[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      I1 => zext_ln695_reg_605(10),
      I2 => zext_ln695_reg_605(11),
      I3 => \tmp_6_fu_401_p4__0\(10),
      O => \cmp220_1_reg_692[0]_i_7_n_7\
    );
\cmp220_1_reg_692[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      I1 => zext_ln695_reg_605(8),
      I2 => zext_ln695_reg_605(9),
      I3 => \tmp_6_fu_401_p4__0\(8),
      O => \cmp220_1_reg_692[0]_i_8_n_7\
    );
\cmp220_1_reg_692[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => zext_ln695_reg_605(14),
      I2 => zext_ln695_reg_605(15),
      I3 => tmp_6_fu_401_p4(14),
      O => \cmp220_1_reg_692[0]_i_9_n_7\
    );
\cmp220_1_reg_692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => cmp220_1_fu_377_p2,
      Q => cmp220_1_reg_692,
      R => '0'
    );
\cmp220_1_reg_692_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp220_1_reg_692_reg[0]_i_2_n_7\,
      CO(3 downto 1) => \NLW_cmp220_1_reg_692_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => cmp220_1_fu_377_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp220_1_reg_692_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cmp220_1_reg_692[0]_i_3_n_7\
    );
\cmp220_1_reg_692_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp220_1_reg_692_reg[0]_i_4_n_7\,
      CO(3) => \cmp220_1_reg_692_reg[0]_i_2_n_7\,
      CO(2) => \cmp220_1_reg_692_reg[0]_i_2_n_8\,
      CO(1) => \cmp220_1_reg_692_reg[0]_i_2_n_9\,
      CO(0) => \cmp220_1_reg_692_reg[0]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => \cmp220_1_reg_692[0]_i_5_n_7\,
      DI(2) => \cmp220_1_reg_692[0]_i_6_n_7\,
      DI(1) => \cmp220_1_reg_692[0]_i_7_n_7\,
      DI(0) => \cmp220_1_reg_692[0]_i_8_n_7\,
      O(3 downto 0) => \NLW_cmp220_1_reg_692_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp220_1_reg_692[0]_i_9_n_7\,
      S(2) => \cmp220_1_reg_692[0]_i_10_n_7\,
      S(1) => \cmp220_1_reg_692[0]_i_11_n_7\,
      S(0) => \cmp220_1_reg_692[0]_i_12_n_7\
    );
\cmp220_1_reg_692_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp220_1_reg_692_reg[0]_i_4_n_7\,
      CO(2) => \cmp220_1_reg_692_reg[0]_i_4_n_8\,
      CO(1) => \cmp220_1_reg_692_reg[0]_i_4_n_9\,
      CO(0) => \cmp220_1_reg_692_reg[0]_i_4_n_10\,
      CYINIT => '0',
      DI(3) => \cmp220_1_reg_692[0]_i_13_n_7\,
      DI(2) => \cmp220_1_reg_692[0]_i_14_n_7\,
      DI(1) => \cmp220_1_reg_692[0]_i_15_n_7\,
      DI(0) => \cmp220_1_reg_692[0]_i_16_n_7\,
      O(3 downto 0) => \NLW_cmp220_1_reg_692_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp220_1_reg_692[0]_i_17_n_7\,
      S(2) => \cmp220_1_reg_692[0]_i_18_n_7\,
      S(1) => \cmp220_1_reg_692[0]_i_19_n_7\,
      S(0) => \cmp220_1_reg_692[0]_i_20_n_7\
    );
\cmp245_reg_659[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEFE"
    )
        port map (
      I0 => \cmp245_reg_659[0]_i_2_n_7\,
      I1 => \cmp245_reg_659[0]_i_3_n_7\,
      I2 => \cmp245_reg_659[0]_i_4_n_7\,
      I3 => \i_fu_96_reg__0\(2),
      I4 => i_fu_96_reg(0),
      I5 => i_fu_96_reg(1),
      O => cmp245_fu_319_p2
    );
\cmp245_reg_659[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i_fu_96_reg__0\(8),
      I1 => \i_fu_96_reg__0\(5),
      I2 => \i_fu_96_reg__0\(6),
      I3 => \i_fu_96_reg__0\(11),
      I4 => \i_fu_96_reg__0\(9),
      I5 => \i_fu_96_reg__0\(12),
      O => \cmp245_reg_659[0]_i_2_n_7\
    );
\cmp245_reg_659[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \i_fu_96_reg__0\(15),
      I1 => \i_fu_96_reg__0\(7),
      I2 => \i_fu_96_reg__0\(3),
      O => \cmp245_reg_659[0]_i_3_n_7\
    );
\cmp245_reg_659[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i_fu_96_reg__0\(14),
      I1 => \i_fu_96_reg__0\(10),
      I2 => \i_fu_96_reg__0\(13),
      I3 => \i_fu_96_reg__0\(4),
      O => \cmp245_reg_659[0]_i_4_n_7\
    );
\cmp245_reg_659_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => cmp245_fu_319_p2,
      Q => cmp245_reg_659,
      R => '0'
    );
cmp98_fu_313_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp98_fu_313_p2_carry_n_7,
      CO(2) => cmp98_fu_313_p2_carry_n_8,
      CO(1) => cmp98_fu_313_p2_carry_n_9,
      CO(0) => cmp98_fu_313_p2_carry_n_10,
      CYINIT => cmp98_fu_313_p2_carry_i_1_n_7,
      DI(3) => cmp98_fu_313_p2_carry_i_2_n_7,
      DI(2) => cmp98_fu_313_p2_carry_i_3_n_7,
      DI(1) => cmp98_fu_313_p2_carry_i_4_n_7,
      DI(0) => cmp98_fu_313_p2_carry_i_5_n_7,
      O(3 downto 0) => NLW_cmp98_fu_313_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp98_fu_313_p2_carry_i_6_n_7,
      S(2) => cmp98_fu_313_p2_carry_i_7_n_7,
      S(1) => cmp98_fu_313_p2_carry_i_8_n_7,
      S(0) => cmp98_fu_313_p2_carry_i_9_n_7
    );
\cmp98_fu_313_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cmp98_fu_313_p2_carry_n_7,
      CO(3) => \NLW_cmp98_fu_313_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => cmp98_fu_313_p2,
      CO(1) => \cmp98_fu_313_p2_carry__0_n_9\,
      CO(0) => \cmp98_fu_313_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cmp98_fu_313_p2_carry__0_i_1_n_7\,
      DI(1) => \cmp98_fu_313_p2_carry__0_i_2_n_7\,
      DI(0) => \cmp98_fu_313_p2_carry__0_i_3_n_7\,
      O(3 downto 0) => \NLW_cmp98_fu_313_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cmp98_fu_313_p2_carry__0_i_4_n_7\,
      S(1) => \cmp98_fu_313_p2_carry__0_i_5_n_7\,
      S(0) => \cmp98_fu_313_p2_carry__0_i_6_n_7\
    );
\cmp98_fu_313_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      I1 => \tmp_6_fu_401_p4__0\(13),
      O => \cmp98_fu_313_p2_carry__0_i_1_n_7\
    );
\cmp98_fu_313_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(12),
      I1 => \tmp_6_fu_401_p4__0\(11),
      O => \cmp98_fu_313_p2_carry__0_i_2_n_7\
    );
\cmp98_fu_313_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(10),
      I1 => \tmp_6_fu_401_p4__0\(9),
      O => \cmp98_fu_313_p2_carry__0_i_3_n_7\
    );
\cmp98_fu_313_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => tmp_6_fu_401_p4(14),
      O => \cmp98_fu_313_p2_carry__0_i_4_n_7\
    );
\cmp98_fu_313_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      I1 => \tmp_6_fu_401_p4__0\(12),
      O => \cmp98_fu_313_p2_carry__0_i_5_n_7\
    );
\cmp98_fu_313_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      I1 => \tmp_6_fu_401_p4__0\(10),
      O => \cmp98_fu_313_p2_carry__0_i_6_n_7\
    );
cmp98_fu_313_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => \tmp_6_fu_401_p4__0\(0),
      O => cmp98_fu_313_p2_carry_i_1_n_7
    );
cmp98_fu_313_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(8),
      I1 => \tmp_6_fu_401_p4__0\(7),
      O => cmp98_fu_313_p2_carry_i_2_n_7
    );
cmp98_fu_313_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(6),
      I1 => \tmp_6_fu_401_p4__0\(5),
      O => cmp98_fu_313_p2_carry_i_3_n_7
    );
cmp98_fu_313_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(4),
      I1 => \tmp_6_fu_401_p4__0\(3),
      O => cmp98_fu_313_p2_carry_i_4_n_7
    );
cmp98_fu_313_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(2),
      I1 => \tmp_6_fu_401_p4__0\(1),
      O => cmp98_fu_313_p2_carry_i_5_n_7
    );
cmp98_fu_313_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      I1 => \tmp_6_fu_401_p4__0\(8),
      O => cmp98_fu_313_p2_carry_i_6_n_7
    );
cmp98_fu_313_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      I1 => \tmp_6_fu_401_p4__0\(6),
      O => cmp98_fu_313_p2_carry_i_7_n_7
    );
cmp98_fu_313_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      I1 => \tmp_6_fu_401_p4__0\(4),
      O => cmp98_fu_313_p2_carry_i_8_n_7
    );
cmp98_fu_313_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      I1 => \tmp_6_fu_401_p4__0\(2),
      O => cmp98_fu_313_p2_carry_i_9_n_7
    );
cmp_i17_1_fu_366_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp_i17_1_fu_366_p2_carry_n_7,
      CO(2) => cmp_i17_1_fu_366_p2_carry_n_8,
      CO(1) => cmp_i17_1_fu_366_p2_carry_n_9,
      CO(0) => cmp_i17_1_fu_366_p2_carry_n_10,
      CYINIT => cmp_i17_1_fu_366_p2_carry_i_1_n_7,
      DI(3) => cmp_i17_1_fu_366_p2_carry_i_2_n_7,
      DI(2) => cmp_i17_1_fu_366_p2_carry_i_3_n_7,
      DI(1) => cmp_i17_1_fu_366_p2_carry_i_4_n_7,
      DI(0) => cmp_i17_1_fu_366_p2_carry_i_5_n_7,
      O(3 downto 0) => NLW_cmp_i17_1_fu_366_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_i17_1_fu_366_p2_carry_i_6_n_7,
      S(2) => cmp_i17_1_fu_366_p2_carry_i_7_n_7,
      S(1) => cmp_i17_1_fu_366_p2_carry_i_8_n_7,
      S(0) => cmp_i17_1_fu_366_p2_carry_i_9_n_7
    );
\cmp_i17_1_fu_366_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cmp_i17_1_fu_366_p2_carry_n_7,
      CO(3) => \NLW_cmp_i17_1_fu_366_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => cmp_i17_1_fu_366_p2,
      CO(1) => \cmp_i17_1_fu_366_p2_carry__0_n_9\,
      CO(0) => \cmp_i17_1_fu_366_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cmp_i17_1_fu_366_p2_carry__0_i_1_n_7\,
      DI(1) => \cmp_i17_1_fu_366_p2_carry__0_i_2_n_7\,
      DI(0) => \cmp_i17_1_fu_366_p2_carry__0_i_3_n_7\,
      O(3 downto 0) => \NLW_cmp_i17_1_fu_366_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cmp_i17_1_fu_366_p2_carry__0_i_4_n_7\,
      S(1) => \cmp_i17_1_fu_366_p2_carry__0_i_5_n_7\,
      S(0) => \cmp_i17_1_fu_366_p2_carry__0_i_6_n_7\
    );
\cmp_i17_1_fu_366_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => tmp_6_fu_401_p4(14),
      O => \cmp_i17_1_fu_366_p2_carry__0_i_1_n_7\
    );
\cmp_i17_1_fu_366_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(12),
      I1 => \tmp_6_fu_401_p4__0\(11),
      O => \cmp_i17_1_fu_366_p2_carry__0_i_2_n_7\
    );
\cmp_i17_1_fu_366_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(10),
      I1 => \tmp_6_fu_401_p4__0\(9),
      O => \cmp_i17_1_fu_366_p2_carry__0_i_3_n_7\
    );
\cmp_i17_1_fu_366_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => tmp_6_fu_401_p4(14),
      O => \cmp_i17_1_fu_366_p2_carry__0_i_4_n_7\
    );
\cmp_i17_1_fu_366_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      I1 => \tmp_6_fu_401_p4__0\(12),
      O => \cmp_i17_1_fu_366_p2_carry__0_i_5_n_7\
    );
\cmp_i17_1_fu_366_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      I1 => \tmp_6_fu_401_p4__0\(10),
      O => \cmp_i17_1_fu_366_p2_carry__0_i_6_n_7\
    );
cmp_i17_1_fu_366_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => \tmp_6_fu_401_p4__0\(0),
      O => cmp_i17_1_fu_366_p2_carry_i_1_n_7
    );
cmp_i17_1_fu_366_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(8),
      I1 => \tmp_6_fu_401_p4__0\(7),
      O => cmp_i17_1_fu_366_p2_carry_i_2_n_7
    );
cmp_i17_1_fu_366_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(6),
      I1 => \tmp_6_fu_401_p4__0\(5),
      O => cmp_i17_1_fu_366_p2_carry_i_3_n_7
    );
cmp_i17_1_fu_366_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(4),
      I1 => \tmp_6_fu_401_p4__0\(3),
      O => cmp_i17_1_fu_366_p2_carry_i_4_n_7
    );
cmp_i17_1_fu_366_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(2),
      I1 => \tmp_6_fu_401_p4__0\(1),
      O => cmp_i17_1_fu_366_p2_carry_i_5_n_7
    );
cmp_i17_1_fu_366_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      I1 => \tmp_6_fu_401_p4__0\(8),
      O => cmp_i17_1_fu_366_p2_carry_i_6_n_7
    );
cmp_i17_1_fu_366_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      I1 => \tmp_6_fu_401_p4__0\(6),
      O => cmp_i17_1_fu_366_p2_carry_i_7_n_7
    );
cmp_i17_1_fu_366_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      I1 => \tmp_6_fu_401_p4__0\(4),
      O => cmp_i17_1_fu_366_p2_carry_i_8_n_7
    );
cmp_i17_1_fu_366_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      I1 => \tmp_6_fu_401_p4__0\(2),
      O => cmp_i17_1_fu_366_p2_carry_i_9_n_7
    );
\cmp_i17_1_reg_682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => cmp_i17_1_fu_366_p2,
      Q => cmp_i17_1_reg_682,
      R => '0'
    );
\empty_34_reg_652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => i_fu_96_reg(0),
      Q => empty_34_reg_652(0),
      R => '0'
    );
\empty_34_reg_652_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => i_fu_96_reg(1),
      Q => empty_34_reg_652(1),
      R => '0'
    );
empty_35_fu_388_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty_35_fu_388_p2_carry_n_7,
      CO(2) => empty_35_fu_388_p2_carry_n_8,
      CO(1) => empty_35_fu_388_p2_carry_n_9,
      CO(0) => empty_35_fu_388_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => empty_35_fu_388_p2_carry_i_1_n_7,
      DI(2) => empty_35_fu_388_p2_carry_i_2_n_7,
      DI(1) => empty_35_fu_388_p2_carry_i_3_n_7,
      DI(0) => empty_35_fu_388_p2_carry_i_4_n_7,
      O(3 downto 0) => NLW_empty_35_fu_388_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => empty_35_fu_388_p2_carry_i_5_n_7,
      S(2) => empty_35_fu_388_p2_carry_i_6_n_7,
      S(1) => empty_35_fu_388_p2_carry_i_7_n_7,
      S(0) => empty_35_fu_388_p2_carry_i_8_n_7
    );
\empty_35_fu_388_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => empty_35_fu_388_p2_carry_n_7,
      CO(3) => \empty_35_fu_388_p2_carry__0_n_7\,
      CO(2) => \empty_35_fu_388_p2_carry__0_n_8\,
      CO(1) => \empty_35_fu_388_p2_carry__0_n_9\,
      CO(0) => \empty_35_fu_388_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => \empty_35_fu_388_p2_carry__0_i_1_n_7\,
      DI(2) => \empty_35_fu_388_p2_carry__0_i_2_n_7\,
      DI(1) => \empty_35_fu_388_p2_carry__0_i_3_n_7\,
      DI(0) => \empty_35_fu_388_p2_carry__0_i_4_n_7\,
      O(3 downto 0) => \NLW_empty_35_fu_388_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \empty_35_fu_388_p2_carry__0_i_5_n_7\,
      S(2) => \empty_35_fu_388_p2_carry__0_i_6_n_7\,
      S(1) => \empty_35_fu_388_p2_carry__0_i_7_n_7\,
      S(0) => \empty_35_fu_388_p2_carry__0_i_8_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(14),
      I1 => y_2_fu_382_p2(14),
      I2 => y_2_fu_382_p2(15),
      I3 => zext_ln695_reg_605(15),
      O => \empty_35_fu_388_p2_carry__0_i_1_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => empty_35_fu_388_p2_carry_i_9_n_7,
      CO(3) => \empty_35_fu_388_p2_carry__0_i_10_n_7\,
      CO(2) => \empty_35_fu_388_p2_carry__0_i_10_n_8\,
      CO(1) => \empty_35_fu_388_p2_carry__0_i_10_n_9\,
      CO(0) => \empty_35_fu_388_p2_carry__0_i_10_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_6_fu_401_p4__0\(10 downto 7),
      O(3 downto 0) => y_2_fu_382_p2(11 downto 8),
      S(3) => \empty_35_fu_388_p2_carry__0_i_15_n_7\,
      S(2) => \empty_35_fu_388_p2_carry__0_i_16_n_7\,
      S(1) => \empty_35_fu_388_p2_carry__0_i_17_n_7\,
      S(0) => \empty_35_fu_388_p2_carry__0_i_18_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      O => \empty_35_fu_388_p2_carry__0_i_11_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      O => \empty_35_fu_388_p2_carry__0_i_12_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(12),
      O => \empty_35_fu_388_p2_carry__0_i_13_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      O => \empty_35_fu_388_p2_carry__0_i_14_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(10),
      O => \empty_35_fu_388_p2_carry__0_i_15_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      O => \empty_35_fu_388_p2_carry__0_i_16_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(8),
      O => \empty_35_fu_388_p2_carry__0_i_17_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      O => \empty_35_fu_388_p2_carry__0_i_18_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(12),
      I1 => y_2_fu_382_p2(12),
      I2 => y_2_fu_382_p2(13),
      I3 => zext_ln695_reg_605(13),
      O => \empty_35_fu_388_p2_carry__0_i_2_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(10),
      I1 => y_2_fu_382_p2(10),
      I2 => y_2_fu_382_p2(11),
      I3 => zext_ln695_reg_605(11),
      O => \empty_35_fu_388_p2_carry__0_i_3_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(8),
      I1 => y_2_fu_382_p2(8),
      I2 => y_2_fu_382_p2(9),
      I3 => zext_ln695_reg_605(9),
      O => \empty_35_fu_388_p2_carry__0_i_4_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_2_fu_382_p2(14),
      I1 => zext_ln695_reg_605(14),
      I2 => y_2_fu_382_p2(15),
      I3 => zext_ln695_reg_605(15),
      O => \empty_35_fu_388_p2_carry__0_i_5_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_2_fu_382_p2(12),
      I1 => zext_ln695_reg_605(12),
      I2 => y_2_fu_382_p2(13),
      I3 => zext_ln695_reg_605(13),
      O => \empty_35_fu_388_p2_carry__0_i_6_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_2_fu_382_p2(10),
      I1 => zext_ln695_reg_605(10),
      I2 => y_2_fu_382_p2(11),
      I3 => zext_ln695_reg_605(11),
      O => \empty_35_fu_388_p2_carry__0_i_7_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_2_fu_382_p2(8),
      I1 => zext_ln695_reg_605(8),
      I2 => y_2_fu_382_p2(9),
      I3 => zext_ln695_reg_605(9),
      O => \empty_35_fu_388_p2_carry__0_i_8_n_7\
    );
\empty_35_fu_388_p2_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_35_fu_388_p2_carry__0_i_10_n_7\,
      CO(3) => \empty_35_fu_388_p2_carry__0_i_9_n_7\,
      CO(2) => \empty_35_fu_388_p2_carry__0_i_9_n_8\,
      CO(1) => \empty_35_fu_388_p2_carry__0_i_9_n_9\,
      CO(0) => \empty_35_fu_388_p2_carry__0_i_9_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_6_fu_401_p4__0\(13 downto 11),
      O(3 downto 0) => y_2_fu_382_p2(15 downto 12),
      S(3) => \empty_35_fu_388_p2_carry__0_i_11_n_7\,
      S(2) => \empty_35_fu_388_p2_carry__0_i_12_n_7\,
      S(1) => \empty_35_fu_388_p2_carry__0_i_13_n_7\,
      S(0) => \empty_35_fu_388_p2_carry__0_i_14_n_7\
    );
\empty_35_fu_388_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_35_fu_388_p2_carry__0_n_7\,
      CO(3 downto 1) => \NLW_empty_35_fu_388_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => empty_35_fu_388_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_empty_35_fu_388_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \empty_35_fu_388_p2_carry__1_i_1_n_10\
    );
\empty_35_fu_388_p2_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_35_fu_388_p2_carry__0_i_9_n_7\,
      CO(3 downto 1) => \NLW_empty_35_fu_388_p2_carry__1_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \empty_35_fu_388_p2_carry__1_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_empty_35_fu_388_p2_carry__1_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
empty_35_fu_388_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(6),
      I1 => y_2_fu_382_p2(6),
      I2 => y_2_fu_382_p2(7),
      I3 => zext_ln695_reg_605(7),
      O => empty_35_fu_388_p2_carry_i_1_n_7
    );
empty_35_fu_388_p2_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty_35_fu_388_p2_carry_i_10_n_7,
      CO(2) => empty_35_fu_388_p2_carry_i_10_n_8,
      CO(1) => empty_35_fu_388_p2_carry_i_10_n_9,
      CO(0) => empty_35_fu_388_p2_carry_i_10_n_10,
      CYINIT => '0',
      DI(3 downto 1) => \tmp_6_fu_401_p4__0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => y_2_fu_382_p2(3 downto 0),
      S(3) => empty_35_fu_388_p2_carry_i_15_n_7,
      S(2) => empty_35_fu_388_p2_carry_i_16_n_7,
      S(1) => empty_35_fu_388_p2_carry_i_17_n_7,
      S(0) => i_fu_96_reg(0)
    );
empty_35_fu_388_p2_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(6),
      O => empty_35_fu_388_p2_carry_i_11_n_7
    );
empty_35_fu_388_p2_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      O => empty_35_fu_388_p2_carry_i_12_n_7
    );
empty_35_fu_388_p2_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(4),
      O => empty_35_fu_388_p2_carry_i_13_n_7
    );
empty_35_fu_388_p2_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      O => empty_35_fu_388_p2_carry_i_14_n_7
    );
empty_35_fu_388_p2_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(2),
      O => empty_35_fu_388_p2_carry_i_15_n_7
    );
empty_35_fu_388_p2_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      O => empty_35_fu_388_p2_carry_i_16_n_7
    );
empty_35_fu_388_p2_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(0),
      O => empty_35_fu_388_p2_carry_i_17_n_7
    );
empty_35_fu_388_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(4),
      I1 => y_2_fu_382_p2(4),
      I2 => y_2_fu_382_p2(5),
      I3 => zext_ln695_reg_605(5),
      O => empty_35_fu_388_p2_carry_i_2_n_7
    );
empty_35_fu_388_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(2),
      I1 => y_2_fu_382_p2(2),
      I2 => y_2_fu_382_p2(3),
      I3 => zext_ln695_reg_605(3),
      O => empty_35_fu_388_p2_carry_i_3_n_7
    );
empty_35_fu_388_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln695_reg_605(0),
      I1 => y_2_fu_382_p2(0),
      I2 => y_2_fu_382_p2(1),
      I3 => zext_ln695_reg_605(1),
      O => empty_35_fu_388_p2_carry_i_4_n_7
    );
empty_35_fu_388_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_2_fu_382_p2(6),
      I1 => zext_ln695_reg_605(6),
      I2 => y_2_fu_382_p2(7),
      I3 => zext_ln695_reg_605(7),
      O => empty_35_fu_388_p2_carry_i_5_n_7
    );
empty_35_fu_388_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_2_fu_382_p2(4),
      I1 => zext_ln695_reg_605(4),
      I2 => y_2_fu_382_p2(5),
      I3 => zext_ln695_reg_605(5),
      O => empty_35_fu_388_p2_carry_i_6_n_7
    );
empty_35_fu_388_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_2_fu_382_p2(2),
      I1 => zext_ln695_reg_605(2),
      I2 => y_2_fu_382_p2(3),
      I3 => zext_ln695_reg_605(3),
      O => empty_35_fu_388_p2_carry_i_7_n_7
    );
empty_35_fu_388_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_2_fu_382_p2(0),
      I1 => zext_ln695_reg_605(0),
      I2 => y_2_fu_382_p2(1),
      I3 => zext_ln695_reg_605(1),
      O => empty_35_fu_388_p2_carry_i_8_n_7
    );
empty_35_fu_388_p2_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => empty_35_fu_388_p2_carry_i_10_n_7,
      CO(3) => empty_35_fu_388_p2_carry_i_9_n_7,
      CO(2) => empty_35_fu_388_p2_carry_i_9_n_8,
      CO(1) => empty_35_fu_388_p2_carry_i_9_n_9,
      CO(0) => empty_35_fu_388_p2_carry_i_9_n_10,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_6_fu_401_p4__0\(6 downto 3),
      O(3 downto 0) => y_2_fu_382_p2(7 downto 4),
      S(3) => empty_35_fu_388_p2_carry_i_11_n_7,
      S(2) => empty_35_fu_388_p2_carry_i_12_n_7,
      S(1) => empty_35_fu_388_p2_carry_i_13_n_7,
      S(0) => empty_35_fu_388_p2_carry_i_14_n_7
    );
\empty_35_reg_697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => empty_35_fu_388_p2,
      Q => empty_35_reg_697,
      R => '0'
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55455555"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => full_n_reg,
      I2 => ap_start,
      I3 => start_once_reg,
      I4 => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      O => ap_sync_reg_entry_proc_U0_ap_ready_reg
    );
grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(1),
      I1 => icmp_ln707_fu_283_p2,
      I2 => ap_CS_fsm_state2,
      I3 => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP
     port map (
      D(23 downto 0) => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(23 downto 0),
      E(0) => src_kernel_win_2_fu_1080,
      Q(23 downto 0) => src_kernel_win_7_reg_971(23 downto 0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(2),
      WEA(0) => WEA(0),
      address0(11 downto 0) => address0(11 downto 0),
      address1(11 downto 0) => address1(11 downto 0),
      \ap_CS_fsm_reg[2]\(1) => ap_NS_fsm(3),
      \ap_CS_fsm_reg[2]\(0) => ap_NS_fsm(1),
      \ap_CS_fsm_reg[2]_0\ => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_n_171,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_0\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]_0\(0) => ap_CS_fsm_state3,
      ap_NS_fsm11_out => ap_NS_fsm11_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      brmerge31_reg_708 => brmerge31_reg_708,
      ce0 => ce0,
      ce1 => ce1,
      cmp1_i18_reg_676 => cmp1_i18_reg_676,
      cmp220_1_reg_692 => cmp220_1_reg_692,
      cmp245_reg_659 => cmp245_reg_659,
      empty_35_reg_697 => empty_35_reg_697,
      grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      \icmp_ln637_fu_459_p2_carry__0_0\(15 downto 0) => Q(15 downto 0),
      \icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0_0\(0) => src_kernel_win_fu_1000,
      \icmp_ln709_reg_892_reg[0]_0\ => \icmp_ln709_reg_892_reg[0]\,
      \icmp_ln709_reg_892_reg[0]_1\(16 downto 0) => widthloop_reg_618(16 downto 0),
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgOutput_data_full_n => imgOutput_data_full_n,
      k_buf_2_load_reg_9430 => k_buf_2_load_reg_9430,
      mOutPtr(0) => mOutPtr(0),
      mOutPtr0 => mOutPtr0,
      mOutPtr18_out => mOutPtr18_out,
      \p_kernel_filter_1_1_val_int_reg_reg[15]\(15 downto 0) => \p_kernel_filter_1_1_val_int_reg_reg[15]\(15 downto 0),
      \p_kernel_filter_1_2_val_int_reg_reg[15]\(15 downto 0) => \p_kernel_filter_1_2_val_int_reg_reg[15]\(15 downto 0),
      \p_kernel_filter_2_2_val_int_reg_reg[15]\(15 downto 0) => \p_kernel_filter_2_2_val_int_reg_reg[15]\(15 downto 0),
      \p_kernel_pixel_1_1_val_int_reg_reg[23]\(23 downto 0) => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(23 downto 0),
      p_reg_reg(23 downto 0) => src_kernel_win_2_fu_108(23 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(23 downto 0) => src_kernel_win_4_fu_116(23 downto 0),
      p_reg_reg_2(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_3(15 downto 0) => p_reg_reg_1(15 downto 0),
      push => push,
      push_0 => push_0,
      q0(23 downto 0) => q0(23 downto 0),
      q1(23 downto 0) => q1(23 downto 0),
      rev_reg_713 => rev_reg_713,
      \shift_int_reg_reg[7]\(7 downto 0) => \shift_int_reg_reg[7]\(7 downto 0),
      \src_kernel_win_10_reg_948_reg[23]_0\(23 downto 0) => \src_kernel_win_10_reg_948_reg[23]\(23 downto 0),
      \src_kernel_win_1_fu_136_reg[23]_0\(23 downto 0) => src_kernel_win_load_reg_637(23 downto 0),
      \src_kernel_win_1_fu_136_reg[23]_1\(1 downto 0) => locy_reg_718(1 downto 0),
      \src_kernel_win_2_fu_140_reg[23]_0\(23 downto 0) => src_kernel_win_3_load_reg_642(23 downto 0),
      \src_kernel_win_2_fu_140_reg[23]_1\(1 downto 0) => locy_1_reg_723(1 downto 0),
      \src_kernel_win_4_fu_144_reg[23]_0\(23 downto 0) => src_kernel_win_5_load_reg_647(23 downto 0),
      \src_kernel_win_4_fu_144_reg[23]_1\(1 downto 0) => locy_2_reg_728(1 downto 0),
      \src_kernel_win_6_reg_964_reg[23]_0\(23 downto 0) => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(23 downto 0),
      \src_kernel_win_6_reg_964_reg[23]_1\(23 downto 0) => src_kernel_win_6_reg_964(23 downto 0),
      \src_kernel_win_8_reg_978_reg[23]_0\(23 downto 0) => src_kernel_win_8_reg_978(23 downto 0),
      temp_25_reg_1381_reg(23 downto 0) => src_kernel_win_1_fu_104(23 downto 0),
      temp_3_reg_1302_reg(15 downto 0) => temp_3_reg_1302_reg(15 downto 0),
      temp_7_reg_1331_reg(15 downto 0) => temp_7_reg_1331_reg(15 downto 0),
      temp_reg_1297_reg(15 downto 0) => temp_reg_1297_reg(15 downto 0),
      \tmp_21_reg_1535_reg[19]\(23 downto 0) => \tmp_21_reg_1535_reg[19]\(23 downto 0),
      tmp_2_reg_919 => tmp_2_reg_919,
      tmp_5_reg_703 => tmp_5_reg_703,
      we0 => we0
    );
grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_n_171,
      Q => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
      R => ap_rst_n_inv
    );
heightloop_fu_239_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => heightloop_fu_239_p2_carry_n_7,
      CO(2) => heightloop_fu_239_p2_carry_n_8,
      CO(1) => heightloop_fu_239_p2_carry_n_9,
      CO(0) => heightloop_fu_239_p2_carry_n_10,
      CYINIT => \zext_ln695_reg_605_reg[15]_0\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \zext_ln695_reg_605_reg[15]_0\(2),
      DI(0) => '0',
      O(3 downto 0) => heightloop_fu_239_p2(4 downto 1),
      S(3 downto 2) => \zext_ln695_reg_605_reg[15]_0\(4 downto 3),
      S(1) => heightloop_fu_239_p2_carry_i_1_n_7,
      S(0) => \zext_ln695_reg_605_reg[15]_0\(1)
    );
\heightloop_fu_239_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => heightloop_fu_239_p2_carry_n_7,
      CO(3) => \heightloop_fu_239_p2_carry__0_n_7\,
      CO(2) => \heightloop_fu_239_p2_carry__0_n_8\,
      CO(1) => \heightloop_fu_239_p2_carry__0_n_9\,
      CO(0) => \heightloop_fu_239_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => heightloop_fu_239_p2(8 downto 5),
      S(3 downto 0) => \zext_ln695_reg_605_reg[15]_0\(8 downto 5)
    );
\heightloop_fu_239_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \heightloop_fu_239_p2_carry__0_n_7\,
      CO(3) => \heightloop_fu_239_p2_carry__1_n_7\,
      CO(2) => \heightloop_fu_239_p2_carry__1_n_8\,
      CO(1) => \heightloop_fu_239_p2_carry__1_n_9\,
      CO(0) => \heightloop_fu_239_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => heightloop_fu_239_p2(12 downto 9),
      S(3 downto 0) => \zext_ln695_reg_605_reg[15]_0\(12 downto 9)
    );
\heightloop_fu_239_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \heightloop_fu_239_p2_carry__1_n_7\,
      CO(3) => heightloop_fu_239_p2(16),
      CO(2) => \NLW_heightloop_fu_239_p2_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \heightloop_fu_239_p2_carry__2_n_9\,
      CO(0) => \heightloop_fu_239_p2_carry__2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_heightloop_fu_239_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => heightloop_fu_239_p2(15 downto 13),
      S(3) => '1',
      S(2 downto 0) => \zext_ln695_reg_605_reg[15]_0\(15 downto 13)
    );
heightloop_fu_239_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(2),
      O => heightloop_fu_239_p2_carry_i_1_n_7
    );
\heightloop_reg_613[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(0),
      O => heightloop_fu_239_p2(0)
    );
\heightloop_reg_613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(0),
      Q => heightloop_reg_613(0),
      R => '0'
    );
\heightloop_reg_613_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(10),
      Q => heightloop_reg_613(10),
      R => '0'
    );
\heightloop_reg_613_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(11),
      Q => heightloop_reg_613(11),
      R => '0'
    );
\heightloop_reg_613_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(12),
      Q => heightloop_reg_613(12),
      R => '0'
    );
\heightloop_reg_613_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(13),
      Q => heightloop_reg_613(13),
      R => '0'
    );
\heightloop_reg_613_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(14),
      Q => heightloop_reg_613(14),
      R => '0'
    );
\heightloop_reg_613_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(15),
      Q => heightloop_reg_613(15),
      R => '0'
    );
\heightloop_reg_613_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(16),
      Q => heightloop_reg_613(16),
      R => '0'
    );
\heightloop_reg_613_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(1),
      Q => heightloop_reg_613(1),
      R => '0'
    );
\heightloop_reg_613_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(2),
      Q => heightloop_reg_613(2),
      R => '0'
    );
\heightloop_reg_613_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(3),
      Q => heightloop_reg_613(3),
      R => '0'
    );
\heightloop_reg_613_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(4),
      Q => heightloop_reg_613(4),
      R => '0'
    );
\heightloop_reg_613_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(5),
      Q => heightloop_reg_613(5),
      R => '0'
    );
\heightloop_reg_613_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(6),
      Q => heightloop_reg_613(6),
      R => '0'
    );
\heightloop_reg_613_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(7),
      Q => heightloop_reg_613(7),
      R => '0'
    );
\heightloop_reg_613_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(8),
      Q => heightloop_reg_613(8),
      R => '0'
    );
\heightloop_reg_613_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => heightloop_fu_239_p2(9),
      Q => heightloop_reg_613(9),
      R => '0'
    );
\i_fu_96[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
      O => ap_NS_fsm11_out
    );
\i_fu_96[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_96_reg(0),
      O => \i_fu_96[0]_i_3_n_7\
    );
\i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[0]_i_2_n_14\,
      Q => i_fu_96_reg(0),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_96_reg[0]_i_2_n_7\,
      CO(2) => \i_fu_96_reg[0]_i_2_n_8\,
      CO(1) => \i_fu_96_reg[0]_i_2_n_9\,
      CO(0) => \i_fu_96_reg[0]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_96_reg[0]_i_2_n_11\,
      O(2) => \i_fu_96_reg[0]_i_2_n_12\,
      O(1) => \i_fu_96_reg[0]_i_2_n_13\,
      O(0) => \i_fu_96_reg[0]_i_2_n_14\,
      S(3 downto 2) => \i_fu_96_reg__0\(3 downto 2),
      S(1) => i_fu_96_reg(1),
      S(0) => \i_fu_96[0]_i_3_n_7\
    );
\i_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[8]_i_1_n_12\,
      Q => \i_fu_96_reg__0\(10),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[8]_i_1_n_11\,
      Q => \i_fu_96_reg__0\(11),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[12]_i_1_n_14\,
      Q => \i_fu_96_reg__0\(12),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_96_reg[8]_i_1_n_7\,
      CO(3) => \NLW_i_fu_96_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_96_reg[12]_i_1_n_8\,
      CO(1) => \i_fu_96_reg[12]_i_1_n_9\,
      CO(0) => \i_fu_96_reg[12]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_96_reg[12]_i_1_n_11\,
      O(2) => \i_fu_96_reg[12]_i_1_n_12\,
      O(1) => \i_fu_96_reg[12]_i_1_n_13\,
      O(0) => \i_fu_96_reg[12]_i_1_n_14\,
      S(3 downto 0) => \i_fu_96_reg__0\(15 downto 12)
    );
\i_fu_96_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[12]_i_1_n_13\,
      Q => \i_fu_96_reg__0\(13),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[12]_i_1_n_12\,
      Q => \i_fu_96_reg__0\(14),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[12]_i_1_n_11\,
      Q => \i_fu_96_reg__0\(15),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[0]_i_2_n_13\,
      Q => i_fu_96_reg(1),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[0]_i_2_n_12\,
      Q => \i_fu_96_reg__0\(2),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[0]_i_2_n_11\,
      Q => \i_fu_96_reg__0\(3),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[4]_i_1_n_14\,
      Q => \i_fu_96_reg__0\(4),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_96_reg[0]_i_2_n_7\,
      CO(3) => \i_fu_96_reg[4]_i_1_n_7\,
      CO(2) => \i_fu_96_reg[4]_i_1_n_8\,
      CO(1) => \i_fu_96_reg[4]_i_1_n_9\,
      CO(0) => \i_fu_96_reg[4]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_96_reg[4]_i_1_n_11\,
      O(2) => \i_fu_96_reg[4]_i_1_n_12\,
      O(1) => \i_fu_96_reg[4]_i_1_n_13\,
      O(0) => \i_fu_96_reg[4]_i_1_n_14\,
      S(3 downto 0) => \i_fu_96_reg__0\(7 downto 4)
    );
\i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[4]_i_1_n_13\,
      Q => \i_fu_96_reg__0\(5),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[4]_i_1_n_12\,
      Q => \i_fu_96_reg__0\(6),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[4]_i_1_n_11\,
      Q => \i_fu_96_reg__0\(7),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[8]_i_1_n_14\,
      Q => \i_fu_96_reg__0\(8),
      R => ap_NS_fsm11_out
    );
\i_fu_96_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_96_reg[4]_i_1_n_7\,
      CO(3) => \i_fu_96_reg[8]_i_1_n_7\,
      CO(2) => \i_fu_96_reg[8]_i_1_n_8\,
      CO(1) => \i_fu_96_reg[8]_i_1_n_9\,
      CO(0) => \i_fu_96_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_96_reg[8]_i_1_n_11\,
      O(2) => \i_fu_96_reg[8]_i_1_n_12\,
      O(1) => \i_fu_96_reg[8]_i_1_n_13\,
      O(0) => \i_fu_96_reg[8]_i_1_n_14\,
      S(3 downto 0) => \i_fu_96_reg__0\(11 downto 8)
    );
\i_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_fu_96_reg[8]_i_1_n_13\,
      Q => \i_fu_96_reg__0\(9),
      R => ap_NS_fsm11_out
    );
icmp_fu_411_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_fu_411_p2_carry_n_7,
      CO(2) => icmp_fu_411_p2_carry_n_8,
      CO(1) => icmp_fu_411_p2_carry_n_9,
      CO(0) => icmp_fu_411_p2_carry_n_10,
      CYINIT => icmp_fu_411_p2_carry_i_1_n_7,
      DI(3) => icmp_fu_411_p2_carry_i_2_n_7,
      DI(2) => icmp_fu_411_p2_carry_i_3_n_7,
      DI(1) => icmp_fu_411_p2_carry_i_4_n_7,
      DI(0) => icmp_fu_411_p2_carry_i_5_n_7,
      O(3 downto 0) => NLW_icmp_fu_411_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_fu_411_p2_carry_i_6_n_7,
      S(2) => icmp_fu_411_p2_carry_i_7_n_7,
      S(1) => icmp_fu_411_p2_carry_i_8_n_7,
      S(0) => icmp_fu_411_p2_carry_i_9_n_7
    );
\icmp_fu_411_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_fu_411_p2_carry_n_7,
      CO(3) => \NLW_icmp_fu_411_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => icmp_fu_411_p2,
      CO(1) => \icmp_fu_411_p2_carry__0_n_9\,
      CO(0) => \icmp_fu_411_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_fu_411_p2_carry__0_i_1_n_7\,
      DI(0) => \icmp_fu_411_p2_carry__0_i_2_n_7\,
      O(3 downto 0) => \NLW_icmp_fu_411_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_fu_411_p2_carry__0_i_3_n_7\,
      S(1) => \icmp_fu_411_p2_carry__0_i_4_n_7\,
      S(0) => \icmp_fu_411_p2_carry__0_i_5_n_7\
    );
\icmp_fu_411_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(12),
      I1 => \tmp_6_fu_401_p4__0\(13),
      O => \icmp_fu_411_p2_carry__0_i_1_n_7\
    );
\icmp_fu_411_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(10),
      I1 => \tmp_6_fu_401_p4__0\(11),
      O => \icmp_fu_411_p2_carry__0_i_2_n_7\
    );
\icmp_fu_411_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      O => \icmp_fu_411_p2_carry__0_i_3_n_7\
    );
\icmp_fu_411_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => \tmp_6_fu_401_p4__0\(12),
      O => \icmp_fu_411_p2_carry__0_i_4_n_7\
    );
\icmp_fu_411_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      I1 => \tmp_6_fu_401_p4__0\(10),
      O => \icmp_fu_411_p2_carry__0_i_5_n_7\
    );
icmp_fu_411_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      I1 => \tmp_6_fu_401_p4__0\(0),
      O => icmp_fu_411_p2_carry_i_1_n_7
    );
icmp_fu_411_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(8),
      I1 => \tmp_6_fu_401_p4__0\(9),
      O => icmp_fu_411_p2_carry_i_2_n_7
    );
icmp_fu_411_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(6),
      I1 => \tmp_6_fu_401_p4__0\(7),
      O => icmp_fu_411_p2_carry_i_3_n_7
    );
icmp_fu_411_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(4),
      I1 => \tmp_6_fu_401_p4__0\(5),
      O => icmp_fu_411_p2_carry_i_4_n_7
    );
icmp_fu_411_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(2),
      I1 => \tmp_6_fu_401_p4__0\(3),
      O => icmp_fu_411_p2_carry_i_5_n_7
    );
icmp_fu_411_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      I1 => \tmp_6_fu_401_p4__0\(8),
      O => icmp_fu_411_p2_carry_i_6_n_7
    );
icmp_fu_411_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      I1 => \tmp_6_fu_401_p4__0\(6),
      O => icmp_fu_411_p2_carry_i_7_n_7
    );
icmp_fu_411_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      I1 => \tmp_6_fu_401_p4__0\(4),
      O => icmp_fu_411_p2_carry_i_8_n_7
    );
icmp_fu_411_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      I1 => \tmp_6_fu_401_p4__0\(2),
      O => icmp_fu_411_p2_carry_i_9_n_7
    );
icmp_ln707_fu_283_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln707_fu_283_p2_carry_n_7,
      CO(2) => icmp_ln707_fu_283_p2_carry_n_8,
      CO(1) => icmp_ln707_fu_283_p2_carry_n_9,
      CO(0) => icmp_ln707_fu_283_p2_carry_n_10,
      CYINIT => '0',
      DI(3) => icmp_ln707_fu_283_p2_carry_i_1_n_7,
      DI(2) => icmp_ln707_fu_283_p2_carry_i_2_n_7,
      DI(1) => icmp_ln707_fu_283_p2_carry_i_3_n_7,
      DI(0) => icmp_ln707_fu_283_p2_carry_i_4_n_7,
      O(3 downto 0) => NLW_icmp_ln707_fu_283_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln707_fu_283_p2_carry_i_5_n_7,
      S(2) => icmp_ln707_fu_283_p2_carry_i_6_n_7,
      S(1) => icmp_ln707_fu_283_p2_carry_i_7_n_7,
      S(0) => icmp_ln707_fu_283_p2_carry_i_8_n_7
    );
\icmp_ln707_fu_283_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln707_fu_283_p2_carry_n_7,
      CO(3) => \icmp_ln707_fu_283_p2_carry__0_n_7\,
      CO(2) => \icmp_ln707_fu_283_p2_carry__0_n_8\,
      CO(1) => \icmp_ln707_fu_283_p2_carry__0_n_9\,
      CO(0) => \icmp_ln707_fu_283_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3) => \icmp_ln707_fu_283_p2_carry__0_i_1_n_7\,
      DI(2) => \icmp_ln707_fu_283_p2_carry__0_i_2_n_7\,
      DI(1) => \icmp_ln707_fu_283_p2_carry__0_i_3_n_7\,
      DI(0) => \icmp_ln707_fu_283_p2_carry__0_i_4_n_7\,
      O(3 downto 0) => \NLW_icmp_ln707_fu_283_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln707_fu_283_p2_carry__0_i_5_n_7\,
      S(2) => \icmp_ln707_fu_283_p2_carry__0_i_6_n_7\,
      S(1) => \icmp_ln707_fu_283_p2_carry__0_i_7_n_7\,
      S(0) => \icmp_ln707_fu_283_p2_carry__0_i_8_n_7\
    );
\icmp_ln707_fu_283_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => heightloop_reg_613(14),
      I1 => \i_fu_96_reg__0\(14),
      I2 => \i_fu_96_reg__0\(15),
      I3 => heightloop_reg_613(15),
      O => \icmp_ln707_fu_283_p2_carry__0_i_1_n_7\
    );
\icmp_ln707_fu_283_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => heightloop_reg_613(12),
      I1 => \i_fu_96_reg__0\(12),
      I2 => \i_fu_96_reg__0\(13),
      I3 => heightloop_reg_613(13),
      O => \icmp_ln707_fu_283_p2_carry__0_i_2_n_7\
    );
\icmp_ln707_fu_283_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => heightloop_reg_613(10),
      I1 => \i_fu_96_reg__0\(10),
      I2 => \i_fu_96_reg__0\(11),
      I3 => heightloop_reg_613(11),
      O => \icmp_ln707_fu_283_p2_carry__0_i_3_n_7\
    );
\icmp_ln707_fu_283_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => heightloop_reg_613(8),
      I1 => \i_fu_96_reg__0\(8),
      I2 => \i_fu_96_reg__0\(9),
      I3 => heightloop_reg_613(9),
      O => \icmp_ln707_fu_283_p2_carry__0_i_4_n_7\
    );
\icmp_ln707_fu_283_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_fu_96_reg__0\(14),
      I1 => heightloop_reg_613(14),
      I2 => \i_fu_96_reg__0\(15),
      I3 => heightloop_reg_613(15),
      O => \icmp_ln707_fu_283_p2_carry__0_i_5_n_7\
    );
\icmp_ln707_fu_283_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_fu_96_reg__0\(12),
      I1 => heightloop_reg_613(12),
      I2 => \i_fu_96_reg__0\(13),
      I3 => heightloop_reg_613(13),
      O => \icmp_ln707_fu_283_p2_carry__0_i_6_n_7\
    );
\icmp_ln707_fu_283_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_fu_96_reg__0\(10),
      I1 => heightloop_reg_613(10),
      I2 => \i_fu_96_reg__0\(11),
      I3 => heightloop_reg_613(11),
      O => \icmp_ln707_fu_283_p2_carry__0_i_7_n_7\
    );
\icmp_ln707_fu_283_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_fu_96_reg__0\(8),
      I1 => heightloop_reg_613(8),
      I2 => \i_fu_96_reg__0\(9),
      I3 => heightloop_reg_613(9),
      O => \icmp_ln707_fu_283_p2_carry__0_i_8_n_7\
    );
\icmp_ln707_fu_283_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln707_fu_283_p2_carry__0_n_7\,
      CO(3 downto 1) => \NLW_icmp_ln707_fu_283_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln707_fu_283_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => heightloop_reg_613(16),
      O(3 downto 0) => \NLW_icmp_ln707_fu_283_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln707_fu_283_p2_carry__1_i_1_n_7\
    );
\icmp_ln707_fu_283_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => heightloop_reg_613(16),
      O => \icmp_ln707_fu_283_p2_carry__1_i_1_n_7\
    );
icmp_ln707_fu_283_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => heightloop_reg_613(6),
      I1 => \i_fu_96_reg__0\(6),
      I2 => \i_fu_96_reg__0\(7),
      I3 => heightloop_reg_613(7),
      O => icmp_ln707_fu_283_p2_carry_i_1_n_7
    );
icmp_ln707_fu_283_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => heightloop_reg_613(4),
      I1 => \i_fu_96_reg__0\(4),
      I2 => \i_fu_96_reg__0\(5),
      I3 => heightloop_reg_613(5),
      O => icmp_ln707_fu_283_p2_carry_i_2_n_7
    );
icmp_ln707_fu_283_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => heightloop_reg_613(2),
      I1 => \i_fu_96_reg__0\(2),
      I2 => \i_fu_96_reg__0\(3),
      I3 => heightloop_reg_613(3),
      O => icmp_ln707_fu_283_p2_carry_i_3_n_7
    );
icmp_ln707_fu_283_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => i_fu_96_reg(1),
      I1 => heightloop_reg_613(1),
      I2 => heightloop_reg_613(0),
      I3 => i_fu_96_reg(0),
      O => icmp_ln707_fu_283_p2_carry_i_4_n_7
    );
icmp_ln707_fu_283_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_fu_96_reg__0\(6),
      I1 => heightloop_reg_613(6),
      I2 => \i_fu_96_reg__0\(7),
      I3 => heightloop_reg_613(7),
      O => icmp_ln707_fu_283_p2_carry_i_5_n_7
    );
icmp_ln707_fu_283_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_fu_96_reg__0\(4),
      I1 => heightloop_reg_613(4),
      I2 => \i_fu_96_reg__0\(5),
      I3 => heightloop_reg_613(5),
      O => icmp_ln707_fu_283_p2_carry_i_6_n_7
    );
icmp_ln707_fu_283_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_fu_96_reg__0\(2),
      I1 => heightloop_reg_613(2),
      I2 => \i_fu_96_reg__0\(3),
      I3 => heightloop_reg_613(3),
      O => icmp_ln707_fu_283_p2_carry_i_7_n_7
    );
icmp_ln707_fu_283_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => heightloop_reg_613(1),
      I1 => i_fu_96_reg(1),
      I2 => heightloop_reg_613(0),
      I3 => i_fu_96_reg(0),
      O => icmp_ln707_fu_283_p2_carry_i_8_n_7
    );
\locy_1_reg_723[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => ref_reg_669(0),
      I1 => slt41_reg_687,
      I2 => cmp_i17_1_reg_682,
      I3 => empty_34_reg_652(0),
      O => \locy_1_reg_723[0]_i_1_n_7\
    );
\locy_1_reg_723[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55552D55AAAAD2AA"
    )
        port map (
      I0 => ref_reg_669(0),
      I1 => empty_34_reg_652(0),
      I2 => empty_34_reg_652(1),
      I3 => cmp_i17_1_reg_682,
      I4 => slt41_reg_687,
      I5 => ref_reg_669(1),
      O => locy_1_fu_486_p22_out(1)
    );
\locy_1_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \locy_1_reg_723[0]_i_1_n_7\,
      Q => locy_1_reg_723(0),
      R => '0'
    );
\locy_1_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => locy_1_fu_486_p22_out(1),
      Q => locy_1_reg_723(1),
      R => '0'
    );
\locy_2_reg_728[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => ref_reg_669(0),
      I1 => empty_34_reg_652(0),
      I2 => empty_35_reg_697,
      O => \locy_2_reg_728[0]_i_1_n_7\
    );
\locy_2_reg_728[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93936C9C"
    )
        port map (
      I0 => empty_34_reg_652(1),
      I1 => ref_reg_669(1),
      I2 => empty_35_reg_697,
      I3 => empty_34_reg_652(0),
      I4 => ref_reg_669(0),
      O => locy_2_fu_504_p21_out(1)
    );
\locy_2_reg_728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \locy_2_reg_728[0]_i_1_n_7\,
      Q => locy_2_reg_728(0),
      R => '0'
    );
\locy_2_reg_728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => locy_2_fu_504_p21_out(1),
      Q => locy_2_reg_728(1),
      R => '0'
    );
\locy_reg_718[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => ref_reg_669(0),
      I1 => tmp_reg_664,
      I2 => cmp1_i18_reg_676,
      I3 => empty_34_reg_652(0),
      O => \locy_reg_718[0]_i_1_n_7\
    );
\locy_reg_718[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33332D33CCCCD2CC"
    )
        port map (
      I0 => empty_34_reg_652(0),
      I1 => ref_reg_669(0),
      I2 => empty_34_reg_652(1),
      I3 => cmp1_i18_reg_676,
      I4 => tmp_reg_664,
      I5 => ref_reg_669(1),
      O => locy_fu_457_p20_out(1)
    );
\locy_reg_718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \locy_reg_718[0]_i_1_n_7\,
      Q => locy_reg_718(0),
      R => '0'
    );
\locy_reg_718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => locy_fu_457_p20_out(1),
      Q => locy_reg_718(1),
      R => '0'
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF55DFDFFFFFFFFF"
    )
        port map (
      I0 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      I1 => icmp_ln707_fu_283_p2,
      I2 => ap_CS_fsm_state2,
      I3 => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
      I4 => ap_CS_fsm_state1,
      I5 => \SRL_SIG_reg[1][0]\(2),
      O => \^empty_n_reg\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => full_n_reg,
      I2 => ap_start,
      I3 => start_once_reg,
      I4 => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      O => mOutPtr17_out
    );
\ref_reg_669[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAACAAA"
    )
        port map (
      I0 => ref_reg_669(0),
      I1 => heightloop_reg_613(0),
      I2 => ap_CS_fsm_state2,
      I3 => icmp_ln707_fu_283_p2,
      I4 => slt_fu_337_p2,
      O => \ref_reg_669[0]_i_1_n_7\
    );
\ref_reg_669[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAACAAA"
    )
        port map (
      I0 => ref_reg_669(1),
      I1 => add_ln707_reg_629(1),
      I2 => ap_CS_fsm_state2,
      I3 => icmp_ln707_fu_283_p2,
      I4 => slt_fu_337_p2,
      O => \ref_reg_669[1]_i_1_n_7\
    );
\ref_reg_669[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(8),
      I1 => \tmp_6_fu_401_p4__0\(7),
      I2 => sub103_reg_623(9),
      I3 => \tmp_6_fu_401_p4__0\(8),
      O => \ref_reg_669[1]_i_10_n_7\
    );
\ref_reg_669[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      I1 => sub103_reg_623(15),
      I2 => \tmp_6_fu_401_p4__0\(13),
      I3 => sub103_reg_623(14),
      O => \ref_reg_669[1]_i_11_n_7\
    );
\ref_reg_669[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(12),
      I1 => sub103_reg_623(13),
      I2 => \tmp_6_fu_401_p4__0\(11),
      I3 => sub103_reg_623(12),
      O => \ref_reg_669[1]_i_12_n_7\
    );
\ref_reg_669[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(10),
      I1 => sub103_reg_623(11),
      I2 => \tmp_6_fu_401_p4__0\(9),
      I3 => sub103_reg_623(10),
      O => \ref_reg_669[1]_i_13_n_7\
    );
\ref_reg_669[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(8),
      I1 => sub103_reg_623(9),
      I2 => \tmp_6_fu_401_p4__0\(7),
      I3 => sub103_reg_623(8),
      O => \ref_reg_669[1]_i_14_n_7\
    );
\ref_reg_669[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(6),
      I1 => \tmp_6_fu_401_p4__0\(5),
      I2 => sub103_reg_623(7),
      I3 => \tmp_6_fu_401_p4__0\(6),
      O => \ref_reg_669[1]_i_15_n_7\
    );
\ref_reg_669[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(4),
      I1 => \tmp_6_fu_401_p4__0\(3),
      I2 => sub103_reg_623(5),
      I3 => \tmp_6_fu_401_p4__0\(4),
      O => \ref_reg_669[1]_i_16_n_7\
    );
\ref_reg_669[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(2),
      I1 => \tmp_6_fu_401_p4__0\(1),
      I2 => sub103_reg_623(3),
      I3 => \tmp_6_fu_401_p4__0\(2),
      O => \ref_reg_669[1]_i_17_n_7\
    );
\ref_reg_669[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(0),
      I1 => sub103_reg_623(1),
      I2 => heightloop_reg_613(0),
      I3 => i_fu_96_reg(0),
      O => \ref_reg_669[1]_i_18_n_7\
    );
\ref_reg_669[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(6),
      I1 => sub103_reg_623(7),
      I2 => \tmp_6_fu_401_p4__0\(5),
      I3 => sub103_reg_623(6),
      O => \ref_reg_669[1]_i_19_n_7\
    );
\ref_reg_669[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(4),
      I1 => sub103_reg_623(5),
      I2 => \tmp_6_fu_401_p4__0\(3),
      I3 => sub103_reg_623(4),
      O => \ref_reg_669[1]_i_20_n_7\
    );
\ref_reg_669[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(2),
      I1 => sub103_reg_623(3),
      I2 => \tmp_6_fu_401_p4__0\(1),
      I3 => sub103_reg_623(2),
      O => \ref_reg_669[1]_i_21_n_7\
    );
\ref_reg_669[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => heightloop_reg_613(0),
      I1 => i_fu_96_reg(0),
      I2 => sub103_reg_623(1),
      I3 => \tmp_6_fu_401_p4__0\(0),
      O => \ref_reg_669[1]_i_22_n_7\
    );
\ref_reg_669[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      I1 => sub103_reg_623(16),
      O => \ref_reg_669[1]_i_4_n_7\
    );
\ref_reg_669[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub103_reg_623(16),
      I1 => tmp_6_fu_401_p4(14),
      O => \ref_reg_669[1]_i_5_n_7\
    );
\ref_reg_669[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(14),
      I1 => \tmp_6_fu_401_p4__0\(13),
      I2 => sub103_reg_623(15),
      I3 => tmp_6_fu_401_p4(14),
      O => \ref_reg_669[1]_i_7_n_7\
    );
\ref_reg_669[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(12),
      I1 => \tmp_6_fu_401_p4__0\(11),
      I2 => sub103_reg_623(13),
      I3 => \tmp_6_fu_401_p4__0\(12),
      O => \ref_reg_669[1]_i_8_n_7\
    );
\ref_reg_669[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => sub103_reg_623(10),
      I1 => \tmp_6_fu_401_p4__0\(9),
      I2 => sub103_reg_623(11),
      I3 => \tmp_6_fu_401_p4__0\(10),
      O => \ref_reg_669[1]_i_9_n_7\
    );
\ref_reg_669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ref_reg_669[0]_i_1_n_7\,
      Q => ref_reg_669(0),
      R => '0'
    );
\ref_reg_669_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ref_reg_669[1]_i_1_n_7\,
      Q => ref_reg_669(1),
      R => '0'
    );
\ref_reg_669_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_reg_669_reg[1]_i_3_n_7\,
      CO(3 downto 1) => \NLW_ref_reg_669_reg[1]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => slt_fu_337_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ref_reg_669[1]_i_4_n_7\,
      O(3 downto 0) => \NLW_ref_reg_669_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ref_reg_669[1]_i_5_n_7\
    );
\ref_reg_669_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ref_reg_669_reg[1]_i_6_n_7\,
      CO(3) => \ref_reg_669_reg[1]_i_3_n_7\,
      CO(2) => \ref_reg_669_reg[1]_i_3_n_8\,
      CO(1) => \ref_reg_669_reg[1]_i_3_n_9\,
      CO(0) => \ref_reg_669_reg[1]_i_3_n_10\,
      CYINIT => '0',
      DI(3) => \ref_reg_669[1]_i_7_n_7\,
      DI(2) => \ref_reg_669[1]_i_8_n_7\,
      DI(1) => \ref_reg_669[1]_i_9_n_7\,
      DI(0) => \ref_reg_669[1]_i_10_n_7\,
      O(3 downto 0) => \NLW_ref_reg_669_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ref_reg_669[1]_i_11_n_7\,
      S(2) => \ref_reg_669[1]_i_12_n_7\,
      S(1) => \ref_reg_669[1]_i_13_n_7\,
      S(0) => \ref_reg_669[1]_i_14_n_7\
    );
\ref_reg_669_reg[1]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ref_reg_669_reg[1]_i_6_n_7\,
      CO(2) => \ref_reg_669_reg[1]_i_6_n_8\,
      CO(1) => \ref_reg_669_reg[1]_i_6_n_9\,
      CO(0) => \ref_reg_669_reg[1]_i_6_n_10\,
      CYINIT => '0',
      DI(3) => \ref_reg_669[1]_i_15_n_7\,
      DI(2) => \ref_reg_669[1]_i_16_n_7\,
      DI(1) => \ref_reg_669[1]_i_17_n_7\,
      DI(0) => \ref_reg_669[1]_i_18_n_7\,
      O(3 downto 0) => \NLW_ref_reg_669_reg[1]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \ref_reg_669[1]_i_19_n_7\,
      S(2) => \ref_reg_669[1]_i_20_n_7\,
      S(1) => \ref_reg_669[1]_i_21_n_7\,
      S(0) => \ref_reg_669[1]_i_22_n_7\
    );
\rev_reg_713[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_664,
      O => rev_fu_439_p2
    );
\rev_reg_713_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => rev_fu_439_p2,
      Q => rev_reg_713,
      R => '0'
    );
\slt41_reg_687[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      I1 => zext_ln695_reg_605(12),
      I2 => zext_ln695_reg_605(13),
      I3 => \tmp_6_fu_401_p4__0\(12),
      O => \slt41_reg_687[0]_i_10_n_7\
    );
\slt41_reg_687[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      I1 => zext_ln695_reg_605(10),
      I2 => zext_ln695_reg_605(11),
      I3 => \tmp_6_fu_401_p4__0\(10),
      O => \slt41_reg_687[0]_i_11_n_7\
    );
\slt41_reg_687[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      I1 => zext_ln695_reg_605(8),
      I2 => zext_ln695_reg_605(9),
      I3 => \tmp_6_fu_401_p4__0\(8),
      O => \slt41_reg_687[0]_i_12_n_7\
    );
\slt41_reg_687[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      I1 => zext_ln695_reg_605(6),
      I2 => zext_ln695_reg_605(7),
      I3 => \tmp_6_fu_401_p4__0\(6),
      O => \slt41_reg_687[0]_i_13_n_7\
    );
\slt41_reg_687[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      I1 => zext_ln695_reg_605(4),
      I2 => zext_ln695_reg_605(5),
      I3 => \tmp_6_fu_401_p4__0\(4),
      O => \slt41_reg_687[0]_i_14_n_7\
    );
\slt41_reg_687[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      I1 => zext_ln695_reg_605(2),
      I2 => zext_ln695_reg_605(3),
      I3 => \tmp_6_fu_401_p4__0\(2),
      O => \slt41_reg_687[0]_i_15_n_7\
    );
\slt41_reg_687[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => zext_ln695_reg_605(0),
      I2 => zext_ln695_reg_605(1),
      I3 => \tmp_6_fu_401_p4__0\(0),
      O => \slt41_reg_687[0]_i_16_n_7\
    );
\slt41_reg_687[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      I1 => zext_ln695_reg_605(6),
      I2 => zext_ln695_reg_605(7),
      I3 => \tmp_6_fu_401_p4__0\(6),
      O => \slt41_reg_687[0]_i_17_n_7\
    );
\slt41_reg_687[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      I1 => zext_ln695_reg_605(4),
      I2 => zext_ln695_reg_605(5),
      I3 => \tmp_6_fu_401_p4__0\(4),
      O => \slt41_reg_687[0]_i_18_n_7\
    );
\slt41_reg_687[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      I1 => zext_ln695_reg_605(2),
      I2 => zext_ln695_reg_605(3),
      I3 => \tmp_6_fu_401_p4__0\(2),
      O => \slt41_reg_687[0]_i_19_n_7\
    );
\slt41_reg_687[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => zext_ln695_reg_605(0),
      I2 => zext_ln695_reg_605(1),
      I3 => \tmp_6_fu_401_p4__0\(0),
      O => \slt41_reg_687[0]_i_20_n_7\
    );
\slt41_reg_687[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      O => \slt41_reg_687[0]_i_3_n_7\
    );
\slt41_reg_687[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => zext_ln695_reg_605(14),
      I2 => zext_ln695_reg_605(15),
      I3 => tmp_6_fu_401_p4(14),
      O => \slt41_reg_687[0]_i_5_n_7\
    );
\slt41_reg_687[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      I1 => zext_ln695_reg_605(12),
      I2 => zext_ln695_reg_605(13),
      I3 => \tmp_6_fu_401_p4__0\(12),
      O => \slt41_reg_687[0]_i_6_n_7\
    );
\slt41_reg_687[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      I1 => zext_ln695_reg_605(10),
      I2 => zext_ln695_reg_605(11),
      I3 => \tmp_6_fu_401_p4__0\(10),
      O => \slt41_reg_687[0]_i_7_n_7\
    );
\slt41_reg_687[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      I1 => zext_ln695_reg_605(8),
      I2 => zext_ln695_reg_605(9),
      I3 => \tmp_6_fu_401_p4__0\(8),
      O => \slt41_reg_687[0]_i_8_n_7\
    );
\slt41_reg_687[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      I1 => zext_ln695_reg_605(14),
      I2 => zext_ln695_reg_605(15),
      I3 => tmp_6_fu_401_p4(14),
      O => \slt41_reg_687[0]_i_9_n_7\
    );
\slt41_reg_687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => slt41_fu_372_p2,
      Q => slt41_reg_687,
      R => '0'
    );
\slt41_reg_687_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt41_reg_687_reg[0]_i_2_n_7\,
      CO(3 downto 1) => \NLW_slt41_reg_687_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => slt41_fu_372_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_slt41_reg_687_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \slt41_reg_687[0]_i_3_n_7\
    );
\slt41_reg_687_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt41_reg_687_reg[0]_i_4_n_7\,
      CO(3) => \slt41_reg_687_reg[0]_i_2_n_7\,
      CO(2) => \slt41_reg_687_reg[0]_i_2_n_8\,
      CO(1) => \slt41_reg_687_reg[0]_i_2_n_9\,
      CO(0) => \slt41_reg_687_reg[0]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => \slt41_reg_687[0]_i_5_n_7\,
      DI(2) => \slt41_reg_687[0]_i_6_n_7\,
      DI(1) => \slt41_reg_687[0]_i_7_n_7\,
      DI(0) => \slt41_reg_687[0]_i_8_n_7\,
      O(3 downto 0) => \NLW_slt41_reg_687_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt41_reg_687[0]_i_9_n_7\,
      S(2) => \slt41_reg_687[0]_i_10_n_7\,
      S(1) => \slt41_reg_687[0]_i_11_n_7\,
      S(0) => \slt41_reg_687[0]_i_12_n_7\
    );
\slt41_reg_687_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt41_reg_687_reg[0]_i_4_n_7\,
      CO(2) => \slt41_reg_687_reg[0]_i_4_n_8\,
      CO(1) => \slt41_reg_687_reg[0]_i_4_n_9\,
      CO(0) => \slt41_reg_687_reg[0]_i_4_n_10\,
      CYINIT => '0',
      DI(3) => \slt41_reg_687[0]_i_13_n_7\,
      DI(2) => \slt41_reg_687[0]_i_14_n_7\,
      DI(1) => \slt41_reg_687[0]_i_15_n_7\,
      DI(0) => \slt41_reg_687[0]_i_16_n_7\,
      O(3 downto 0) => \NLW_slt41_reg_687_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt41_reg_687[0]_i_17_n_7\,
      S(2) => \slt41_reg_687[0]_i_18_n_7\,
      S(1) => \slt41_reg_687[0]_i_19_n_7\,
      S(0) => \slt41_reg_687[0]_i_20_n_7\
    );
\src_kernel_win_1_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(0),
      Q => src_kernel_win_1_fu_104(0),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(10),
      Q => src_kernel_win_1_fu_104(10),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(11),
      Q => src_kernel_win_1_fu_104(11),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(12),
      Q => src_kernel_win_1_fu_104(12),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(13),
      Q => src_kernel_win_1_fu_104(13),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(14),
      Q => src_kernel_win_1_fu_104(14),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(15),
      Q => src_kernel_win_1_fu_104(15),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(16),
      Q => src_kernel_win_1_fu_104(16),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(17),
      Q => src_kernel_win_1_fu_104(17),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(18),
      Q => src_kernel_win_1_fu_104(18),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(19),
      Q => src_kernel_win_1_fu_104(19),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(1),
      Q => src_kernel_win_1_fu_104(1),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(20),
      Q => src_kernel_win_1_fu_104(20),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(21),
      Q => src_kernel_win_1_fu_104(21),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(22),
      Q => src_kernel_win_1_fu_104(22),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(23),
      Q => src_kernel_win_1_fu_104(23),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(2),
      Q => src_kernel_win_1_fu_104(2),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(3),
      Q => src_kernel_win_1_fu_104(3),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(4),
      Q => src_kernel_win_1_fu_104(4),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(5),
      Q => src_kernel_win_1_fu_104(5),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(6),
      Q => src_kernel_win_1_fu_104(6),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(7),
      Q => src_kernel_win_1_fu_104(7),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(8),
      Q => src_kernel_win_1_fu_104(8),
      R => '0'
    );
\src_kernel_win_1_fu_104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_6_reg_964(9),
      Q => src_kernel_win_1_fu_104(9),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(0),
      Q => src_kernel_win_2_fu_108(0),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(10),
      Q => src_kernel_win_2_fu_108(10),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(11),
      Q => src_kernel_win_2_fu_108(11),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(12),
      Q => src_kernel_win_2_fu_108(12),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(13),
      Q => src_kernel_win_2_fu_108(13),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(14),
      Q => src_kernel_win_2_fu_108(14),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(15),
      Q => src_kernel_win_2_fu_108(15),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(16),
      Q => src_kernel_win_2_fu_108(16),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(17),
      Q => src_kernel_win_2_fu_108(17),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(18),
      Q => src_kernel_win_2_fu_108(18),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(19),
      Q => src_kernel_win_2_fu_108(19),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(1),
      Q => src_kernel_win_2_fu_108(1),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(20),
      Q => src_kernel_win_2_fu_108(20),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(21),
      Q => src_kernel_win_2_fu_108(21),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(22),
      Q => src_kernel_win_2_fu_108(22),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(23),
      Q => src_kernel_win_2_fu_108(23),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(2),
      Q => src_kernel_win_2_fu_108(2),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(3),
      Q => src_kernel_win_2_fu_108(3),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(4),
      Q => src_kernel_win_2_fu_108(4),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(5),
      Q => src_kernel_win_2_fu_108(5),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(6),
      Q => src_kernel_win_2_fu_108(6),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(7),
      Q => src_kernel_win_2_fu_108(7),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(8),
      Q => src_kernel_win_2_fu_108(8),
      R => '0'
    );
\src_kernel_win_2_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_8_reg_978(9),
      Q => src_kernel_win_2_fu_108(9),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(0),
      Q => src_kernel_win_3_fu_112(0),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(10),
      Q => src_kernel_win_3_fu_112(10),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(11),
      Q => src_kernel_win_3_fu_112(11),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(12),
      Q => src_kernel_win_3_fu_112(12),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(13),
      Q => src_kernel_win_3_fu_112(13),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(14),
      Q => src_kernel_win_3_fu_112(14),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(15),
      Q => src_kernel_win_3_fu_112(15),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(16),
      Q => src_kernel_win_3_fu_112(16),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(17),
      Q => src_kernel_win_3_fu_112(17),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(18),
      Q => src_kernel_win_3_fu_112(18),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(19),
      Q => src_kernel_win_3_fu_112(19),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(1),
      Q => src_kernel_win_3_fu_112(1),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(20),
      Q => src_kernel_win_3_fu_112(20),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(21),
      Q => src_kernel_win_3_fu_112(21),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(22),
      Q => src_kernel_win_3_fu_112(22),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(23),
      Q => src_kernel_win_3_fu_112(23),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(2),
      Q => src_kernel_win_3_fu_112(2),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(3),
      Q => src_kernel_win_3_fu_112(3),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(4),
      Q => src_kernel_win_3_fu_112(4),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(5),
      Q => src_kernel_win_3_fu_112(5),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(6),
      Q => src_kernel_win_3_fu_112(6),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(7),
      Q => src_kernel_win_3_fu_112(7),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(8),
      Q => src_kernel_win_3_fu_112(8),
      R => '0'
    );
\src_kernel_win_3_fu_112_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out(9),
      Q => src_kernel_win_3_fu_112(9),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(0),
      Q => src_kernel_win_3_load_reg_642(0),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(10),
      Q => src_kernel_win_3_load_reg_642(10),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(11),
      Q => src_kernel_win_3_load_reg_642(11),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(12),
      Q => src_kernel_win_3_load_reg_642(12),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(13),
      Q => src_kernel_win_3_load_reg_642(13),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(14),
      Q => src_kernel_win_3_load_reg_642(14),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(15),
      Q => src_kernel_win_3_load_reg_642(15),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(16),
      Q => src_kernel_win_3_load_reg_642(16),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(17),
      Q => src_kernel_win_3_load_reg_642(17),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(18),
      Q => src_kernel_win_3_load_reg_642(18),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(19),
      Q => src_kernel_win_3_load_reg_642(19),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(1),
      Q => src_kernel_win_3_load_reg_642(1),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(20),
      Q => src_kernel_win_3_load_reg_642(20),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(21),
      Q => src_kernel_win_3_load_reg_642(21),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(22),
      Q => src_kernel_win_3_load_reg_642(22),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(23),
      Q => src_kernel_win_3_load_reg_642(23),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(2),
      Q => src_kernel_win_3_load_reg_642(2),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(3),
      Q => src_kernel_win_3_load_reg_642(3),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(4),
      Q => src_kernel_win_3_load_reg_642(4),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(5),
      Q => src_kernel_win_3_load_reg_642(5),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(6),
      Q => src_kernel_win_3_load_reg_642(6),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(7),
      Q => src_kernel_win_3_load_reg_642(7),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(8),
      Q => src_kernel_win_3_load_reg_642(8),
      R => '0'
    );
\src_kernel_win_3_load_reg_642_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_3_fu_112(9),
      Q => src_kernel_win_3_load_reg_642(9),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(0),
      Q => src_kernel_win_4_fu_116(0),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(10),
      Q => src_kernel_win_4_fu_116(10),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(11),
      Q => src_kernel_win_4_fu_116(11),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(12),
      Q => src_kernel_win_4_fu_116(12),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(13),
      Q => src_kernel_win_4_fu_116(13),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(14),
      Q => src_kernel_win_4_fu_116(14),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(15),
      Q => src_kernel_win_4_fu_116(15),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(16),
      Q => src_kernel_win_4_fu_116(16),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(17),
      Q => src_kernel_win_4_fu_116(17),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(18),
      Q => src_kernel_win_4_fu_116(18),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(19),
      Q => src_kernel_win_4_fu_116(19),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(1),
      Q => src_kernel_win_4_fu_116(1),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(20),
      Q => src_kernel_win_4_fu_116(20),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(21),
      Q => src_kernel_win_4_fu_116(21),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(22),
      Q => src_kernel_win_4_fu_116(22),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(23),
      Q => src_kernel_win_4_fu_116(23),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(2),
      Q => src_kernel_win_4_fu_116(2),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(3),
      Q => src_kernel_win_4_fu_116(3),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(4),
      Q => src_kernel_win_4_fu_116(4),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(5),
      Q => src_kernel_win_4_fu_116(5),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(6),
      Q => src_kernel_win_4_fu_116(6),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(7),
      Q => src_kernel_win_4_fu_116(7),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(8),
      Q => src_kernel_win_4_fu_116(8),
      R => '0'
    );
\src_kernel_win_4_fu_116_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_2_fu_1080,
      D => src_kernel_win_7_reg_971(9),
      Q => src_kernel_win_4_fu_116(9),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(0),
      Q => src_kernel_win_5_fu_120(0),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(10),
      Q => src_kernel_win_5_fu_120(10),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(11),
      Q => src_kernel_win_5_fu_120(11),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(12),
      Q => src_kernel_win_5_fu_120(12),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(13),
      Q => src_kernel_win_5_fu_120(13),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(14),
      Q => src_kernel_win_5_fu_120(14),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(15),
      Q => src_kernel_win_5_fu_120(15),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(16),
      Q => src_kernel_win_5_fu_120(16),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(17),
      Q => src_kernel_win_5_fu_120(17),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(18),
      Q => src_kernel_win_5_fu_120(18),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(19),
      Q => src_kernel_win_5_fu_120(19),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(1),
      Q => src_kernel_win_5_fu_120(1),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(20),
      Q => src_kernel_win_5_fu_120(20),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(21),
      Q => src_kernel_win_5_fu_120(21),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(22),
      Q => src_kernel_win_5_fu_120(22),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(23),
      Q => src_kernel_win_5_fu_120(23),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(2),
      Q => src_kernel_win_5_fu_120(2),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(3),
      Q => src_kernel_win_5_fu_120(3),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(4),
      Q => src_kernel_win_5_fu_120(4),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(5),
      Q => src_kernel_win_5_fu_120(5),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(6),
      Q => src_kernel_win_5_fu_120(6),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(7),
      Q => src_kernel_win_5_fu_120(7),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(8),
      Q => src_kernel_win_5_fu_120(8),
      R => '0'
    );
\src_kernel_win_5_fu_120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out(9),
      Q => src_kernel_win_5_fu_120(9),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(0),
      Q => src_kernel_win_5_load_reg_647(0),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(10),
      Q => src_kernel_win_5_load_reg_647(10),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(11),
      Q => src_kernel_win_5_load_reg_647(11),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(12),
      Q => src_kernel_win_5_load_reg_647(12),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(13),
      Q => src_kernel_win_5_load_reg_647(13),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(14),
      Q => src_kernel_win_5_load_reg_647(14),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(15),
      Q => src_kernel_win_5_load_reg_647(15),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(16),
      Q => src_kernel_win_5_load_reg_647(16),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(17),
      Q => src_kernel_win_5_load_reg_647(17),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(18),
      Q => src_kernel_win_5_load_reg_647(18),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(19),
      Q => src_kernel_win_5_load_reg_647(19),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(1),
      Q => src_kernel_win_5_load_reg_647(1),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(20),
      Q => src_kernel_win_5_load_reg_647(20),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(21),
      Q => src_kernel_win_5_load_reg_647(21),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(22),
      Q => src_kernel_win_5_load_reg_647(22),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(23),
      Q => src_kernel_win_5_load_reg_647(23),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(2),
      Q => src_kernel_win_5_load_reg_647(2),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(3),
      Q => src_kernel_win_5_load_reg_647(3),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(4),
      Q => src_kernel_win_5_load_reg_647(4),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(5),
      Q => src_kernel_win_5_load_reg_647(5),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(6),
      Q => src_kernel_win_5_load_reg_647(6),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(7),
      Q => src_kernel_win_5_load_reg_647(7),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(8),
      Q => src_kernel_win_5_load_reg_647(8),
      R => '0'
    );
\src_kernel_win_5_load_reg_647_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_5_fu_120(9),
      Q => src_kernel_win_5_load_reg_647(9),
      R => '0'
    );
\src_kernel_win_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(0),
      Q => src_kernel_win_fu_100(0),
      R => '0'
    );
\src_kernel_win_fu_100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(10),
      Q => src_kernel_win_fu_100(10),
      R => '0'
    );
\src_kernel_win_fu_100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(11),
      Q => src_kernel_win_fu_100(11),
      R => '0'
    );
\src_kernel_win_fu_100_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(12),
      Q => src_kernel_win_fu_100(12),
      R => '0'
    );
\src_kernel_win_fu_100_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(13),
      Q => src_kernel_win_fu_100(13),
      R => '0'
    );
\src_kernel_win_fu_100_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(14),
      Q => src_kernel_win_fu_100(14),
      R => '0'
    );
\src_kernel_win_fu_100_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(15),
      Q => src_kernel_win_fu_100(15),
      R => '0'
    );
\src_kernel_win_fu_100_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(16),
      Q => src_kernel_win_fu_100(16),
      R => '0'
    );
\src_kernel_win_fu_100_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(17),
      Q => src_kernel_win_fu_100(17),
      R => '0'
    );
\src_kernel_win_fu_100_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(18),
      Q => src_kernel_win_fu_100(18),
      R => '0'
    );
\src_kernel_win_fu_100_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(19),
      Q => src_kernel_win_fu_100(19),
      R => '0'
    );
\src_kernel_win_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(1),
      Q => src_kernel_win_fu_100(1),
      R => '0'
    );
\src_kernel_win_fu_100_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(20),
      Q => src_kernel_win_fu_100(20),
      R => '0'
    );
\src_kernel_win_fu_100_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(21),
      Q => src_kernel_win_fu_100(21),
      R => '0'
    );
\src_kernel_win_fu_100_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(22),
      Q => src_kernel_win_fu_100(22),
      R => '0'
    );
\src_kernel_win_fu_100_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(23),
      Q => src_kernel_win_fu_100(23),
      R => '0'
    );
\src_kernel_win_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(2),
      Q => src_kernel_win_fu_100(2),
      R => '0'
    );
\src_kernel_win_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(3),
      Q => src_kernel_win_fu_100(3),
      R => '0'
    );
\src_kernel_win_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(4),
      Q => src_kernel_win_fu_100(4),
      R => '0'
    );
\src_kernel_win_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(5),
      Q => src_kernel_win_fu_100(5),
      R => '0'
    );
\src_kernel_win_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(6),
      Q => src_kernel_win_fu_100(6),
      R => '0'
    );
\src_kernel_win_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(7),
      Q => src_kernel_win_fu_100(7),
      R => '0'
    );
\src_kernel_win_fu_100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(8),
      Q => src_kernel_win_fu_100(8),
      R => '0'
    );
\src_kernel_win_fu_100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_fu_1000,
      D => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out(9),
      Q => src_kernel_win_fu_100(9),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(0),
      Q => src_kernel_win_load_reg_637(0),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(10),
      Q => src_kernel_win_load_reg_637(10),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(11),
      Q => src_kernel_win_load_reg_637(11),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(12),
      Q => src_kernel_win_load_reg_637(12),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(13),
      Q => src_kernel_win_load_reg_637(13),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(14),
      Q => src_kernel_win_load_reg_637(14),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(15),
      Q => src_kernel_win_load_reg_637(15),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(16),
      Q => src_kernel_win_load_reg_637(16),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(17),
      Q => src_kernel_win_load_reg_637(17),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(18),
      Q => src_kernel_win_load_reg_637(18),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(19),
      Q => src_kernel_win_load_reg_637(19),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(1),
      Q => src_kernel_win_load_reg_637(1),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(20),
      Q => src_kernel_win_load_reg_637(20),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(21),
      Q => src_kernel_win_load_reg_637(21),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(22),
      Q => src_kernel_win_load_reg_637(22),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(23),
      Q => src_kernel_win_load_reg_637(23),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(2),
      Q => src_kernel_win_load_reg_637(2),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(3),
      Q => src_kernel_win_load_reg_637(3),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(4),
      Q => src_kernel_win_load_reg_637(4),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(5),
      Q => src_kernel_win_load_reg_637(5),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(6),
      Q => src_kernel_win_load_reg_637(6),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(7),
      Q => src_kernel_win_load_reg_637(7),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(8),
      Q => src_kernel_win_load_reg_637(8),
      R => '0'
    );
\src_kernel_win_load_reg_637_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => src_kernel_win_fu_100(9),
      Q => src_kernel_win_load_reg_637(9),
      R => '0'
    );
sub103_fu_259_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub103_fu_259_p2_carry_n_7,
      CO(2) => sub103_fu_259_p2_carry_n_8,
      CO(1) => sub103_fu_259_p2_carry_n_9,
      CO(0) => sub103_fu_259_p2_carry_n_10,
      CYINIT => \zext_ln695_reg_605_reg[15]_0\(0),
      DI(3 downto 0) => \zext_ln695_reg_605_reg[15]_0\(4 downto 1),
      O(3 downto 0) => sub103_fu_259_p2(4 downto 1),
      S(3) => sub103_fu_259_p2_carry_i_1_n_7,
      S(2) => sub103_fu_259_p2_carry_i_2_n_7,
      S(1) => sub103_fu_259_p2_carry_i_3_n_7,
      S(0) => sub103_fu_259_p2_carry_i_4_n_7
    );
\sub103_fu_259_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub103_fu_259_p2_carry_n_7,
      CO(3) => \sub103_fu_259_p2_carry__0_n_7\,
      CO(2) => \sub103_fu_259_p2_carry__0_n_8\,
      CO(1) => \sub103_fu_259_p2_carry__0_n_9\,
      CO(0) => \sub103_fu_259_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \zext_ln695_reg_605_reg[15]_0\(8 downto 5),
      O(3 downto 0) => sub103_fu_259_p2(8 downto 5),
      S(3) => \sub103_fu_259_p2_carry__0_i_1_n_7\,
      S(2) => \sub103_fu_259_p2_carry__0_i_2_n_7\,
      S(1) => \sub103_fu_259_p2_carry__0_i_3_n_7\,
      S(0) => \sub103_fu_259_p2_carry__0_i_4_n_7\
    );
\sub103_fu_259_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(8),
      O => \sub103_fu_259_p2_carry__0_i_1_n_7\
    );
\sub103_fu_259_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(7),
      O => \sub103_fu_259_p2_carry__0_i_2_n_7\
    );
\sub103_fu_259_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(6),
      O => \sub103_fu_259_p2_carry__0_i_3_n_7\
    );
\sub103_fu_259_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(5),
      O => \sub103_fu_259_p2_carry__0_i_4_n_7\
    );
\sub103_fu_259_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub103_fu_259_p2_carry__0_n_7\,
      CO(3) => \sub103_fu_259_p2_carry__1_n_7\,
      CO(2) => \sub103_fu_259_p2_carry__1_n_8\,
      CO(1) => \sub103_fu_259_p2_carry__1_n_9\,
      CO(0) => \sub103_fu_259_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \zext_ln695_reg_605_reg[15]_0\(12 downto 9),
      O(3 downto 0) => sub103_fu_259_p2(12 downto 9),
      S(3) => \sub103_fu_259_p2_carry__1_i_1_n_7\,
      S(2) => \sub103_fu_259_p2_carry__1_i_2_n_7\,
      S(1) => \sub103_fu_259_p2_carry__1_i_3_n_7\,
      S(0) => \sub103_fu_259_p2_carry__1_i_4_n_7\
    );
\sub103_fu_259_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(12),
      O => \sub103_fu_259_p2_carry__1_i_1_n_7\
    );
\sub103_fu_259_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(11),
      O => \sub103_fu_259_p2_carry__1_i_2_n_7\
    );
\sub103_fu_259_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(10),
      O => \sub103_fu_259_p2_carry__1_i_3_n_7\
    );
\sub103_fu_259_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(9),
      O => \sub103_fu_259_p2_carry__1_i_4_n_7\
    );
\sub103_fu_259_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub103_fu_259_p2_carry__1_n_7\,
      CO(3) => \NLW_sub103_fu_259_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \sub103_fu_259_p2_carry__2_n_8\,
      CO(1) => \sub103_fu_259_p2_carry__2_n_9\,
      CO(0) => \sub103_fu_259_p2_carry__2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \zext_ln695_reg_605_reg[15]_0\(15 downto 13),
      O(3 downto 0) => sub103_fu_259_p2(16 downto 13),
      S(3) => '1',
      S(2) => \sub103_fu_259_p2_carry__2_i_1_n_7\,
      S(1) => \sub103_fu_259_p2_carry__2_i_2_n_7\,
      S(0) => \sub103_fu_259_p2_carry__2_i_3_n_7\
    );
\sub103_fu_259_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(15),
      O => \sub103_fu_259_p2_carry__2_i_1_n_7\
    );
\sub103_fu_259_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(14),
      O => \sub103_fu_259_p2_carry__2_i_2_n_7\
    );
\sub103_fu_259_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(13),
      O => \sub103_fu_259_p2_carry__2_i_3_n_7\
    );
sub103_fu_259_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(4),
      O => sub103_fu_259_p2_carry_i_1_n_7
    );
sub103_fu_259_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(3),
      O => sub103_fu_259_p2_carry_i_2_n_7
    );
sub103_fu_259_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(2),
      O => sub103_fu_259_p2_carry_i_3_n_7
    );
sub103_fu_259_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln695_reg_605_reg[15]_0\(1),
      O => sub103_fu_259_p2_carry_i_4_n_7
    );
\sub103_reg_623_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(10),
      Q => sub103_reg_623(10),
      R => '0'
    );
\sub103_reg_623_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(11),
      Q => sub103_reg_623(11),
      R => '0'
    );
\sub103_reg_623_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(12),
      Q => sub103_reg_623(12),
      R => '0'
    );
\sub103_reg_623_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(13),
      Q => sub103_reg_623(13),
      R => '0'
    );
\sub103_reg_623_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(14),
      Q => sub103_reg_623(14),
      R => '0'
    );
\sub103_reg_623_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(15),
      Q => sub103_reg_623(15),
      R => '0'
    );
\sub103_reg_623_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(16),
      Q => sub103_reg_623(16),
      R => '0'
    );
\sub103_reg_623_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(1),
      Q => sub103_reg_623(1),
      R => '0'
    );
\sub103_reg_623_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(2),
      Q => sub103_reg_623(2),
      R => '0'
    );
\sub103_reg_623_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(3),
      Q => sub103_reg_623(3),
      R => '0'
    );
\sub103_reg_623_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(4),
      Q => sub103_reg_623(4),
      R => '0'
    );
\sub103_reg_623_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(5),
      Q => sub103_reg_623(5),
      R => '0'
    );
\sub103_reg_623_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(6),
      Q => sub103_reg_623(6),
      R => '0'
    );
\sub103_reg_623_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(7),
      Q => sub103_reg_623(7),
      R => '0'
    );
\sub103_reg_623_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(8),
      Q => sub103_reg_623(8),
      R => '0'
    );
\sub103_reg_623_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub103_fu_259_p2(9),
      Q => sub103_reg_623(9),
      R => '0'
    );
\tmp_5_reg_703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_1_fu_360_p2(16),
      Q => tmp_5_reg_703,
      R => '0'
    );
\tmp_reg_664[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(15),
      O => \tmp_reg_664[0]_i_2_n_7\
    );
\tmp_reg_664[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(14),
      O => \tmp_reg_664[0]_i_3_n_7\
    );
\tmp_reg_664[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(13),
      O => \tmp_reg_664[0]_i_4_n_7\
    );
\tmp_reg_664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_6_fu_401_p4(14),
      Q => tmp_reg_664,
      R => '0'
    );
\tmp_reg_664_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_fu_360_p2_carry__1_i_1_n_7\,
      CO(3 downto 2) => \NLW_tmp_reg_664_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg_664_reg[0]_i_1_n_9\,
      CO(0) => \tmp_reg_664_reg[0]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \i_fu_96_reg__0\(14 downto 13),
      O(3) => \NLW_tmp_reg_664_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2) => tmp_6_fu_401_p4(14),
      O(1 downto 0) => \tmp_6_fu_401_p4__0\(13 downto 12),
      S(3) => '0',
      S(2) => \tmp_reg_664[0]_i_2_n_7\,
      S(1) => \tmp_reg_664[0]_i_3_n_7\,
      S(0) => \tmp_reg_664[0]_i_4_n_7\
    );
widthloop_fu_249_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => widthloop_fu_249_p2_carry_n_7,
      CO(2) => widthloop_fu_249_p2_carry_n_8,
      CO(1) => widthloop_fu_249_p2_carry_n_9,
      CO(0) => widthloop_fu_249_p2_carry_n_10,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Q(1),
      DI(0) => '0',
      O(3 downto 0) => widthloop_fu_249_p2(3 downto 0),
      S(3 downto 2) => Q(3 downto 2),
      S(1) => widthloop_fu_249_p2_carry_i_1_n_7,
      S(0) => Q(0)
    );
\widthloop_fu_249_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => widthloop_fu_249_p2_carry_n_7,
      CO(3) => \widthloop_fu_249_p2_carry__0_n_7\,
      CO(2) => \widthloop_fu_249_p2_carry__0_n_8\,
      CO(1) => \widthloop_fu_249_p2_carry__0_n_9\,
      CO(0) => \widthloop_fu_249_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => widthloop_fu_249_p2(7 downto 4),
      S(3 downto 0) => Q(7 downto 4)
    );
\widthloop_fu_249_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \widthloop_fu_249_p2_carry__0_n_7\,
      CO(3) => \widthloop_fu_249_p2_carry__1_n_7\,
      CO(2) => \widthloop_fu_249_p2_carry__1_n_8\,
      CO(1) => \widthloop_fu_249_p2_carry__1_n_9\,
      CO(0) => \widthloop_fu_249_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => widthloop_fu_249_p2(11 downto 8),
      S(3 downto 0) => Q(11 downto 8)
    );
\widthloop_fu_249_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \widthloop_fu_249_p2_carry__1_n_7\,
      CO(3) => \widthloop_fu_249_p2_carry__2_n_7\,
      CO(2) => \widthloop_fu_249_p2_carry__2_n_8\,
      CO(1) => \widthloop_fu_249_p2_carry__2_n_9\,
      CO(0) => \widthloop_fu_249_p2_carry__2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => widthloop_fu_249_p2(15 downto 12),
      S(3 downto 0) => Q(15 downto 12)
    );
widthloop_fu_249_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => widthloop_fu_249_p2_carry_i_1_n_7
    );
\widthloop_reg_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(0),
      Q => widthloop_reg_618(0),
      R => '0'
    );
\widthloop_reg_618_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(10),
      Q => widthloop_reg_618(10),
      R => '0'
    );
\widthloop_reg_618_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(11),
      Q => widthloop_reg_618(11),
      R => '0'
    );
\widthloop_reg_618_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(12),
      Q => widthloop_reg_618(12),
      R => '0'
    );
\widthloop_reg_618_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(13),
      Q => widthloop_reg_618(13),
      R => '0'
    );
\widthloop_reg_618_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(14),
      Q => widthloop_reg_618(14),
      R => '0'
    );
\widthloop_reg_618_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(15),
      Q => widthloop_reg_618(15),
      R => '0'
    );
\widthloop_reg_618_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(16),
      Q => widthloop_reg_618(16),
      R => '0'
    );
\widthloop_reg_618_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \widthloop_fu_249_p2_carry__2_n_7\,
      CO(3 downto 1) => \NLW_widthloop_reg_618_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => widthloop_fu_249_p2(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_widthloop_reg_618_reg[16]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\widthloop_reg_618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(1),
      Q => widthloop_reg_618(1),
      R => '0'
    );
\widthloop_reg_618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(2),
      Q => widthloop_reg_618(2),
      R => '0'
    );
\widthloop_reg_618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(3),
      Q => widthloop_reg_618(3),
      R => '0'
    );
\widthloop_reg_618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(4),
      Q => widthloop_reg_618(4),
      R => '0'
    );
\widthloop_reg_618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(5),
      Q => widthloop_reg_618(5),
      R => '0'
    );
\widthloop_reg_618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(6),
      Q => widthloop_reg_618(6),
      R => '0'
    );
\widthloop_reg_618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(7),
      Q => widthloop_reg_618(7),
      R => '0'
    );
\widthloop_reg_618_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(8),
      Q => widthloop_reg_618(8),
      R => '0'
    );
\widthloop_reg_618_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => widthloop_fu_249_p2(9),
      Q => widthloop_reg_618(9),
      R => '0'
    );
y_1_fu_360_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y_1_fu_360_p2_carry_n_7,
      CO(2) => y_1_fu_360_p2_carry_n_8,
      CO(1) => y_1_fu_360_p2_carry_n_9,
      CO(0) => y_1_fu_360_p2_carry_n_10,
      CYINIT => i_fu_96_reg(0),
      DI(3 downto 0) => \tmp_6_fu_401_p4__0\(3 downto 0),
      O(3 downto 0) => NLW_y_1_fu_360_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => y_1_fu_360_p2_carry_i_2_n_7,
      S(2) => y_1_fu_360_p2_carry_i_3_n_7,
      S(1) => y_1_fu_360_p2_carry_i_4_n_7,
      S(0) => y_1_fu_360_p2_carry_i_5_n_7
    );
\y_1_fu_360_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y_1_fu_360_p2_carry_n_7,
      CO(3) => \y_1_fu_360_p2_carry__0_n_7\,
      CO(2) => \y_1_fu_360_p2_carry__0_n_8\,
      CO(1) => \y_1_fu_360_p2_carry__0_n_9\,
      CO(0) => \y_1_fu_360_p2_carry__0_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_6_fu_401_p4__0\(7 downto 4),
      O(3 downto 0) => \NLW_y_1_fu_360_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_fu_360_p2_carry__0_i_2_n_7\,
      S(2) => \y_1_fu_360_p2_carry__0_i_3_n_7\,
      S(1) => \y_1_fu_360_p2_carry__0_i_4_n_7\,
      S(0) => \y_1_fu_360_p2_carry__0_i_5_n_7\
    );
\y_1_fu_360_p2_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => y_1_fu_360_p2_carry_i_1_n_7,
      CO(3) => \y_1_fu_360_p2_carry__0_i_1_n_7\,
      CO(2) => \y_1_fu_360_p2_carry__0_i_1_n_8\,
      CO(1) => \y_1_fu_360_p2_carry__0_i_1_n_9\,
      CO(0) => \y_1_fu_360_p2_carry__0_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \i_fu_96_reg__0\(8 downto 5),
      O(3 downto 0) => \tmp_6_fu_401_p4__0\(7 downto 4),
      S(3) => \y_1_fu_360_p2_carry__0_i_6_n_7\,
      S(2) => \y_1_fu_360_p2_carry__0_i_7_n_7\,
      S(1) => \y_1_fu_360_p2_carry__0_i_8_n_7\,
      S(0) => \y_1_fu_360_p2_carry__0_i_9_n_7\
    );
\y_1_fu_360_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(7),
      O => \y_1_fu_360_p2_carry__0_i_2_n_7\
    );
\y_1_fu_360_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(6),
      O => \y_1_fu_360_p2_carry__0_i_3_n_7\
    );
\y_1_fu_360_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(5),
      O => \y_1_fu_360_p2_carry__0_i_4_n_7\
    );
\y_1_fu_360_p2_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(4),
      O => \y_1_fu_360_p2_carry__0_i_5_n_7\
    );
\y_1_fu_360_p2_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(8),
      O => \y_1_fu_360_p2_carry__0_i_6_n_7\
    );
\y_1_fu_360_p2_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(7),
      O => \y_1_fu_360_p2_carry__0_i_7_n_7\
    );
\y_1_fu_360_p2_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(6),
      O => \y_1_fu_360_p2_carry__0_i_8_n_7\
    );
\y_1_fu_360_p2_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(5),
      O => \y_1_fu_360_p2_carry__0_i_9_n_7\
    );
\y_1_fu_360_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_fu_360_p2_carry__0_n_7\,
      CO(3) => \y_1_fu_360_p2_carry__1_n_7\,
      CO(2) => \y_1_fu_360_p2_carry__1_n_8\,
      CO(1) => \y_1_fu_360_p2_carry__1_n_9\,
      CO(0) => \y_1_fu_360_p2_carry__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_6_fu_401_p4__0\(11 downto 8),
      O(3 downto 0) => \NLW_y_1_fu_360_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_fu_360_p2_carry__1_i_2_n_7\,
      S(2) => \y_1_fu_360_p2_carry__1_i_3_n_7\,
      S(1) => \y_1_fu_360_p2_carry__1_i_4_n_7\,
      S(0) => \y_1_fu_360_p2_carry__1_i_5_n_7\
    );
\y_1_fu_360_p2_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_fu_360_p2_carry__0_i_1_n_7\,
      CO(3) => \y_1_fu_360_p2_carry__1_i_1_n_7\,
      CO(2) => \y_1_fu_360_p2_carry__1_i_1_n_8\,
      CO(1) => \y_1_fu_360_p2_carry__1_i_1_n_9\,
      CO(0) => \y_1_fu_360_p2_carry__1_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \i_fu_96_reg__0\(12 downto 9),
      O(3 downto 0) => \tmp_6_fu_401_p4__0\(11 downto 8),
      S(3) => \y_1_fu_360_p2_carry__1_i_6_n_7\,
      S(2) => \y_1_fu_360_p2_carry__1_i_7_n_7\,
      S(1) => \y_1_fu_360_p2_carry__1_i_8_n_7\,
      S(0) => \y_1_fu_360_p2_carry__1_i_9_n_7\
    );
\y_1_fu_360_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(11),
      O => \y_1_fu_360_p2_carry__1_i_2_n_7\
    );
\y_1_fu_360_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(10),
      O => \y_1_fu_360_p2_carry__1_i_3_n_7\
    );
\y_1_fu_360_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(9),
      O => \y_1_fu_360_p2_carry__1_i_4_n_7\
    );
\y_1_fu_360_p2_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(8),
      O => \y_1_fu_360_p2_carry__1_i_5_n_7\
    );
\y_1_fu_360_p2_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(12),
      O => \y_1_fu_360_p2_carry__1_i_6_n_7\
    );
\y_1_fu_360_p2_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(11),
      O => \y_1_fu_360_p2_carry__1_i_7_n_7\
    );
\y_1_fu_360_p2_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(10),
      O => \y_1_fu_360_p2_carry__1_i_8_n_7\
    );
\y_1_fu_360_p2_carry__1_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(9),
      O => \y_1_fu_360_p2_carry__1_i_9_n_7\
    );
\y_1_fu_360_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_fu_360_p2_carry__1_n_7\,
      CO(3) => \NLW_y_1_fu_360_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \y_1_fu_360_p2_carry__2_n_8\,
      CO(1) => \y_1_fu_360_p2_carry__2_n_9\,
      CO(0) => \y_1_fu_360_p2_carry__2_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_6_fu_401_p4__0\(13 downto 12),
      O(3) => y_1_fu_360_p2(16),
      O(2 downto 0) => \NLW_y_1_fu_360_p2_carry__2_O_UNCONNECTED\(2 downto 0),
      S(3) => '1',
      S(2) => \y_1_fu_360_p2_carry__2_i_1_n_7\,
      S(1) => \y_1_fu_360_p2_carry__2_i_2_n_7\,
      S(0) => \y_1_fu_360_p2_carry__2_i_3_n_7\
    );
\y_1_fu_360_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_6_fu_401_p4(14),
      O => \y_1_fu_360_p2_carry__2_i_1_n_7\
    );
\y_1_fu_360_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(13),
      O => \y_1_fu_360_p2_carry__2_i_2_n_7\
    );
\y_1_fu_360_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(12),
      O => \y_1_fu_360_p2_carry__2_i_3_n_7\
    );
y_1_fu_360_p2_carry_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y_1_fu_360_p2_carry_i_1_n_7,
      CO(2) => y_1_fu_360_p2_carry_i_1_n_8,
      CO(1) => y_1_fu_360_p2_carry_i_1_n_9,
      CO(0) => y_1_fu_360_p2_carry_i_1_n_10,
      CYINIT => '0',
      DI(3 downto 1) => \i_fu_96_reg__0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => \tmp_6_fu_401_p4__0\(3 downto 0),
      S(3) => y_1_fu_360_p2_carry_i_6_n_7,
      S(2) => y_1_fu_360_p2_carry_i_7_n_7,
      S(1) => y_1_fu_360_p2_carry_i_8_n_7,
      S(0) => i_fu_96_reg(1)
    );
y_1_fu_360_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(3),
      O => y_1_fu_360_p2_carry_i_2_n_7
    );
y_1_fu_360_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(2),
      O => y_1_fu_360_p2_carry_i_3_n_7
    );
y_1_fu_360_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(1),
      O => y_1_fu_360_p2_carry_i_4_n_7
    );
y_1_fu_360_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_6_fu_401_p4__0\(0),
      O => y_1_fu_360_p2_carry_i_5_n_7
    );
y_1_fu_360_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(4),
      O => y_1_fu_360_p2_carry_i_6_n_7
    );
y_1_fu_360_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(3),
      O => y_1_fu_360_p2_carry_i_7_n_7
    );
y_1_fu_360_p2_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_96_reg__0\(2),
      O => y_1_fu_360_p2_carry_i_8_n_7
    );
\zext_ln695_reg_605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(0),
      Q => zext_ln695_reg_605(0),
      R => '0'
    );
\zext_ln695_reg_605_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(10),
      Q => zext_ln695_reg_605(10),
      R => '0'
    );
\zext_ln695_reg_605_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(11),
      Q => zext_ln695_reg_605(11),
      R => '0'
    );
\zext_ln695_reg_605_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(12),
      Q => zext_ln695_reg_605(12),
      R => '0'
    );
\zext_ln695_reg_605_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(13),
      Q => zext_ln695_reg_605(13),
      R => '0'
    );
\zext_ln695_reg_605_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(14),
      Q => zext_ln695_reg_605(14),
      R => '0'
    );
\zext_ln695_reg_605_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(15),
      Q => zext_ln695_reg_605(15),
      R => '0'
    );
\zext_ln695_reg_605_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(1),
      Q => zext_ln695_reg_605(1),
      R => '0'
    );
\zext_ln695_reg_605_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(2),
      Q => zext_ln695_reg_605(2),
      R => '0'
    );
\zext_ln695_reg_605_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(3),
      Q => zext_ln695_reg_605(3),
      R => '0'
    );
\zext_ln695_reg_605_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(4),
      Q => zext_ln695_reg_605(4),
      R => '0'
    );
\zext_ln695_reg_605_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(5),
      Q => zext_ln695_reg_605(5),
      R => '0'
    );
\zext_ln695_reg_605_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(6),
      Q => zext_ln695_reg_605(6),
      R => '0'
    );
\zext_ln695_reg_605_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(7),
      Q => zext_ln695_reg_605(7),
      R => '0'
    );
\zext_ln695_reg_605_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(8),
      Q => zext_ln695_reg_605(8),
      R => '0'
    );
\zext_ln695_reg_605_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \zext_ln695_reg_605_reg[15]_0\(9),
      Q => zext_ln695_reg_605(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is
  port (
    tmp_2_reg_919 : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read : out STD_LOGIC;
    ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read : out STD_LOGIC;
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    mOutPtr18_out : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_reg_entry_proc_U0_ap_ready_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    we0 : out STD_LOGIC;
    k_buf_2_load_reg_9430 : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_21_reg_1535_reg[19]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgOutput_data_full_n : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    filter_TVALID : in STD_LOGIC;
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start : in STD_LOGIC;
    imgInput_cols_c_empty_n : in STD_LOGIC;
    shift_c_empty_n : in STD_LOGIC;
    imgInput_rows_c_empty_n : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n : in STD_LOGIC;
    \src_kernel_win_10_reg_948_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_src_mat_cols_load24_fu_126_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    filter_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s is
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln833_fu_215_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln834_fu_300_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__2_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_7 : STD_LOGIC;
  signal \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\ : STD_LOGIC;
  signal filter_TDATA_int_regslice : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal first_iter_0_reg_158 : STD_LOGIC;
  signal grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg : STD_LOGIC;
  signal grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_n_25 : STD_LOGIC;
  signal i_fu_78 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal icmp_ln833_reg_485 : STD_LOGIC;
  signal img_height_reg_530 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_width_reg_525 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal indvar_flatten_fu_82_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal j_fu_74 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lfilter_1_fu_90 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_1_fu_900 : STD_LOGIC;
  signal lfilter_2_fu_94 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_2_fu_940 : STD_LOGIC;
  signal lfilter_3_fu_98 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_3_fu_980 : STD_LOGIC;
  signal lfilter_4_fu_102 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_4_fu_1020 : STD_LOGIC;
  signal lfilter_5_fu_106 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_5_fu_1060 : STD_LOGIC;
  signal lfilter_6_fu_110 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_6_fu_1100 : STD_LOGIC;
  signal lfilter_7_fu_114 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_7_fu_1140 : STD_LOGIC;
  signal lfilter_8_fu_118 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_8_fu_1180 : STD_LOGIC;
  signal lfilter_fu_86 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lfilter_fu_860 : STD_LOGIC;
  signal p_shift_load26_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_src_mat_cols_load24_fu_126 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_src_mat_rows_load22_fu_122 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal regslice_both_filter_U_n_18 : STD_LOGIC;
  signal regslice_both_filter_U_n_19 : STD_LOGIC;
  signal regslice_both_filter_U_n_21 : STD_LOGIC;
  signal regslice_both_filter_U_n_24 : STD_LOGIC;
  signal regslice_both_filter_U_n_8 : STD_LOGIC;
  signal select_ln833_1_fu_247_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair193";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_78[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \i_fu_78[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_82[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \j_fu_74[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \j_fu_74[1]_i_3\ : label is "soft_lutpair196";
begin
  Q(0) <= \^q\(0);
  filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read <= \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\;
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(0),
      I1 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      I2 => \ap_CS_fsm[1]_i_2_n_7\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_7,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => regslice_both_filter_U_n_21,
      I4 => ap_condition_pp0_exit_iter0_state2,
      O => \ap_CS_fsm[1]_i_2_n_7\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22300000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => regslice_both_filter_U_n_21,
      I2 => ap_enable_reg_pp0_iter1_reg_n_7,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[2]_i_1__2_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__2_n_7\,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_filter_U_n_19,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A2A2A2A2A2A2A"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => first_iter_0_reg_158,
      I2 => ap_enable_reg_pp0_iter1_reg_n_7,
      I3 => imgInput_cols_c_empty_n,
      I4 => shift_c_empty_n,
      I5 => imgInput_rows_c_empty_n,
      O => ap_enable_reg_pp0_iter1_i_2_n_7
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_filter_U_n_8,
      Q => ap_enable_reg_pp0_iter1_reg_n_7,
      R => '0'
    );
\first_iter_0_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_filter_U_n_18,
      Q => first_iter_0_reg_158,
      R => '0'
    );
grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      Q(15 downto 0) => img_width_reg_525(15 downto 0),
      \SRL_SIG_reg[1][0]\(2) => ap_CS_fsm_state5,
      \SRL_SIG_reg[1][0]\(1) => ap_CS_fsm_state4,
      \SRL_SIG_reg[1][0]\(0) => \^q\(0),
      WEA(0) => WEA(0),
      address0(11 downto 0) => address0(11 downto 0),
      address1(11 downto 0) => address1(11 downto 0),
      \ap_CS_fsm_reg[2]_0\ => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_n_25,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => ap_sync_reg_entry_proc_U0_ap_ready_reg,
      ce0 => ce0,
      ce1 => ce1,
      empty_n_reg => empty_n_reg,
      filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      full_n_reg => full_n_reg,
      grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
      \icmp_ln709_reg_892_reg[0]\ => grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read,
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgOutput_data_full_n => imgOutput_data_full_n,
      k_buf_2_load_reg_9430 => k_buf_2_load_reg_9430,
      mOutPtr(0) => mOutPtr(0),
      mOutPtr0 => mOutPtr0,
      mOutPtr17_out => mOutPtr17_out,
      mOutPtr18_out => mOutPtr18_out,
      \p_kernel_filter_1_1_val_int_reg_reg[15]\(15 downto 0) => lfilter_fu_86(15 downto 0),
      \p_kernel_filter_1_2_val_int_reg_reg[15]\(15 downto 0) => lfilter_2_fu_94(15 downto 0),
      \p_kernel_filter_2_2_val_int_reg_reg[15]\(15 downto 0) => lfilter_8_fu_118(15 downto 0),
      p_reg_reg(15 downto 0) => lfilter_4_fu_102(15 downto 0),
      p_reg_reg_0(15 downto 0) => lfilter_1_fu_90(15 downto 0),
      p_reg_reg_1(15 downto 0) => lfilter_6_fu_110(15 downto 0),
      push => push,
      push_0 => push_0,
      q0(23 downto 0) => q0(23 downto 0),
      q1(23 downto 0) => q1(23 downto 0),
      \shift_int_reg_reg[7]\(7 downto 0) => p_shift_load26_fu_130(7 downto 0),
      \src_kernel_win_10_reg_948_reg[23]\(23 downto 0) => \src_kernel_win_10_reg_948_reg[23]\(23 downto 0),
      start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      temp_3_reg_1302_reg(15 downto 0) => lfilter_5_fu_106(15 downto 0),
      temp_7_reg_1331_reg(15 downto 0) => lfilter_7_fu_114(15 downto 0),
      temp_reg_1297_reg(15 downto 0) => lfilter_3_fu_98(15 downto 0),
      \tmp_21_reg_1535_reg[19]\(23 downto 0) => \tmp_21_reg_1535_reg[19]\(23 downto 0),
      tmp_2_reg_919 => tmp_2_reg_919,
      we0 => we0,
      \zext_ln695_reg_605_reg[15]_0\(15 downto 0) => img_height_reg_530(15 downto 0)
    );
grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_n_25,
      Q => grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_78[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_78(0),
      I1 => j_fu_74(0),
      I2 => j_fu_74(1),
      O => select_ln833_1_fu_247_p3(0)
    );
\i_fu_78[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_78(1),
      I1 => j_fu_74(1),
      I2 => j_fu_74(0),
      I3 => i_fu_78(0),
      O => select_ln833_1_fu_247_p3(1)
    );
\i_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => select_ln833_1_fu_247_p3(0),
      Q => i_fu_78(0),
      R => SR(0)
    );
\i_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => select_ln833_1_fu_247_p3(1),
      Q => i_fu_78(1),
      R => SR(0)
    );
\icmp_ln833_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_filter_U_n_24,
      Q => icmp_ln833_reg_485,
      R => '0'
    );
\img_height_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(0),
      Q => img_height_reg_530(0),
      R => '0'
    );
\img_height_reg_530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(10),
      Q => img_height_reg_530(10),
      R => '0'
    );
\img_height_reg_530_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(11),
      Q => img_height_reg_530(11),
      R => '0'
    );
\img_height_reg_530_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(12),
      Q => img_height_reg_530(12),
      R => '0'
    );
\img_height_reg_530_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(13),
      Q => img_height_reg_530(13),
      R => '0'
    );
\img_height_reg_530_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(14),
      Q => img_height_reg_530(14),
      R => '0'
    );
\img_height_reg_530_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(15),
      Q => img_height_reg_530(15),
      R => '0'
    );
\img_height_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(1),
      Q => img_height_reg_530(1),
      R => '0'
    );
\img_height_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(2),
      Q => img_height_reg_530(2),
      R => '0'
    );
\img_height_reg_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(3),
      Q => img_height_reg_530(3),
      R => '0'
    );
\img_height_reg_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(4),
      Q => img_height_reg_530(4),
      R => '0'
    );
\img_height_reg_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(5),
      Q => img_height_reg_530(5),
      R => '0'
    );
\img_height_reg_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(6),
      Q => img_height_reg_530(6),
      R => '0'
    );
\img_height_reg_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(7),
      Q => img_height_reg_530(7),
      R => '0'
    );
\img_height_reg_530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(8),
      Q => img_height_reg_530(8),
      R => '0'
    );
\img_height_reg_530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_rows_load22_fu_122(9),
      Q => img_height_reg_530(9),
      R => '0'
    );
\img_width_reg_525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(0),
      Q => img_width_reg_525(0),
      R => '0'
    );
\img_width_reg_525_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(10),
      Q => img_width_reg_525(10),
      R => '0'
    );
\img_width_reg_525_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(11),
      Q => img_width_reg_525(11),
      R => '0'
    );
\img_width_reg_525_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(12),
      Q => img_width_reg_525(12),
      R => '0'
    );
\img_width_reg_525_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(13),
      Q => img_width_reg_525(13),
      R => '0'
    );
\img_width_reg_525_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(14),
      Q => img_width_reg_525(14),
      R => '0'
    );
\img_width_reg_525_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(15),
      Q => img_width_reg_525(15),
      R => '0'
    );
\img_width_reg_525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(1),
      Q => img_width_reg_525(1),
      R => '0'
    );
\img_width_reg_525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(2),
      Q => img_width_reg_525(2),
      R => '0'
    );
\img_width_reg_525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(3),
      Q => img_width_reg_525(3),
      R => '0'
    );
\img_width_reg_525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(4),
      Q => img_width_reg_525(4),
      R => '0'
    );
\img_width_reg_525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(5),
      Q => img_width_reg_525(5),
      R => '0'
    );
\img_width_reg_525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(6),
      Q => img_width_reg_525(6),
      R => '0'
    );
\img_width_reg_525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(7),
      Q => img_width_reg_525(7),
      R => '0'
    );
\img_width_reg_525_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(8),
      Q => img_width_reg_525(8),
      R => '0'
    );
\img_width_reg_525_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_src_mat_cols_load24_fu_126(9),
      Q => img_width_reg_525(9),
      R => '0'
    );
\indvar_flatten_fu_82[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_fu_82_reg(0),
      O => add_ln833_fu_215_p2(0)
    );
\indvar_flatten_fu_82[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_fu_82_reg(1),
      I1 => indvar_flatten_fu_82_reg(0),
      O => add_ln833_fu_215_p2(1)
    );
\indvar_flatten_fu_82[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_fu_82_reg(2),
      I1 => indvar_flatten_fu_82_reg(0),
      I2 => indvar_flatten_fu_82_reg(1),
      O => add_ln833_fu_215_p2(2)
    );
\indvar_flatten_fu_82[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_fu_82_reg(3),
      I1 => indvar_flatten_fu_82_reg(1),
      I2 => indvar_flatten_fu_82_reg(0),
      I3 => indvar_flatten_fu_82_reg(2),
      O => add_ln833_fu_215_p2(3)
    );
\indvar_flatten_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => add_ln833_fu_215_p2(0),
      Q => indvar_flatten_fu_82_reg(0),
      R => SR(0)
    );
\indvar_flatten_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => add_ln833_fu_215_p2(1),
      Q => indvar_flatten_fu_82_reg(1),
      R => SR(0)
    );
\indvar_flatten_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => add_ln833_fu_215_p2(2),
      Q => indvar_flatten_fu_82_reg(2),
      R => SR(0)
    );
\indvar_flatten_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => add_ln833_fu_215_p2(3),
      Q => indvar_flatten_fu_82_reg(3),
      R => SR(0)
    );
\j_fu_74[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => j_fu_74(1),
      I1 => j_fu_74(0),
      O => add_ln834_fu_300_p2(0)
    );
\j_fu_74[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_fu_74(1),
      I1 => j_fu_74(0),
      O => add_ln834_fu_300_p2(1)
    );
\j_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => add_ln834_fu_300_p2(0),
      Q => j_fu_74(0),
      R => SR(0)
    );
\j_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => add_ln834_fu_300_p2(1),
      Q => j_fu_74(1),
      R => SR(0)
    );
\lfilter_1_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_1_fu_90(0),
      R => '0'
    );
\lfilter_1_fu_90_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_1_fu_90(10),
      R => '0'
    );
\lfilter_1_fu_90_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_1_fu_90(11),
      R => '0'
    );
\lfilter_1_fu_90_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_1_fu_90(12),
      R => '0'
    );
\lfilter_1_fu_90_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_1_fu_90(13),
      R => '0'
    );
\lfilter_1_fu_90_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_1_fu_90(14),
      R => '0'
    );
\lfilter_1_fu_90_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_1_fu_90(15),
      R => '0'
    );
\lfilter_1_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_1_fu_90(1),
      R => '0'
    );
\lfilter_1_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_1_fu_90(2),
      R => '0'
    );
\lfilter_1_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_1_fu_90(3),
      R => '0'
    );
\lfilter_1_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_1_fu_90(4),
      R => '0'
    );
\lfilter_1_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_1_fu_90(5),
      R => '0'
    );
\lfilter_1_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_1_fu_90(6),
      R => '0'
    );
\lfilter_1_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_1_fu_90(7),
      R => '0'
    );
\lfilter_1_fu_90_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_1_fu_90(8),
      R => '0'
    );
\lfilter_1_fu_90_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_1_fu_900,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_1_fu_90(9),
      R => '0'
    );
\lfilter_2_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_2_fu_94(0),
      R => '0'
    );
\lfilter_2_fu_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_2_fu_94(10),
      R => '0'
    );
\lfilter_2_fu_94_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_2_fu_94(11),
      R => '0'
    );
\lfilter_2_fu_94_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_2_fu_94(12),
      R => '0'
    );
\lfilter_2_fu_94_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_2_fu_94(13),
      R => '0'
    );
\lfilter_2_fu_94_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_2_fu_94(14),
      R => '0'
    );
\lfilter_2_fu_94_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_2_fu_94(15),
      R => '0'
    );
\lfilter_2_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_2_fu_94(1),
      R => '0'
    );
\lfilter_2_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_2_fu_94(2),
      R => '0'
    );
\lfilter_2_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_2_fu_94(3),
      R => '0'
    );
\lfilter_2_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_2_fu_94(4),
      R => '0'
    );
\lfilter_2_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_2_fu_94(5),
      R => '0'
    );
\lfilter_2_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_2_fu_94(6),
      R => '0'
    );
\lfilter_2_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_2_fu_94(7),
      R => '0'
    );
\lfilter_2_fu_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_2_fu_94(8),
      R => '0'
    );
\lfilter_2_fu_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_2_fu_940,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_2_fu_94(9),
      R => '0'
    );
\lfilter_3_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_3_fu_98(0),
      R => '0'
    );
\lfilter_3_fu_98_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_3_fu_98(10),
      R => '0'
    );
\lfilter_3_fu_98_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_3_fu_98(11),
      R => '0'
    );
\lfilter_3_fu_98_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_3_fu_98(12),
      R => '0'
    );
\lfilter_3_fu_98_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_3_fu_98(13),
      R => '0'
    );
\lfilter_3_fu_98_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_3_fu_98(14),
      R => '0'
    );
\lfilter_3_fu_98_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_3_fu_98(15),
      R => '0'
    );
\lfilter_3_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_3_fu_98(1),
      R => '0'
    );
\lfilter_3_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_3_fu_98(2),
      R => '0'
    );
\lfilter_3_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_3_fu_98(3),
      R => '0'
    );
\lfilter_3_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_3_fu_98(4),
      R => '0'
    );
\lfilter_3_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_3_fu_98(5),
      R => '0'
    );
\lfilter_3_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_3_fu_98(6),
      R => '0'
    );
\lfilter_3_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_3_fu_98(7),
      R => '0'
    );
\lfilter_3_fu_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_3_fu_98(8),
      R => '0'
    );
\lfilter_3_fu_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_3_fu_980,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_3_fu_98(9),
      R => '0'
    );
\lfilter_4_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_4_fu_102(0),
      R => '0'
    );
\lfilter_4_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_4_fu_102(10),
      R => '0'
    );
\lfilter_4_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_4_fu_102(11),
      R => '0'
    );
\lfilter_4_fu_102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_4_fu_102(12),
      R => '0'
    );
\lfilter_4_fu_102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_4_fu_102(13),
      R => '0'
    );
\lfilter_4_fu_102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_4_fu_102(14),
      R => '0'
    );
\lfilter_4_fu_102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_4_fu_102(15),
      R => '0'
    );
\lfilter_4_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_4_fu_102(1),
      R => '0'
    );
\lfilter_4_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_4_fu_102(2),
      R => '0'
    );
\lfilter_4_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_4_fu_102(3),
      R => '0'
    );
\lfilter_4_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_4_fu_102(4),
      R => '0'
    );
\lfilter_4_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_4_fu_102(5),
      R => '0'
    );
\lfilter_4_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_4_fu_102(6),
      R => '0'
    );
\lfilter_4_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_4_fu_102(7),
      R => '0'
    );
\lfilter_4_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_4_fu_102(8),
      R => '0'
    );
\lfilter_4_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_4_fu_1020,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_4_fu_102(9),
      R => '0'
    );
\lfilter_5_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_5_fu_106(0),
      R => '0'
    );
\lfilter_5_fu_106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_5_fu_106(10),
      R => '0'
    );
\lfilter_5_fu_106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_5_fu_106(11),
      R => '0'
    );
\lfilter_5_fu_106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_5_fu_106(12),
      R => '0'
    );
\lfilter_5_fu_106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_5_fu_106(13),
      R => '0'
    );
\lfilter_5_fu_106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_5_fu_106(14),
      R => '0'
    );
\lfilter_5_fu_106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_5_fu_106(15),
      R => '0'
    );
\lfilter_5_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_5_fu_106(1),
      R => '0'
    );
\lfilter_5_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_5_fu_106(2),
      R => '0'
    );
\lfilter_5_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_5_fu_106(3),
      R => '0'
    );
\lfilter_5_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_5_fu_106(4),
      R => '0'
    );
\lfilter_5_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_5_fu_106(5),
      R => '0'
    );
\lfilter_5_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_5_fu_106(6),
      R => '0'
    );
\lfilter_5_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_5_fu_106(7),
      R => '0'
    );
\lfilter_5_fu_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_5_fu_106(8),
      R => '0'
    );
\lfilter_5_fu_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_5_fu_1060,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_5_fu_106(9),
      R => '0'
    );
\lfilter_6_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_6_fu_110(0),
      R => '0'
    );
\lfilter_6_fu_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_6_fu_110(10),
      R => '0'
    );
\lfilter_6_fu_110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_6_fu_110(11),
      R => '0'
    );
\lfilter_6_fu_110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_6_fu_110(12),
      R => '0'
    );
\lfilter_6_fu_110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_6_fu_110(13),
      R => '0'
    );
\lfilter_6_fu_110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_6_fu_110(14),
      R => '0'
    );
\lfilter_6_fu_110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_6_fu_110(15),
      R => '0'
    );
\lfilter_6_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_6_fu_110(1),
      R => '0'
    );
\lfilter_6_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_6_fu_110(2),
      R => '0'
    );
\lfilter_6_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_6_fu_110(3),
      R => '0'
    );
\lfilter_6_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_6_fu_110(4),
      R => '0'
    );
\lfilter_6_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_6_fu_110(5),
      R => '0'
    );
\lfilter_6_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_6_fu_110(6),
      R => '0'
    );
\lfilter_6_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_6_fu_110(7),
      R => '0'
    );
\lfilter_6_fu_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_6_fu_110(8),
      R => '0'
    );
\lfilter_6_fu_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_6_fu_1100,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_6_fu_110(9),
      R => '0'
    );
\lfilter_7_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_7_fu_114(0),
      R => '0'
    );
\lfilter_7_fu_114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_7_fu_114(10),
      R => '0'
    );
\lfilter_7_fu_114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_7_fu_114(11),
      R => '0'
    );
\lfilter_7_fu_114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_7_fu_114(12),
      R => '0'
    );
\lfilter_7_fu_114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_7_fu_114(13),
      R => '0'
    );
\lfilter_7_fu_114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_7_fu_114(14),
      R => '0'
    );
\lfilter_7_fu_114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_7_fu_114(15),
      R => '0'
    );
\lfilter_7_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_7_fu_114(1),
      R => '0'
    );
\lfilter_7_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_7_fu_114(2),
      R => '0'
    );
\lfilter_7_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_7_fu_114(3),
      R => '0'
    );
\lfilter_7_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_7_fu_114(4),
      R => '0'
    );
\lfilter_7_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_7_fu_114(5),
      R => '0'
    );
\lfilter_7_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_7_fu_114(6),
      R => '0'
    );
\lfilter_7_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_7_fu_114(7),
      R => '0'
    );
\lfilter_7_fu_114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_7_fu_114(8),
      R => '0'
    );
\lfilter_7_fu_114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_7_fu_1140,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_7_fu_114(9),
      R => '0'
    );
\lfilter_8_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_8_fu_118(0),
      R => '0'
    );
\lfilter_8_fu_118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_8_fu_118(10),
      R => '0'
    );
\lfilter_8_fu_118_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_8_fu_118(11),
      R => '0'
    );
\lfilter_8_fu_118_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_8_fu_118(12),
      R => '0'
    );
\lfilter_8_fu_118_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_8_fu_118(13),
      R => '0'
    );
\lfilter_8_fu_118_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_8_fu_118(14),
      R => '0'
    );
\lfilter_8_fu_118_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_8_fu_118(15),
      R => '0'
    );
\lfilter_8_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_8_fu_118(1),
      R => '0'
    );
\lfilter_8_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_8_fu_118(2),
      R => '0'
    );
\lfilter_8_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_8_fu_118(3),
      R => '0'
    );
\lfilter_8_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_8_fu_118(4),
      R => '0'
    );
\lfilter_8_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_8_fu_118(5),
      R => '0'
    );
\lfilter_8_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_8_fu_118(6),
      R => '0'
    );
\lfilter_8_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_8_fu_118(7),
      R => '0'
    );
\lfilter_8_fu_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_8_fu_118(8),
      R => '0'
    );
\lfilter_8_fu_118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_8_fu_1180,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_8_fu_118(9),
      R => '0'
    );
\lfilter_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(0),
      Q => lfilter_fu_86(0),
      R => '0'
    );
\lfilter_fu_86_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(10),
      Q => lfilter_fu_86(10),
      R => '0'
    );
\lfilter_fu_86_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(11),
      Q => lfilter_fu_86(11),
      R => '0'
    );
\lfilter_fu_86_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(12),
      Q => lfilter_fu_86(12),
      R => '0'
    );
\lfilter_fu_86_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(13),
      Q => lfilter_fu_86(13),
      R => '0'
    );
\lfilter_fu_86_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(14),
      Q => lfilter_fu_86(14),
      R => '0'
    );
\lfilter_fu_86_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(15),
      Q => lfilter_fu_86(15),
      R => '0'
    );
\lfilter_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(1),
      Q => lfilter_fu_86(1),
      R => '0'
    );
\lfilter_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(2),
      Q => lfilter_fu_86(2),
      R => '0'
    );
\lfilter_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(3),
      Q => lfilter_fu_86(3),
      R => '0'
    );
\lfilter_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(4),
      Q => lfilter_fu_86(4),
      R => '0'
    );
\lfilter_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(5),
      Q => lfilter_fu_86(5),
      R => '0'
    );
\lfilter_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(6),
      Q => lfilter_fu_86(6),
      R => '0'
    );
\lfilter_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(7),
      Q => lfilter_fu_86(7),
      R => '0'
    );
\lfilter_fu_86_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(8),
      Q => lfilter_fu_86(8),
      R => '0'
    );
\lfilter_fu_86_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lfilter_fu_860,
      D => filter_TDATA_int_regslice(9),
      Q => lfilter_fu_86(9),
      R => '0'
    );
\p_shift_load26_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \out\(0),
      Q => p_shift_load26_fu_130(0),
      R => '0'
    );
\p_shift_load26_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \out\(1),
      Q => p_shift_load26_fu_130(1),
      R => '0'
    );
\p_shift_load26_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \out\(2),
      Q => p_shift_load26_fu_130(2),
      R => '0'
    );
\p_shift_load26_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \out\(3),
      Q => p_shift_load26_fu_130(3),
      R => '0'
    );
\p_shift_load26_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \out\(4),
      Q => p_shift_load26_fu_130(4),
      R => '0'
    );
\p_shift_load26_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \out\(5),
      Q => p_shift_load26_fu_130(5),
      R => '0'
    );
\p_shift_load26_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \out\(6),
      Q => p_shift_load26_fu_130(6),
      R => '0'
    );
\p_shift_load26_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \out\(7),
      Q => p_shift_load26_fu_130(7),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(0),
      Q => p_src_mat_cols_load24_fu_126(0),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(10),
      Q => p_src_mat_cols_load24_fu_126(10),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(11),
      Q => p_src_mat_cols_load24_fu_126(11),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(12),
      Q => p_src_mat_cols_load24_fu_126(12),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(13),
      Q => p_src_mat_cols_load24_fu_126(13),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(14),
      Q => p_src_mat_cols_load24_fu_126(14),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(15),
      Q => p_src_mat_cols_load24_fu_126(15),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(1),
      Q => p_src_mat_cols_load24_fu_126(1),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(2),
      Q => p_src_mat_cols_load24_fu_126(2),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(3),
      Q => p_src_mat_cols_load24_fu_126(3),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(4),
      Q => p_src_mat_cols_load24_fu_126(4),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(5),
      Q => p_src_mat_cols_load24_fu_126(5),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(6),
      Q => p_src_mat_cols_load24_fu_126(6),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(7),
      Q => p_src_mat_cols_load24_fu_126(7),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(8),
      Q => p_src_mat_cols_load24_fu_126(8),
      R => '0'
    );
\p_src_mat_cols_load24_fu_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => \p_src_mat_cols_load24_fu_126_reg[15]_0\(9),
      Q => p_src_mat_cols_load24_fu_126(9),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(0),
      Q => p_src_mat_rows_load22_fu_122(0),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(10),
      Q => p_src_mat_rows_load22_fu_122(10),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(11),
      Q => p_src_mat_rows_load22_fu_122(11),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(12),
      Q => p_src_mat_rows_load22_fu_122(12),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(13),
      Q => p_src_mat_rows_load22_fu_122(13),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(14),
      Q => p_src_mat_rows_load22_fu_122(14),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(15),
      Q => p_src_mat_rows_load22_fu_122(15),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(1),
      Q => p_src_mat_rows_load22_fu_122(1),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(2),
      Q => p_src_mat_rows_load22_fu_122(2),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(3),
      Q => p_src_mat_rows_load22_fu_122(3),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(4),
      Q => p_src_mat_rows_load22_fu_122(4),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(5),
      Q => p_src_mat_rows_load22_fu_122(5),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(6),
      Q => p_src_mat_rows_load22_fu_122(6),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(7),
      Q => p_src_mat_rows_load22_fu_122(7),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(8),
      Q => p_src_mat_rows_load22_fu_122(8),
      R => '0'
    );
\p_src_mat_rows_load22_fu_122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      D => D(9),
      Q => p_src_mat_rows_load22_fu_122(9),
      R => '0'
    );
regslice_both_filter_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized2\
     port map (
      B_V_data_1_sel0 => B_V_data_1_sel0,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(15 downto 0) => filter_TDATA_int_regslice(15 downto 0),
      E(0) => lfilter_7_fu_1140,
      Q(1 downto 0) => i_fu_78(1 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[0]\ => regslice_both_filter_U_n_19,
      ap_clk => ap_clk,
      ap_condition_pp0_exit_iter0_state2 => ap_condition_pp0_exit_iter0_state2,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => regslice_both_filter_U_n_8,
      ap_enable_reg_pp0_iter1_reg_0(0) => \^filter2d_0_3_3_16_16_3840_2160_1_2_2_u0_p_src_mat_cols_read\,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_n_7,
      ap_enable_reg_pp0_iter1_reg_2 => ap_enable_reg_pp0_iter1_i_2_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => regslice_both_filter_U_n_21,
      filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      filter_TDATA(15 downto 0) => filter_TDATA(15 downto 0),
      filter_TVALID => filter_TVALID,
      first_iter_0_reg_158 => first_iter_0_reg_158,
      \first_iter_0_reg_158_reg[0]\ => regslice_both_filter_U_n_18,
      \i_fu_78_reg[0]\(0) => lfilter_1_fu_900,
      \i_fu_78_reg[0]_0\(0) => lfilter_fu_860,
      \i_fu_78_reg[0]_1\(0) => lfilter_2_fu_940,
      \i_fu_78_reg[1]\(0) => lfilter_4_fu_1020,
      \i_fu_78_reg[1]_0\(0) => lfilter_3_fu_980,
      \i_fu_78_reg[1]_1\(0) => lfilter_5_fu_1060,
      \i_fu_78_reg[1]_2\(0) => lfilter_8_fu_1180,
      \i_fu_78_reg[1]_3\(0) => lfilter_6_fu_1100,
      icmp_ln833_reg_485 => icmp_ln833_reg_485,
      \icmp_ln833_reg_485_reg[0]\ => regslice_both_filter_U_n_24,
      \icmp_ln833_reg_485_reg[0]_0\(3 downto 0) => indvar_flatten_fu_82_reg(3 downto 0),
      imgInput_cols_c_empty_n => imgInput_cols_c_empty_n,
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      \j_fu_74_reg[1]\(1) => ap_CS_fsm_pp0_stage0,
      \j_fu_74_reg[1]\(0) => \^q\(0),
      \lfilter_7_fu_114_reg[0]\(1 downto 0) => j_fu_74(1 downto 0),
      shift_c_empty_n => shift_c_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    img_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    filter_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    img_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    img_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_TVALID : in STD_LOGIC;
    img_in_TREADY : out STD_LOGIC;
    filter_TVALID : in STD_LOGIC;
    filter_TREADY : out STD_LOGIC;
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Block_entry1_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry1_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry1_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry1_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Block_entry1_proc_U0_ap_start : STD_LOGIC;
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal addr : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_10 : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_channel_write_imgInput_cols_c10_channel : STD_LOGIC;
  signal ap_sync_channel_write_imgInput_rows_c9_channel : STD_LOGIC;
  signal ap_sync_channel_write_imgOutput_cols_channel : STD_LOGIC;
  signal ap_sync_channel_write_imgOutput_rows_channel : STD_LOGIC;
  signal ap_sync_reg_Block_entry1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_channel_write_imgInput_cols_c10_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_imgInput_rows_c9_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_imgOutput_cols_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_imgOutput_rows_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_7 : STD_LOGIC;
  signal ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis2xfMat_24_16_3840_2160_1_U0_n_10 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_11 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_12 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_13 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_14 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_15 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_16 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_17 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_18 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_19 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_22 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_36 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_8 : STD_LOGIC;
  signal axis2xfMat_24_16_3840_2160_1_U0_n_9 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_13 : STD_LOGIC;
  signal control_s_axi_U_n_14 : STD_LOGIC;
  signal control_s_axi_U_n_8 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_imgOutput_data_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_12 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_26 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_30 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_31 : STD_LOGIC;
  signal filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read : STD_LOGIC;
  signal \grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\ : STD_LOGIC;
  signal grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0 : STD_LOGIC;
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\ : STD_LOGIC;
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1\ : STD_LOGIC;
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0\ : STD_LOGIC;
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430\ : STD_LOGIC;
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0\ : STD_LOGIC;
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\ : STD_LOGIC;
  signal \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\ : STD_LOGIC;
  signal grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0 : STD_LOGIC;
  signal i_fu_76_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln63_fu_141_p2 : STD_LOGIC;
  signal icmp_ln88_fu_131_p2 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_10 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_24 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_25 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_26 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_27 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_28 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_29 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_30 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_31 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_32 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_33 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_34 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_35 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_36 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_37 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_40 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_41 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_42 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_43 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_44 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_45 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_46 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_47 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_7 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_8 : STD_LOGIC;
  signal imgInput_cols_c10_channel_U_n_9 : STD_LOGIC;
  signal imgInput_cols_c10_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal imgInput_cols_c10_channel_empty_n : STD_LOGIC;
  signal imgInput_cols_c10_channel_full_n : STD_LOGIC;
  signal imgInput_cols_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal imgInput_cols_c_empty_n : STD_LOGIC;
  signal imgInput_cols_c_full_n : STD_LOGIC;
  signal imgInput_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgInput_data_empty_n : STD_LOGIC;
  signal imgInput_data_full_n : STD_LOGIC;
  signal imgInput_rows_c9_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal imgInput_rows_c9_channel_empty_n : STD_LOGIC;
  signal imgInput_rows_c9_channel_full_n : STD_LOGIC;
  signal imgInput_rows_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal imgInput_rows_c_empty_n : STD_LOGIC;
  signal imgInput_rows_c_full_n : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_21 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_22 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_23 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_24 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_25 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_26 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_27 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_28 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_29 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_30 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_63 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_64 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_65 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_66 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_67 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_68 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_69 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_70 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_71 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_72 : STD_LOGIC;
  signal imgOutput_cols_channel_U_n_73 : STD_LOGIC;
  signal imgOutput_cols_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal imgOutput_cols_channel_empty_n : STD_LOGIC;
  signal imgOutput_cols_channel_full_n : STD_LOGIC;
  signal imgOutput_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgOutput_data_empty_n : STD_LOGIC;
  signal imgOutput_data_full_n : STD_LOGIC;
  signal imgOutput_rows_channel_U_n_35 : STD_LOGIC;
  signal imgOutput_rows_channel_U_n_36 : STD_LOGIC;
  signal imgOutput_rows_channel_U_n_38 : STD_LOGIC;
  signal imgOutput_rows_channel_U_n_39 : STD_LOGIC;
  signal imgOutput_rows_channel_U_n_40 : STD_LOGIC;
  signal imgOutput_rows_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal imgOutput_rows_channel_empty_n : STD_LOGIC;
  signal imgOutput_rows_channel_full_n : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal mOutPtr17_out_8 : STD_LOGIC;
  signal mOutPtr17_out_9 : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal mOutPtr_7 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal push_6 : STD_LOGIC;
  signal \ram_reg_0_i_10__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_10__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_11__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_3__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_3__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_4__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_4__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_5__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_5__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_6__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_6__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_7__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_7__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_8__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_8__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_9__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_9__1_n_7\ : STD_LOGIC;
  signal \ram_reg_1_i_1__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_1_n_7 : STD_LOGIC;
  signal \ram_reg_1_i_2__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_2_n_7 : STD_LOGIC;
  signal \ram_reg_1_i_3__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_3_n_7 : STD_LOGIC;
  signal \ram_reg_1_i_4__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_4_n_7 : STD_LOGIC;
  signal \ram_reg_1_i_5__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_5_n_7 : STD_LOGIC;
  signal \ram_reg_1_i_6__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_6_n_7 : STD_LOGIC;
  signal \ram_reg_1_i_7__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_7_n_7 : STD_LOGIC;
  signal \ram_reg_1_i_8__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_8_n_7 : STD_LOGIC;
  signal \ram_reg_1_i_9__0_n_7\ : STD_LOGIC;
  signal ram_reg_1_i_9_n_7 : STD_LOGIC;
  signal \ram_reg_2_i_1__0_n_7\ : STD_LOGIC;
  signal ram_reg_2_i_1_n_7 : STD_LOGIC;
  signal \ram_reg_2_i_2__0_n_7\ : STD_LOGIC;
  signal ram_reg_2_i_2_n_7 : STD_LOGIC;
  signal \ram_reg_2_i_3__0_n_7\ : STD_LOGIC;
  signal ram_reg_2_i_3_n_7 : STD_LOGIC;
  signal \ram_reg_2_i_4__0_n_7\ : STD_LOGIC;
  signal ram_reg_2_i_4_n_7 : STD_LOGIC;
  signal \ram_reg_2_i_5__0_n_7\ : STD_LOGIC;
  signal ram_reg_2_i_5_n_7 : STD_LOGIC;
  signal \ram_reg_2_i_6__0_n_7\ : STD_LOGIC;
  signal ram_reg_2_i_6_n_7 : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shift : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_c_U_n_9 : STD_LOGIC;
  signal shift_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_c_empty_n : STD_LOGIC;
  signal shift_c_full_n : STD_LOGIC;
  signal start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal sub13_fu_112_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_fu_106_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xfMat2axis_24_16_3840_2160_1_U0_ap_done : STD_LOGIC;
  signal xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read : STD_LOGIC;
  signal xfMat2axis_24_16_3840_2160_1_U0_n_12 : STD_LOGIC;
  signal xfMat2axis_24_16_3840_2160_1_U0_n_14 : STD_LOGIC;
  signal xfMat2axis_24_16_3840_2160_1_U0_n_16 : STD_LOGIC;
  signal xfMat2axis_24_16_3840_2160_1_U0_n_18 : STD_LOGIC;
  signal xfMat2axis_24_16_3840_2160_1_U0_n_9 : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is 51840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\ : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is 51840;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is 0;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is 4095;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is 0;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is 9;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\ : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is 51840;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2";
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is "RAM_SDP";
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is 0;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is 4095;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is 0;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is 18;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\ : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is "";
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is 51840;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0";
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is 0;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is 4095;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is 0;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is 0;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\ : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is "";
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is 51840;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1";
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is 0;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is 4095;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is 0;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is 9;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\ : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is "";
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is 51840;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2";
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is "RAM_SDP";
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is 0;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is 4095;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is 0;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is 18;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\ : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is 51840;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0";
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is "RAM_SP";
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is 0;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is 4095;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is 0;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is 0;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\ : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is 51840;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1";
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is "RAM_SP";
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is 0;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is 4095;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is 0;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is 9;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\ : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is 51840;
  attribute RTL_RAM_NAME of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2";
  attribute RTL_RAM_TYPE of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is "RAM_SP";
  attribute ram_addr_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is 0;
  attribute ram_addr_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is 4095;
  attribute ram_offset of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is 0;
  attribute ram_slice_begin of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is 18;
  attribute ram_slice_end of \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\ : label is 23;
begin
  img_out_TDEST(0) <= \<const0>\;
  img_out_TID(0) <= \<const0>\;
  img_out_TKEEP(2) <= \<const0>\;
  img_out_TKEEP(1) <= \<const0>\;
  img_out_TKEEP(0) <= \<const0>\;
  img_out_TSTRB(2) <= \<const0>\;
  img_out_TSTRB(1) <= \<const0>\;
  img_out_TSTRB(0) <= \<const0>\;
  img_out_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
Block_entry1_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_Block_entry1_proc
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      D(31 downto 0) => Block_entry1_proc_U0_ap_return_2(31 downto 0),
      Q(31 downto 0) => rows(31 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0(31 downto 0) => Block_entry1_proc_U0_ap_return_1(31 downto 0),
      ap_done_reg_reg_1 => imgOutput_cols_channel_U_n_63,
      ap_done_reg_reg_2 => imgOutput_rows_channel_U_n_38,
      \ap_return_1_preg_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      \ap_return_3_preg_reg[31]_0\(31 downto 0) => Block_entry1_proc_U0_ap_return_3(31 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_imgOutput_cols_channel => ap_sync_channel_write_imgOutput_cols_channel,
      ap_sync_channel_write_imgOutput_rows_channel => ap_sync_channel_write_imgOutput_rows_channel,
      ap_sync_reg_channel_write_imgOutput_cols_channel => ap_sync_reg_channel_write_imgOutput_cols_channel,
      ap_sync_reg_channel_write_imgOutput_rows_channel_reg => ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_7,
      imgOutput_cols_channel_full_n => imgOutput_cols_channel_full_n,
      imgOutput_rows_channel_full_n => imgOutput_rows_channel_full_n,
      \in\(31 downto 0) => Block_entry1_proc_U0_ap_return_0(31 downto 0),
      push => push_0,
      push_0 => push
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_14,
      Q => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_channel_write_imgInput_cols_c10_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_imgInput_cols_c10_channel,
      Q => ap_sync_reg_channel_write_imgInput_cols_c10_channel,
      R => ap_sync_reg_channel_write_imgOutput_rows_channel
    );
ap_sync_reg_channel_write_imgInput_rows_c9_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_imgInput_rows_c9_channel,
      Q => ap_sync_reg_channel_write_imgInput_rows_c9_channel,
      R => ap_sync_reg_channel_write_imgOutput_rows_channel
    );
ap_sync_reg_channel_write_imgOutput_cols_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_imgOutput_cols_channel,
      Q => ap_sync_reg_channel_write_imgOutput_cols_channel,
      R => ap_sync_reg_channel_write_imgOutput_rows_channel
    );
ap_sync_reg_channel_write_imgOutput_rows_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_imgOutput_rows_channel,
      Q => ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_7,
      R => ap_sync_reg_channel_write_imgOutput_rows_channel
    );
ap_sync_reg_entry_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_13,
      Q => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7,
      R => '0'
    );
axis2xfMat_24_16_3840_2160_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s
     port map (
      \B_V_data_1_state_reg[1]\ => img_in_TREADY,
      CO(0) => icmp_ln63_fu_141_p2,
      D(11 downto 0) => imgInput_cols_c10_channel_dout(11 downto 0),
      DI(1) => imgInput_cols_c10_channel_U_n_28,
      DI(0) => imgInput_cols_c10_channel_U_n_29,
      Q(5) => axis2xfMat_24_16_3840_2160_1_U0_n_8,
      Q(4) => axis2xfMat_24_16_3840_2160_1_U0_n_9,
      Q(3) => axis2xfMat_24_16_3840_2160_1_U0_n_10,
      Q(2) => axis2xfMat_24_16_3840_2160_1_U0_n_11,
      Q(1) => axis2xfMat_24_16_3840_2160_1_U0_n_12,
      Q(0) => axis2xfMat_24_16_3840_2160_1_U0_n_13,
      S(3) => imgInput_cols_c10_channel_U_n_7,
      S(2) => imgInput_cols_c10_channel_U_n_8,
      S(1) => imgInput_cols_c10_channel_U_n_9,
      S(0) => imgInput_cols_c10_channel_U_n_10,
      addr => addr,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => axis2xfMat_24_16_3840_2160_1_U0_n_22,
      \ap_CS_fsm_reg[1]_1\ => axis2xfMat_24_16_3840_2160_1_U0_n_36,
      ap_clk => ap_clk,
      ap_loop_init => \grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\,
      ap_loop_init_int_reg => axis2xfMat_24_16_3840_2160_1_U0_n_14,
      ap_loop_init_int_reg_0 => axis2xfMat_24_16_3840_2160_1_U0_n_15,
      ap_loop_init_int_reg_1 => axis2xfMat_24_16_3840_2160_1_U0_n_16,
      ap_loop_init_int_reg_2 => axis2xfMat_24_16_3840_2160_1_U0_n_17,
      ap_loop_init_int_reg_3 => axis2xfMat_24_16_3840_2160_1_U0_n_18,
      ap_loop_init_int_reg_4 => axis2xfMat_24_16_3840_2160_1_U0_n_19,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_reg_138_reg[23]\(23 downto 0) => axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din(23 downto 0),
      \icmp_ln65_fu_107_p2_carry__0_i_7\(5) => \SRL_SIG_reg[0]_4\(11),
      \icmp_ln65_fu_107_p2_carry__0_i_7\(4) => \SRL_SIG_reg[0]_4\(9),
      \icmp_ln65_fu_107_p2_carry__0_i_7\(3) => \SRL_SIG_reg[0]_4\(7),
      \icmp_ln65_fu_107_p2_carry__0_i_7\(2) => \SRL_SIG_reg[0]_4\(5),
      \icmp_ln65_fu_107_p2_carry__0_i_7\(1) => \SRL_SIG_reg[0]_4\(3),
      \icmp_ln65_fu_107_p2_carry__0_i_7\(0) => \SRL_SIG_reg[0]_4\(1),
      \icmp_ln65_fu_107_p2_carry__0_i_7_0\(5) => \SRL_SIG_reg[1]_5\(11),
      \icmp_ln65_fu_107_p2_carry__0_i_7_0\(4) => \SRL_SIG_reg[1]_5\(9),
      \icmp_ln65_fu_107_p2_carry__0_i_7_0\(3) => \SRL_SIG_reg[1]_5\(7),
      \icmp_ln65_fu_107_p2_carry__0_i_7_0\(2) => \SRL_SIG_reg[1]_5\(5),
      \icmp_ln65_fu_107_p2_carry__0_i_7_0\(1) => \SRL_SIG_reg[1]_5\(3),
      \icmp_ln65_fu_107_p2_carry__0_i_7_0\(0) => \SRL_SIG_reg[1]_5\(1),
      \icmp_ln65_fu_107_p2_carry__1\(3) => imgInput_cols_c10_channel_U_n_24,
      \icmp_ln65_fu_107_p2_carry__1\(2) => imgInput_cols_c10_channel_U_n_25,
      \icmp_ln65_fu_107_p2_carry__1\(1) => imgInput_cols_c10_channel_U_n_26,
      \icmp_ln65_fu_107_p2_carry__1\(0) => imgInput_cols_c10_channel_U_n_27,
      \icmp_ln65_fu_107_p2_carry__2\(3) => imgInput_cols_c10_channel_U_n_30,
      \icmp_ln65_fu_107_p2_carry__2\(2) => imgInput_cols_c10_channel_U_n_31,
      \icmp_ln65_fu_107_p2_carry__2\(1) => imgInput_cols_c10_channel_U_n_32,
      \icmp_ln65_fu_107_p2_carry__2\(0) => imgInput_cols_c10_channel_U_n_33,
      \icmp_ln65_fu_107_p2_carry__2_0\(3) => imgInput_cols_c10_channel_U_n_40,
      \icmp_ln65_fu_107_p2_carry__2_0\(2) => imgInput_cols_c10_channel_U_n_41,
      \icmp_ln65_fu_107_p2_carry__2_0\(1) => imgInput_cols_c10_channel_U_n_42,
      \icmp_ln65_fu_107_p2_carry__2_0\(0) => imgInput_cols_c10_channel_U_n_43,
      imgInput_cols_c10_channel_empty_n => imgInput_cols_c10_channel_empty_n,
      imgInput_cols_c_full_n => imgInput_cols_c_full_n,
      imgInput_data_full_n => imgInput_data_full_n,
      imgInput_rows_c9_channel_empty_n => imgInput_rows_c9_channel_empty_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n,
      img_in_TDATA(23 downto 0) => img_in_TDATA(23 downto 0),
      img_in_TVALID => img_in_TVALID,
      \j_02_fu_60_reg[11]\(3) => imgInput_cols_c10_channel_U_n_34,
      \j_02_fu_60_reg[11]\(2) => imgInput_cols_c10_channel_U_n_35,
      \j_02_fu_60_reg[11]\(1) => imgInput_cols_c10_channel_U_n_36,
      \j_02_fu_60_reg[11]\(0) => imgInput_cols_c10_channel_U_n_37,
      \j_02_fu_60_reg[11]_0\(3) => imgInput_cols_c10_channel_U_n_44,
      \j_02_fu_60_reg[11]_0\(2) => imgInput_cols_c10_channel_U_n_45,
      \j_02_fu_60_reg[11]_0\(1) => imgInput_cols_c10_channel_U_n_46,
      \j_02_fu_60_reg[11]_0\(0) => imgInput_cols_c10_channel_U_n_47,
      \out\(11 downto 0) => i_fu_76_reg(11 downto 0),
      push => push_1,
      sel => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_control_s_axi
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => control_s_axi_U_n_13,
      ap_rst_n_1 => control_s_axi_U_n_14,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Block_entry1_proc_U0_ap_ready => ap_sync_reg_Block_entry1_proc_U0_ap_ready,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => control_s_axi_U_n_8,
      cols(31 downto 0) => cols(31 downto 0),
      int_ap_ready_reg_0 => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7,
      interrupt => interrupt,
      push => push_2,
      rows(31 downto 0) => rows(31 downto 0),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      shift(7 downto 0) => shift(7 downto 0),
      shift_c_full_n => shift_c_full_n,
      start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2axis_24_16_3840_2160_1_U0_ap_done => xfMat2axis_24_16_3840_2160_1_U0_ap_done
    );
entry_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_entry_proc
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => shift_c_U_n_9
    );
filter2D_0_3_3_16_16_3840_2160_1_2_2_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s
     port map (
      \B_V_data_1_state_reg[1]\ => filter_TREADY,
      D(15 downto 0) => imgInput_rows_c_dout(15 downto 0),
      Q(0) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_12,
      SR(0) => ap_NS_fsm1,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      address0(11 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937\(11 downto 0),
      address1(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      address1(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      address1(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      address1(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      address1(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      address1(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      address1(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      address1(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      address1(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      address1(2) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      address1(1) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      address1(0) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      \ap_CS_fsm_reg[3]_0\ => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_26,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_entry_proc_U0_ap_ready_reg => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_30,
      ce0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0\,
      ce1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1\,
      empty_n_reg => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_31,
      filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      filter_TDATA(15 downto 0) => filter_TDATA(15 downto 0),
      filter_TVALID => filter_TVALID,
      full_n_reg => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7,
      grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      imgInput_cols_c_empty_n => imgInput_cols_c_empty_n,
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      imgOutput_data_full_n => imgOutput_data_full_n,
      k_buf_2_load_reg_9430 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430\,
      mOutPtr(0) => mOutPtr(0),
      mOutPtr0 => mOutPtr0,
      mOutPtr17_out => mOutPtr17_out,
      mOutPtr18_out => mOutPtr18_out,
      \out\(7 downto 0) => shift_c_dout(7 downto 0),
      \p_src_mat_cols_load24_fu_126_reg[15]_0\(15 downto 0) => imgInput_cols_c_dout(15 downto 0),
      push => push_3,
      push_0 => push_1,
      q0(23 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(23 downto 0),
      q1(23 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943\(23 downto 0),
      shift_c_empty_n => shift_c_empty_n,
      \src_kernel_win_10_reg_948_reg[23]\(23 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(23 downto 0),
      start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      \tmp_21_reg_1535_reg[19]\(23 downto 0) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_imgOutput_data_din(23 downto 0),
      tmp_2_reg_919 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      we0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0\
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRBWRADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRBWRADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRBWRADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRBWRADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRBWRADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRBWRADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRBWRADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRBWRADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRBWRADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRBWRADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRBWRADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7) => \ram_reg_0_i_3__0_n_7\,
      DIADI(6) => \ram_reg_0_i_4__0_n_7\,
      DIADI(5) => \ram_reg_0_i_5__0_n_7\,
      DIADI(4) => \ram_reg_0_i_6__0_n_7\,
      DIADI(3) => \ram_reg_0_i_7__0_n_7\,
      DIADI(2) => \ram_reg_0_i_8__0_n_7\,
      DIADI(1) => \ram_reg_0_i_9__0_n_7\,
      DIADI(0) => \ram_reg_0_i_10__0_n_7\,
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \ram_reg_0_i_11__0_n_7\,
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(8),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0\,
      ENBWREN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1\,
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRBWRADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRBWRADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRBWRADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRBWRADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRBWRADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRBWRADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRBWRADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRBWRADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRBWRADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRBWRADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRBWRADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7) => ram_reg_1_i_1_n_7,
      DIADI(6) => ram_reg_1_i_2_n_7,
      DIADI(5) => ram_reg_1_i_3_n_7,
      DIADI(4) => ram_reg_1_i_4_n_7,
      DIADI(3) => ram_reg_1_i_5_n_7,
      DIADI(2) => ram_reg_1_i_6_n_7,
      DIADI(1) => ram_reg_1_i_7_n_7,
      DIADI(0) => ram_reg_1_i_8_n_7,
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => ram_reg_1_i_9_n_7,
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(16 downto 9),
      DOPADOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(17),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0\,
      ENBWREN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1\,
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRBWRADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRBWRADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRBWRADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRBWRADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRBWRADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRBWRADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRBWRADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRBWRADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRBWRADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRBWRADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRBWRADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DBITERR_UNCONNECTED\,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5) => ram_reg_2_i_1_n_7,
      DIADI(4) => ram_reg_2_i_2_n_7,
      DIADI(3) => ram_reg_2_i_3_n_7,
      DIADI(2) => ram_reg_2_i_4_n_7,
      DIADI(1) => ram_reg_2_i_5_n_7,
      DIADI(0) => ram_reg_2_i_6_n_7,
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 6) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOBDO_UNCONNECTED\(31 downto 6),
      DOBDO(5 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(23 downto 18),
      DOPADOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0\,
      ENBWREN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1\,
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRBWRADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRBWRADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRBWRADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRBWRADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRBWRADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRBWRADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRBWRADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRBWRADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRBWRADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRBWRADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRBWRADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7) => \ram_reg_0_i_2__1_n_7\,
      DIADI(6) => \ram_reg_0_i_3__1_n_7\,
      DIADI(5) => \ram_reg_0_i_4__1_n_7\,
      DIADI(4) => \ram_reg_0_i_5__1_n_7\,
      DIADI(3) => \ram_reg_0_i_6__1_n_7\,
      DIADI(2) => \ram_reg_0_i_7__1_n_7\,
      DIADI(1) => \ram_reg_0_i_8__1_n_7\,
      DIADI(0) => \ram_reg_0_i_9__1_n_7\,
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \ram_reg_0_i_10__1_n_7\,
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943\(8),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0\,
      ENBWREN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1\,
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRBWRADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRBWRADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRBWRADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRBWRADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRBWRADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRBWRADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRBWRADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRBWRADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRBWRADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRBWRADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRBWRADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7) => \ram_reg_1_i_1__0_n_7\,
      DIADI(6) => \ram_reg_1_i_2__0_n_7\,
      DIADI(5) => \ram_reg_1_i_3__0_n_7\,
      DIADI(4) => \ram_reg_1_i_4__0_n_7\,
      DIADI(3) => \ram_reg_1_i_5__0_n_7\,
      DIADI(2) => \ram_reg_1_i_6__0_n_7\,
      DIADI(1) => \ram_reg_1_i_7__0_n_7\,
      DIADI(0) => \ram_reg_1_i_8__0_n_7\,
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => \ram_reg_1_i_9__0_n_7\,
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943\(16 downto 9),
      DOPADOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943\(17),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0\,
      ENBWREN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1\,
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRBWRADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRBWRADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRBWRADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRBWRADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRBWRADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRBWRADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRBWRADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRBWRADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRBWRADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRBWRADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRBWRADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DBITERR_UNCONNECTED\,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5) => \ram_reg_2_i_1__0_n_7\,
      DIADI(4) => \ram_reg_2_i_2__0_n_7\,
      DIADI(3) => \ram_reg_2_i_3__0_n_7\,
      DIADI(2) => \ram_reg_2_i_4__0_n_7\,
      DIADI(1) => \ram_reg_2_i_5__0_n_7\,
      DIADI(0) => \ram_reg_2_i_6__0_n_7\,
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 6) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOBDO_UNCONNECTED\(31 downto 6),
      DOBDO(5 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943\(23 downto 18),
      DOPADOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0\,
      ENBWREN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1\,
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRARDADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRARDADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRARDADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRARDADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRARDADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRARDADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRARDADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRARDADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRARDADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRARDADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRARDADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => imgInput_data_dout(7 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => imgInput_data_dout(8),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(8),
      DOPBDOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEBWE(7 downto 0) => B"00000000"
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRARDADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRARDADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRARDADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRARDADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRARDADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRARDADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRARDADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRARDADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRARDADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRARDADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRARDADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => imgInput_data_dout(16 downto 9),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => imgInput_data_dout(17),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(16 downto 9),
      DOBDO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(17),
      DOPBDOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEBWE(7 downto 0) => B"00000000"
    );
\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,
      ADDRARDADDR(13) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,
      ADDRARDADDR(12) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,
      ADDRARDADDR(11) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,
      ADDRARDADDR(10) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,
      ADDRARDADDR(9) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,
      ADDRARDADDR(8) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,
      ADDRARDADDR(7) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,
      ADDRARDADDR(6) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,
      ADDRARDADDR(5) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,
      ADDRARDADDR(4) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,
      ADDRARDADDR(3) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DBITERR_UNCONNECTED\,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => imgInput_data_dout(23 downto 18),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 6) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOADO_UNCONNECTED\(31 downto 6),
      DOADO(5 downto 0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(23 downto 18),
      DOBDO(31 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0\,
      ENBWREN => '0',
      INJECTDBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_SBITERR_UNCONNECTED\,
      WEA(3) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(2) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(1) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEA(0) => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read\,
      WEBWE(7 downto 0) => B"00000000"
    );
imgInput_cols_c10_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      CO(0) => icmp_ln63_fu_141_p2,
      D(15 downto 0) => imgInput_cols_c10_channel_dout(15 downto 0),
      DI(1) => imgInput_cols_c10_channel_U_n_28,
      DI(0) => imgInput_cols_c10_channel_U_n_29,
      Q(5) => \SRL_SIG_reg[1]_5\(11),
      Q(4) => \SRL_SIG_reg[1]_5\(9),
      Q(3) => \SRL_SIG_reg[1]_5\(7),
      Q(2) => \SRL_SIG_reg[1]_5\(5),
      Q(1) => \SRL_SIG_reg[1]_5\(3),
      Q(0) => \SRL_SIG_reg[1]_5\(1),
      S(3) => imgInput_cols_c10_channel_U_n_7,
      S(2) => imgInput_cols_c10_channel_U_n_8,
      S(1) => imgInput_cols_c10_channel_U_n_9,
      S(0) => imgInput_cols_c10_channel_U_n_10,
      \SRL_SIG_reg[0][11]\(5) => \SRL_SIG_reg[0]_4\(11),
      \SRL_SIG_reg[0][11]\(4) => \SRL_SIG_reg[0]_4\(9),
      \SRL_SIG_reg[0][11]\(3) => \SRL_SIG_reg[0]_4\(7),
      \SRL_SIG_reg[0][11]\(2) => \SRL_SIG_reg[0]_4\(5),
      \SRL_SIG_reg[0][11]\(1) => \SRL_SIG_reg[0]_4\(3),
      \SRL_SIG_reg[0][11]\(0) => \SRL_SIG_reg[0]_4\(1),
      \SRL_SIG_reg[0][14]\(3) => imgInput_cols_c10_channel_U_n_24,
      \SRL_SIG_reg[0][14]\(2) => imgInput_cols_c10_channel_U_n_25,
      \SRL_SIG_reg[0][14]\(1) => imgInput_cols_c10_channel_U_n_26,
      \SRL_SIG_reg[0][14]\(0) => imgInput_cols_c10_channel_U_n_27,
      \SRL_SIG_reg[0][22]\(3) => imgInput_cols_c10_channel_U_n_40,
      \SRL_SIG_reg[0][22]\(2) => imgInput_cols_c10_channel_U_n_41,
      \SRL_SIG_reg[0][22]\(1) => imgInput_cols_c10_channel_U_n_42,
      \SRL_SIG_reg[0][22]\(0) => imgInput_cols_c10_channel_U_n_43,
      \SRL_SIG_reg[0][30]\(3) => imgInput_cols_c10_channel_U_n_34,
      \SRL_SIG_reg[0][30]\(2) => imgInput_cols_c10_channel_U_n_35,
      \SRL_SIG_reg[0][30]\(1) => imgInput_cols_c10_channel_U_n_36,
      \SRL_SIG_reg[0][30]\(0) => imgInput_cols_c10_channel_U_n_37,
      \SRL_SIG_reg[0][30]_0\(3) => imgInput_cols_c10_channel_U_n_44,
      \SRL_SIG_reg[0][30]_0\(2) => imgInput_cols_c10_channel_U_n_45,
      \SRL_SIG_reg[0][30]_0\(1) => imgInput_cols_c10_channel_U_n_46,
      \SRL_SIG_reg[0][30]_0\(0) => imgInput_cols_c10_channel_U_n_47,
      \SRL_SIG_reg[1][22]\(3) => imgInput_cols_c10_channel_U_n_30,
      \SRL_SIG_reg[1][22]\(2) => imgInput_cols_c10_channel_U_n_31,
      \SRL_SIG_reg[1][22]\(1) => imgInput_cols_c10_channel_U_n_32,
      \SRL_SIG_reg[1][22]\(0) => imgInput_cols_c10_channel_U_n_33,
      addr => addr,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_loop_init => \grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init\,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_imgInput_cols_c10_channel => ap_sync_channel_write_imgInput_cols_c10_channel,
      ap_sync_reg_channel_write_imgInput_cols_c10_channel => ap_sync_reg_channel_write_imgInput_cols_c10_channel,
      empty_n_reg_0(0) => ap_CS_fsm_state2,
      full_n_reg_0 => axis2xfMat_24_16_3840_2160_1_U0_n_36,
      icmp_ln65_fu_107_p2_carry => axis2xfMat_24_16_3840_2160_1_U0_n_14,
      icmp_ln65_fu_107_p2_carry_0 => axis2xfMat_24_16_3840_2160_1_U0_n_15,
      icmp_ln65_fu_107_p2_carry_1 => axis2xfMat_24_16_3840_2160_1_U0_n_16,
      icmp_ln65_fu_107_p2_carry_2 => axis2xfMat_24_16_3840_2160_1_U0_n_17,
      \icmp_ln65_fu_107_p2_carry__0\(5) => axis2xfMat_24_16_3840_2160_1_U0_n_8,
      \icmp_ln65_fu_107_p2_carry__0\(4) => axis2xfMat_24_16_3840_2160_1_U0_n_9,
      \icmp_ln65_fu_107_p2_carry__0\(3) => axis2xfMat_24_16_3840_2160_1_U0_n_10,
      \icmp_ln65_fu_107_p2_carry__0\(2) => axis2xfMat_24_16_3840_2160_1_U0_n_11,
      \icmp_ln65_fu_107_p2_carry__0\(1) => axis2xfMat_24_16_3840_2160_1_U0_n_12,
      \icmp_ln65_fu_107_p2_carry__0\(0) => axis2xfMat_24_16_3840_2160_1_U0_n_13,
      \icmp_ln65_fu_107_p2_carry__0_0\ => axis2xfMat_24_16_3840_2160_1_U0_n_18,
      \icmp_ln65_fu_107_p2_carry__0_1\ => axis2xfMat_24_16_3840_2160_1_U0_n_19,
      if_din(31 downto 0) => Block_entry1_proc_U0_ap_return_3(31 downto 0),
      imgInput_cols_c10_channel_empty_n => imgInput_cols_c10_channel_empty_n,
      imgInput_cols_c10_channel_full_n => imgInput_cols_c10_channel_full_n
    );
imgInput_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_0
     port map (
      E(0) => push_6,
      \SRL_SIG_reg[0][15]\(0) => axis2xfMat_24_16_3840_2160_1_U0_n_22,
      \SRL_SIG_reg[1][15]\(15 downto 0) => imgInput_cols_c_dout(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      if_din(15 downto 0) => imgInput_cols_c10_channel_dout(15 downto 0),
      imgInput_cols_c10_channel_empty_n => imgInput_cols_c10_channel_empty_n,
      imgInput_cols_c_empty_n => imgInput_cols_c_empty_n,
      imgInput_cols_c_full_n => imgInput_cols_c_full_n,
      imgInput_rows_c9_channel_empty_n => imgInput_rows_c9_channel_empty_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n
    );
imgInput_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S
     port map (
      D(23 downto 0) => axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din(23 downto 0),
      E(0) => push_1,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(23 downto 0) => imgInput_data_dout(23 downto 0),
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgInput_data_full_n => imgInput_data_full_n,
      mOutPtr0 => mOutPtr0,
      mOutPtr18_out => mOutPtr18_out,
      \mOutPtr_reg[0]_0\(0) => mOutPtr(0),
      \mOutPtr_reg[0]_1\ => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_26
    );
imgInput_rows_c9_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_1
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      CO(0) => icmp_ln63_fu_141_p2,
      D(15 downto 0) => imgInput_rows_c9_channel_dout(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_imgInput_rows_c9_channel => ap_sync_channel_write_imgInput_rows_c9_channel,
      ap_sync_reg_channel_write_imgInput_rows_c9_channel => ap_sync_reg_channel_write_imgInput_rows_c9_channel,
      full_n_reg_0 => axis2xfMat_24_16_3840_2160_1_U0_n_36,
      \i_fu_76_reg[0]\(0) => ap_CS_fsm_state2,
      if_din(31 downto 0) => Block_entry1_proc_U0_ap_return_2(31 downto 0),
      imgInput_rows_c9_channel_empty_n => imgInput_rows_c9_channel_empty_n,
      imgInput_rows_c9_channel_full_n => imgInput_rows_c9_channel_full_n,
      \out\(11 downto 0) => i_fu_76_reg(11 downto 0),
      sel => grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0
    );
imgInput_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_2
     port map (
      D(15 downto 0) => imgInput_rows_c_dout(15 downto 0),
      E(0) => push_6,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      if_din(15 downto 0) => imgInput_rows_c9_channel_dout(15 downto 0),
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n
    );
imgOutput_cols_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      D(31 downto 0) => sub_fu_106_p2(31 downto 0),
      DI(1) => imgOutput_cols_channel_U_n_21,
      DI(0) => imgOutput_cols_channel_U_n_22,
      S(1) => imgOutput_cols_channel_U_n_64,
      S(0) => imgOutput_cols_channel_U_n_65,
      ap_clk => ap_clk,
      ap_clk_0(3) => imgOutput_cols_channel_U_n_23,
      ap_clk_0(2) => imgOutput_cols_channel_U_n_24,
      ap_clk_0(1) => imgOutput_cols_channel_U_n_25,
      ap_clk_0(0) => imgOutput_cols_channel_U_n_26,
      ap_clk_1(3) => imgOutput_cols_channel_U_n_27,
      ap_clk_1(2) => imgOutput_cols_channel_U_n_28,
      ap_clk_1(1) => imgOutput_cols_channel_U_n_29,
      ap_clk_1(0) => imgOutput_cols_channel_U_n_30,
      ap_clk_2(3) => imgOutput_cols_channel_U_n_66,
      ap_clk_2(2) => imgOutput_cols_channel_U_n_67,
      ap_clk_2(1) => imgOutput_cols_channel_U_n_68,
      ap_clk_2(0) => imgOutput_cols_channel_U_n_69,
      ap_clk_3(3) => imgOutput_cols_channel_U_n_70,
      ap_clk_3(2) => imgOutput_cols_channel_U_n_71,
      ap_clk_3(1) => imgOutput_cols_channel_U_n_72,
      ap_clk_3(0) => imgOutput_cols_channel_U_n_73,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_imgInput_rows_c9_channel => ap_sync_reg_channel_write_imgInput_rows_c9_channel,
      ap_sync_reg_channel_write_imgOutput_cols_channel => ap_sync_reg_channel_write_imgOutput_cols_channel,
      ap_sync_reg_channel_write_imgOutput_cols_channel_reg => imgOutput_cols_channel_U_n_63,
      full_n_reg_0 => xfMat2axis_24_16_3840_2160_1_U0_n_18,
      imgInput_rows_c9_channel_full_n => imgInput_rows_c9_channel_full_n,
      imgOutput_cols_channel_empty_n => imgOutput_cols_channel_empty_n,
      imgOutput_cols_channel_full_n => imgOutput_cols_channel_full_n,
      \in\(31 downto 0) => Block_entry1_proc_U0_ap_return_1(31 downto 0),
      mOutPtr17_out => mOutPtr17_out_8,
      \out\(11 downto 0) => imgOutput_cols_channel_dout(11 downto 0),
      push => push,
      xfMat2axis_24_16_3840_2160_1_U0_ap_done => xfMat2axis_24_16_3840_2160_1_U0_ap_done
    );
imgOutput_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_3
     port map (
      D(23 downto 0) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_imgOutput_data_din(23 downto 0),
      \SRL_SIG_reg[1][23]\(23 downto 0) => imgOutput_data_dout(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      imgOutput_data_empty_n => imgOutput_data_empty_n,
      imgOutput_data_full_n => imgOutput_data_full_n,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_7(0),
      \mOutPtr_reg[0]_1\ => xfMat2axis_24_16_3840_2160_1_U0_n_14,
      push => push_3,
      xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read => xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read
    );
imgOutput_rows_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_4
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      CO(0) => icmp_ln88_fu_131_p2,
      D(11 downto 0) => sub13_fu_112_p2(11 downto 0),
      DI(1) => imgOutput_rows_channel_U_n_35,
      DI(0) => imgOutput_rows_channel_U_n_36,
      Q(0) => ap_CS_fsm_state2_10,
      S(1) => imgOutput_rows_channel_U_n_39,
      S(0) => imgOutput_rows_channel_U_n_40,
      \ap_CS_fsm_reg[3]_i_2\(0) => xfMat2axis_24_16_3840_2160_1_U0_n_12,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_imgInput_cols_c10_channel => ap_sync_reg_channel_write_imgInput_cols_c10_channel,
      ap_sync_reg_channel_write_imgOutput_rows_channel => ap_sync_reg_channel_write_imgOutput_rows_channel,
      ap_sync_reg_channel_write_imgOutput_rows_channel_reg => imgOutput_rows_channel_U_n_38,
      ap_sync_reg_channel_write_imgOutput_rows_channel_reg_0 => imgOutput_cols_channel_U_n_63,
      ap_sync_reg_channel_write_imgOutput_rows_channel_reg_1 => ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_7,
      full_n_reg_0 => xfMat2axis_24_16_3840_2160_1_U0_n_16,
      imgInput_cols_c10_channel_full_n => imgInput_cols_c10_channel_full_n,
      imgOutput_rows_channel_empty_n => imgOutput_rows_channel_empty_n,
      imgOutput_rows_channel_full_n => imgOutput_rows_channel_full_n,
      \in\(31 downto 0) => Block_entry1_proc_U0_ap_return_0(31 downto 0),
      mOutPtr17_out => mOutPtr17_out_9,
      \out\(11 downto 0) => imgOutput_rows_channel_dout(11 downto 0),
      push => push_0,
      sel => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      xfMat2axis_24_16_3840_2160_1_U0_ap_done => xfMat2axis_24_16_3840_2160_1_U0_ap_done
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(0),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_10__0_n_7\
    );
\ram_reg_0_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(8),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_10__1_n_7\
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(8),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_11__0_n_7\
    );
\ram_reg_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(7),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_2__1_n_7\
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(7),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_3__0_n_7\
    );
\ram_reg_0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(6),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_3__1_n_7\
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(6),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_4__0_n_7\
    );
\ram_reg_0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(5),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_4__1_n_7\
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(5),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_5__0_n_7\
    );
\ram_reg_0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(4),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_5__1_n_7\
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(4),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_6__0_n_7\
    );
\ram_reg_0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(3),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_6__1_n_7\
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(3),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_7__0_n_7\
    );
\ram_reg_0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(2),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_7__1_n_7\
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(2),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_8__0_n_7\
    );
\ram_reg_0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(1),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_8__1_n_7\
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(1),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_9__0_n_7\
    );
\ram_reg_0_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(0),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_0_i_9__1_n_7\
    );
ram_reg_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(16),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_1_n_7
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(16),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_1__0_n_7\
    );
ram_reg_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(15),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_2_n_7
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(15),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_2__0_n_7\
    );
ram_reg_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(14),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_3_n_7
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(14),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_3__0_n_7\
    );
ram_reg_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(13),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_4_n_7
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(13),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_4__0_n_7\
    );
ram_reg_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(12),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_5_n_7
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(12),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_5__0_n_7\
    );
ram_reg_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(11),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_6_n_7
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(11),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_6__0_n_7\
    );
ram_reg_1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(10),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_7_n_7
    );
\ram_reg_1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(10),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_7__0_n_7\
    );
ram_reg_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(9),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_8_n_7
    );
\ram_reg_1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(9),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_8__0_n_7\
    );
ram_reg_1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(17),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_1_i_9_n_7
    );
\ram_reg_1_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(17),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_1_i_9__0_n_7\
    );
ram_reg_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(23),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_2_i_1_n_7
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(23),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_2_i_1__0_n_7\
    );
ram_reg_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(22),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_2_i_2_n_7
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(22),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_2_i_2__0_n_7\
    );
ram_reg_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(21),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_2_i_3_n_7
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(21),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_2_i_3__0_n_7\
    );
ram_reg_2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(20),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_2_i_4_n_7
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(20),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_2_i_4__0_n_7\
    );
ram_reg_2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(19),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_2_i_5_n_7
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(19),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_2_i_5__0_n_7\
    );
ram_reg_2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0\(18),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => ram_reg_2_i_6_n_7
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1\(18),
      I1 => \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919\,
      O => \ram_reg_2_i_6__0_n_7\
    );
shift_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
      full_n_reg_0 => shift_c_U_n_9,
      full_n_reg_1 => control_s_axi_U_n_8,
      \in\(7 downto 0) => shift(7 downto 0),
      \out\(7 downto 0) => shift_c_dout(7 downto 0),
      push => push_2,
      shift_c_empty_n => shift_c_empty_n,
      shift_c_full_n => shift_c_full_n,
      start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7
    );
start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0
     port map (
      Block_entry1_proc_U0_ap_start => Block_entry1_proc_U0_ap_start,
      Q(0) => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_12,
      SR(0) => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
      full_n_reg_0 => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_30,
      imgInput_cols_c10_channel_empty_n => imgInput_cols_c10_channel_empty_n,
      imgInput_rows_c9_channel_empty_n => imgInput_rows_c9_channel_empty_n,
      imgOutput_cols_channel_empty_n => imgOutput_cols_channel_empty_n,
      imgOutput_rows_channel_empty_n => imgOutput_rows_channel_empty_n,
      int_ap_idle_i_2_0(0) => xfMat2axis_24_16_3840_2160_1_U0_n_9,
      int_ap_idle_reg => control_s_axi_U_n_8,
      int_ap_idle_reg_0(0) => axis2xfMat_24_16_3840_2160_1_U0_n_22,
      mOutPtr17_out => mOutPtr17_out,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7,
      \mOutPtr_reg[0]_1\ => filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_31,
      start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n => start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
      start_once_reg => start_once_reg
    );
xfMat2axis_24_16_3840_2160_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s
     port map (
      \B_V_data_1_payload_B_reg[23]\(23 downto 0) => imgOutput_data_dout(23 downto 0),
      \B_V_data_1_state_reg[0]\ => img_out_TVALID,
      \B_V_data_1_state_reg[0]_0\ => xfMat2axis_24_16_3840_2160_1_U0_n_16,
      \B_V_data_1_state_reg[0]_1\ => xfMat2axis_24_16_3840_2160_1_U0_n_18,
      CO(0) => icmp_ln88_fu_131_p2,
      D(31 downto 0) => sub_fu_106_p2(31 downto 0),
      DI(1) => imgOutput_cols_channel_U_n_21,
      DI(0) => imgOutput_cols_channel_U_n_22,
      Q(1) => ap_CS_fsm_state2_10,
      Q(0) => xfMat2axis_24_16_3840_2160_1_U0_n_9,
      S(1) => imgOutput_cols_channel_U_n_64,
      S(0) => imgOutput_cols_channel_U_n_65,
      \ap_CS_fsm_reg[3]_i_12_0\(11 downto 0) => imgOutput_rows_channel_dout(11 downto 0),
      \ap_CS_fsm_reg[3]_i_3\(1) => imgOutput_rows_channel_U_n_35,
      \ap_CS_fsm_reg[3]_i_3\(0) => imgOutput_rows_channel_U_n_36,
      \ap_CS_fsm_reg[3]_i_3_0\(1) => imgOutput_rows_channel_U_n_39,
      \ap_CS_fsm_reg[3]_i_3_0\(0) => imgOutput_rows_channel_U_n_40,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(3) => imgOutput_cols_channel_U_n_27,
      ap_enable_reg_pp0_iter1_reg(2) => imgOutput_cols_channel_U_n_28,
      ap_enable_reg_pp0_iter1_reg(1) => imgOutput_cols_channel_U_n_29,
      ap_enable_reg_pp0_iter1_reg(0) => imgOutput_cols_channel_U_n_30,
      ap_enable_reg_pp0_iter1_reg_0(3) => imgOutput_cols_channel_U_n_70,
      ap_enable_reg_pp0_iter1_reg_0(2) => imgOutput_cols_channel_U_n_71,
      ap_enable_reg_pp0_iter1_reg_0(1) => imgOutput_cols_channel_U_n_72,
      ap_enable_reg_pp0_iter1_reg_0(0) => imgOutput_cols_channel_U_n_73,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => xfMat2axis_24_16_3840_2160_1_U0_n_14,
      \i_fu_62_reg[11]_0\(0) => xfMat2axis_24_16_3840_2160_1_U0_n_12,
      \icmp_ln90_fu_151_p2_carry__2\(3) => imgOutput_cols_channel_U_n_23,
      \icmp_ln90_fu_151_p2_carry__2\(2) => imgOutput_cols_channel_U_n_24,
      \icmp_ln90_fu_151_p2_carry__2\(1) => imgOutput_cols_channel_U_n_25,
      \icmp_ln90_fu_151_p2_carry__2\(0) => imgOutput_cols_channel_U_n_26,
      \icmp_ln90_fu_151_p2_carry__2_0\(3) => imgOutput_cols_channel_U_n_66,
      \icmp_ln90_fu_151_p2_carry__2_0\(2) => imgOutput_cols_channel_U_n_67,
      \icmp_ln90_fu_151_p2_carry__2_0\(1) => imgOutput_cols_channel_U_n_68,
      \icmp_ln90_fu_151_p2_carry__2_0\(0) => imgOutput_cols_channel_U_n_69,
      imgOutput_cols_channel_empty_n => imgOutput_cols_channel_empty_n,
      imgOutput_data_empty_n => imgOutput_data_empty_n,
      imgOutput_rows_channel_empty_n => imgOutput_rows_channel_empty_n,
      img_out_TDATA(23 downto 0) => img_out_TDATA(23 downto 0),
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      mOutPtr17_out => mOutPtr17_out_9,
      mOutPtr17_out_0 => mOutPtr17_out_8,
      \mOutPtr_reg[0]\(0) => mOutPtr_7(0),
      \out\(11 downto 0) => imgOutput_cols_channel_dout(11 downto 0),
      push => push_3,
      push_1 => push_0,
      push_2 => push,
      sel => grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0,
      \sub13_reg_169_reg[11]_0\(11 downto 0) => sub13_fu_112_p2(11 downto 0),
      xfMat2axis_24_16_3840_2160_1_U0_ap_done => xfMat2axis_24_16_3840_2160_1_U0_ap_done,
      xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read => xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_in_TVALID : in STD_LOGIC;
    img_in_TREADY : out STD_LOGIC;
    img_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    img_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    filter_TVALID : in STD_LOGIC;
    filter_TREADY : out STD_LOGIC;
    filter_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    img_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "filter2D_design_Filter2d_accel_0_0,Filter2d_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Filter2d_accel,Vivado 2023.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_img_out_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_img_out_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_img_out_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_in:filter:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN filter2D_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of filter_TREADY : signal is "xilinx.com:interface:axis:1.0 filter TREADY";
  attribute X_INTERFACE_INFO of filter_TVALID : signal is "xilinx.com:interface:axis:1.0 filter TVALID";
  attribute X_INTERFACE_INFO of img_in_TREADY : signal is "xilinx.com:interface:axis:1.0 img_in TREADY";
  attribute X_INTERFACE_INFO of img_in_TVALID : signal is "xilinx.com:interface:axis:1.0 img_in TVALID";
  attribute X_INTERFACE_INFO of img_out_TREADY : signal is "xilinx.com:interface:axis:1.0 img_out TREADY";
  attribute X_INTERFACE_INFO of img_out_TVALID : signal is "xilinx.com:interface:axis:1.0 img_out TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN filter2D_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of filter_TDATA : signal is "xilinx.com:interface:axis:1.0 filter TDATA";
  attribute X_INTERFACE_PARAMETER of filter_TDATA : signal is "XIL_INTERFACENAME filter, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN filter2D_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_in_TDATA : signal is "xilinx.com:interface:axis:1.0 img_in TDATA";
  attribute X_INTERFACE_INFO of img_in_TDEST : signal is "xilinx.com:interface:axis:1.0 img_in TDEST";
  attribute X_INTERFACE_PARAMETER of img_in_TDEST : signal is "XIL_INTERFACENAME img_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN filter2D_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_in_TID : signal is "xilinx.com:interface:axis:1.0 img_in TID";
  attribute X_INTERFACE_INFO of img_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_in TKEEP";
  attribute X_INTERFACE_INFO of img_in_TLAST : signal is "xilinx.com:interface:axis:1.0 img_in TLAST";
  attribute X_INTERFACE_INFO of img_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_in TSTRB";
  attribute X_INTERFACE_INFO of img_in_TUSER : signal is "xilinx.com:interface:axis:1.0 img_in TUSER";
  attribute X_INTERFACE_INFO of img_out_TDATA : signal is "xilinx.com:interface:axis:1.0 img_out TDATA";
  attribute X_INTERFACE_INFO of img_out_TDEST : signal is "xilinx.com:interface:axis:1.0 img_out TDEST";
  attribute X_INTERFACE_PARAMETER of img_out_TDEST : signal is "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN filter2D_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_out_TID : signal is "xilinx.com:interface:axis:1.0 img_out TID";
  attribute X_INTERFACE_INFO of img_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_out TKEEP";
  attribute X_INTERFACE_INFO of img_out_TLAST : signal is "xilinx.com:interface:axis:1.0 img_out TLAST";
  attribute X_INTERFACE_INFO of img_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_out TSTRB";
  attribute X_INTERFACE_INFO of img_out_TUSER : signal is "xilinx.com:interface:axis:1.0 img_out TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  img_out_TDEST(0) <= \<const0>\;
  img_out_TID(0) <= \<const0>\;
  img_out_TKEEP(2) <= \<const1>\;
  img_out_TKEEP(1) <= \<const1>\;
  img_out_TKEEP(0) <= \<const1>\;
  img_out_TSTRB(2) <= \<const0>\;
  img_out_TSTRB(1) <= \<const0>\;
  img_out_TSTRB(0) <= \<const0>\;
  img_out_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      filter_TDATA(15 downto 0) => filter_TDATA(15 downto 0),
      filter_TREADY => filter_TREADY,
      filter_TVALID => filter_TVALID,
      img_in_TDATA(23 downto 0) => img_in_TDATA(23 downto 0),
      img_in_TDEST(0) => '0',
      img_in_TID(0) => '0',
      img_in_TKEEP(2 downto 0) => B"000",
      img_in_TLAST(0) => '0',
      img_in_TREADY => img_in_TREADY,
      img_in_TSTRB(2 downto 0) => B"000",
      img_in_TUSER(0) => '0',
      img_in_TVALID => img_in_TVALID,
      img_out_TDATA(23 downto 0) => img_out_TDATA(23 downto 0),
      img_out_TDEST(0) => NLW_inst_img_out_TDEST_UNCONNECTED(0),
      img_out_TID(0) => NLW_inst_img_out_TID_UNCONNECTED(0),
      img_out_TKEEP(2 downto 0) => NLW_inst_img_out_TKEEP_UNCONNECTED(2 downto 0),
      img_out_TLAST(0) => img_out_TLAST(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TSTRB(2 downto 0) => NLW_inst_img_out_TSTRB_UNCONNECTED(2 downto 0),
      img_out_TUSER(0) => NLW_inst_img_out_TUSER_UNCONNECTED(0),
      img_out_TVALID => img_out_TVALID,
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
