# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: M:\ELEC373\ass1\pins.csv
# Generated on: Tue Nov 08 12:02:05 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk_i,Input,PIN_N2,2,B2_N1,PIN_N2,,,,
key_down_ni,Input,PIN_P23,6,B6_N0,PIN_N23,,,,
key_enter_ni,Input,PIN_G26,5,B5_N0,PIN_G26,,,,
key_up_ni,Input,PIN_N23,5,B5_N1,PIN_P23,,,,
ledg_o,Output,PIN_AE22,7,B7_N0,PIN_AE22,,,,
ledr_o,Output,PIN_AE23,7,B7_N0,PIN_AE23,,,,
rst_ni,Input,PIN_W26,6,B6_N1,PIN_W26,,,,
sevenseg_0_o[6],Output,PIN_AF10,8,B8_N0,PIN_AF10,,,,
sevenseg_0_o[5],Output,PIN_AB12,8,B8_N0,PIN_AB12,,,,
sevenseg_0_o[4],Output,PIN_AC12,8,B8_N0,PIN_AC12,,,,
sevenseg_0_o[3],Output,PIN_AD11,8,B8_N0,PIN_AD11,,,,
sevenseg_0_o[2],Output,PIN_AE11,8,B8_N0,PIN_AE11,,,,
sevenseg_0_o[1],Output,PIN_V14,8,B8_N0,PIN_V14,,,,
sevenseg_0_o[0],Output,PIN_V13,8,B8_N0,PIN_V13,,,,
sevenseg_1_o[6],Output,PIN_V20,6,B6_N1,PIN_V20,,,,
sevenseg_1_o[5],Output,PIN_V21,6,B6_N1,PIN_V21,,,,
sevenseg_1_o[4],Output,PIN_W21,6,B6_N1,PIN_W21,,,,
sevenseg_1_o[3],Output,PIN_Y22,6,B6_N1,PIN_Y22,,,,
sevenseg_1_o[2],Output,PIN_AA24,6,B6_N1,PIN_AA24,,,,
sevenseg_1_o[1],Output,PIN_AA23,6,B6_N1,PIN_AA23,,,,
sevenseg_1_o[0],Output,PIN_AB24,6,B6_N1,PIN_AB24,,,,
sevenseg_2_o[6],Output,PIN_AB23,6,B6_N1,PIN_AB23,,,,
sevenseg_2_o[5],Output,PIN_V22,6,B6_N1,PIN_V22,,,,
sevenseg_2_o[4],Output,PIN_AC25,6,B6_N1,PIN_AC25,,,,
sevenseg_2_o[3],Output,PIN_AC26,6,B6_N1,PIN_AC26,,,,
sevenseg_2_o[2],Output,PIN_AB26,6,B6_N1,PIN_AB26,,,,
sevenseg_2_o[1],Output,PIN_AB25,6,B6_N1,PIN_AB25,,,,
sevenseg_2_o[0],Output,PIN_Y24,6,B6_N1,PIN_Y24,,,,
sevenseg_3_o[6],Output,PIN_Y23,6,B6_N1,PIN_Y23,,,,
sevenseg_3_o[5],Output,PIN_AA25,6,B6_N1,PIN_AA25,,,,
sevenseg_3_o[4],Output,PIN_AA26,6,B6_N1,PIN_AA26,,,,
sevenseg_3_o[3],Output,PIN_Y26,6,B6_N1,PIN_Y26,,,,
sevenseg_3_o[2],Output,PIN_Y25,6,B6_N1,PIN_Y25,,,,
sevenseg_3_o[1],Output,PIN_U22,6,B6_N1,PIN_U22,,,,
sevenseg_3_o[0],Output,PIN_W24,6,B6_N1,PIN_W24,,,,
sevenseg_4_o[6],Output,PIN_U9,1,B1_N0,PIN_U9,,,,
sevenseg_4_o[5],Output,PIN_U1,1,B1_N0,PIN_U1,,,,
sevenseg_4_o[4],Output,PIN_U2,1,B1_N0,PIN_U2,,,,
sevenseg_4_o[3],Output,PIN_T4,1,B1_N0,PIN_T4,,,,
sevenseg_4_o[2],Output,PIN_R7,1,B1_N0,PIN_R7,,,,
sevenseg_4_o[1],Output,PIN_R6,1,B1_N0,PIN_R6,,,,
sevenseg_4_o[0],Output,PIN_T3,1,B1_N0,PIN_T3,,,,
sevenseg_7_o[6],Output,PIN_L3,2,B2_N1,PIN_L3,,,,
sevenseg_7_o[5],Output,PIN_L2,2,B2_N1,PIN_L2,,,,
sevenseg_7_o[4],Output,PIN_L9,2,B2_N1,PIN_L9,,,,
sevenseg_7_o[3],Output,PIN_L6,2,B2_N1,PIN_L6,,,,
sevenseg_7_o[2],Output,PIN_L7,2,B2_N1,PIN_L7,,,,
sevenseg_7_o[1],Output,PIN_P9,2,B2_N1,PIN_P9,,,,
sevenseg_7_o[0],Output,PIN_N9,2,B2_N1,PIN_N9,,,,
