

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys'
================================================================
* Date:           Tue Dec 13 20:52:13 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.086 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_generate_round_keys  |       80|       80|         9|          8|          1|    10|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  51889|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      2|    -|
|Multiplexer      |        -|    -|       -|    111|    -|
|Register         |        -|    -|    8615|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    8623|  52002|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       8|     97|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |crypto_aes_rcon_U  |aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb  |        0|  8|   2|    0|    10|    8|     1|           80|
    +-------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                                                  |        0|  8|   2|    0|    10|    8|     1|           80|
    +-------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln166_fu_530_p2        |         +|   0|  0|    14|           6|           3|
    |add_ln167_fu_145_p2        |         +|   0|  0|    12|          11|           7|
    |add_ln171_fu_161_p2        |         +|   0|  0|    13|           4|           2|
    |add_ln173_fu_184_p2        |         +|   0|  0|    12|          11|           9|
    |add_ln174_fu_377_p2        |         +|   0|  0|    12|          11|           8|
    |add_ln175_1_fu_462_p2      |         +|   0|  0|    12|          11|           6|
    |add_ln175_fu_440_p2        |         +|   0|  0|    12|          11|           8|
    |and_ln173_fu_357_p2        |       and|   0|  0|  1408|        1408|        1408|
    |and_ln174_fu_420_p2        |       and|   0|  0|  1408|        1408|        1408|
    |and_ln175_fu_483_p2        |       and|   0|  0|  1408|        1408|        1408|
    |and_ln176_fu_524_p2        |       and|   0|  0|  1408|        1408|        1408|
    |icmp_ln166_fu_131_p2       |      icmp|   0|  0|    10|           6|           6|
    |lshr_ln1499_1_fu_385_p2    |      lshr|   0|  0|  2171|        1408|        1408|
    |lshr_ln1499_2_fu_448_p2    |      lshr|   0|  0|  2171|        1408|        1408|
    |lshr_ln1499_fu_327_p2      |      lshr|   0|  0|  2171|        1408|        1408|
    |lshr_ln167_fu_178_p2       |      lshr|   0|  0|  2171|        1408|        1408|
    |lshr_ln195_1_fu_235_p2     |      lshr|   0|  0|  2171|        2045|        2048|
    |lshr_ln195_2_fu_266_p2     |      lshr|   0|  0|  2171|        2045|        2048|
    |lshr_ln195_3_fu_297_p2     |      lshr|   0|  0|  2171|        2045|        2048|
    |lshr_ln195_fu_210_p2       |      lshr|   0|  0|  2171|        2045|        2048|
    |or_ln173_fu_371_p2         |        or|   0|  0|  1408|        1408|        1408|
    |or_ln174_1_fu_434_p2       |        or|   0|  0|  1408|        1408|        1408|
    |or_ln174_fu_399_p2         |        or|   0|  0|    11|          11|           6|
    |or_ln175_fu_497_p2         |        or|   0|  0|  1408|        1408|        1408|
    |or_ln176_fu_503_p2         |        or|   0|  0|    11|          11|           7|
    |p_round_key_V_2_fu_557_p2  |        or|   0|  0|  1408|        1408|        1408|
    |shl_ln173_1_fu_365_p2      |       shl|   0|  0|  2171|        1408|        1408|
    |shl_ln173_fu_345_p2        |       shl|   0|  0|  2171|          32|        1408|
    |shl_ln174_1_fu_428_p2      |       shl|   0|  0|  2171|        1408|        1408|
    |shl_ln174_fu_408_p2        |       shl|   0|  0|  2171|          32|        1408|
    |shl_ln175_1_fu_491_p2      |       shl|   0|  0|  2171|        1408|        1408|
    |shl_ln175_fu_471_p2        |       shl|   0|  0|  2171|          32|        1408|
    |shl_ln176_1_fu_552_p2      |       shl|   0|  0|  2171|        1408|        1408|
    |shl_ln176_fu_512_p2        |       shl|   0|  0|  2171|          32|        1408|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    |ret_V_19_fu_336_p2         |       xor|   0|  0|    32|          32|          32|
    |ret_V_20_fu_394_p2         |       xor|   0|  0|    32|          32|          32|
    |ret_V_21_fu_457_p2         |       xor|   0|  0|    32|          32|          32|
    |ret_V_fu_543_p2            |       xor|   0|  0|    32|          32|          32|
    |xor_ln1499_fu_307_p2       |       xor|   0|  0|     8|           8|           8|
    |xor_ln173_fu_351_p2        |       xor|   0|  0|  1408|        1408|           2|
    |xor_ln174_fu_414_p2        |       xor|   0|  0|  1408|        1408|           2|
    |xor_ln175_fu_477_p2        |       xor|   0|  0|  1408|        1408|           2|
    |xor_ln176_fu_518_p2        |       xor|   0|  0|  1408|        1408|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0| 51889|       36698|       36560|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  48|          9|     1|          9|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|     6|         12|
    |i_fu_84                      |   9|          2|     6|         12|
    |p_round_key_V_1_fu_88        |   9|          2|  1408|       2816|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 111|         23|  1425|       2857|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------+------+----+------+-----------+
    |             Name             |  FF  | LUT| Bits | Const Bits|
    +------------------------------+------+----+------+-----------+
    |add_ln167_reg_605             |     6|   0|    11|          5|
    |add_ln173_reg_635             |     6|   0|    11|          5|
    |add_ln174_reg_652             |     6|   0|    11|          5|
    |add_ln175_reg_674             |     6|   0|    11|          5|
    |and_ln176_reg_690             |  1408|   0|  1408|          0|
    |ap_CS_fsm                     |     8|   0|     8|          0|
    |ap_done_reg                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1       |     1|   0|     1|          0|
    |crypto_aes_rcon_load_reg_630  |     8|   0|     8|          0|
    |i_2_reg_586                   |     6|   0|     6|          0|
    |i_fu_84                       |     6|   0|     6|          0|
    |icmp_ln166_reg_591            |     1|   0|     1|          0|
    |lshr_ln167_reg_621            |  1408|   0|  1408|          0|
    |or_ln173_reg_646              |  1408|   0|  1408|          0|
    |or_ln174_1_reg_668            |  1408|   0|  1408|          0|
    |or_ln174_reg_663              |     5|   0|    11|          6|
    |p_round_key_V_1_fu_88         |  1408|   0|  1408|          0|
    |p_round_key_V_1_load_reg_615  |  1408|   0|  1408|          0|
    |ret_V_19_reg_640              |    32|   0|    32|          0|
    |ret_V_20_reg_657              |    32|   0|    32|          0|
    |ret_V_21_reg_679              |    32|   0|    32|          0|
    |shl_ln_reg_595                |     6|   0|    11|          5|
    |zext_ln176_reg_685            |     4|   0|  1408|       1404|
    +------------------------------+------+----+------+-----------+
    |Total                         |  8615|   0| 10050|       1435|
    +------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+---------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                         Source Object                         |    C Type    |
+----------------------------+-----+------+------------+---------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys|  return value|
|p_round_key_V               |   in|  1408|     ap_none|                                                  p_round_key_V|        scalar|
|p_round_key_V_1_out         |  out|  1408|      ap_vld|                                            p_round_key_V_1_out|       pointer|
|p_round_key_V_1_out_ap_vld  |  out|     1|      ap_vld|                                            p_round_key_V_1_out|       pointer|
+----------------------------+-----+------+------------+---------------------------------------------------------------+--------------+

