# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/combined_parts.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/combined_parts.v 
# -- Compiling module combined_parts
# 
# Top level modules:
# 	combined_parts
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/c4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/c4.v 
# -- Compiling module C4
# 
# Top level modules:
# 	C4
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/audio_and_video_config.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/altera_up_slow_clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/altera_up_slow_clock_generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/altera_up_i2c_av_auto_initialize.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/altera_up_i2c_av_auto_initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/altera_up_i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/altera_up_i2c.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/audio_codec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/audio_codec.v 
# -- Compiling module audio_codec
# 
# Top level modules:
# 	audio_codec
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/altera_up_clock_edge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/altera_up_clock_edge.v 
# -- Compiling module Altera_UP_Clock_Edge
# 
# Top level modules:
# 	Altera_UP_Clock_Edge
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/altera_up_audio_in_deserializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/altera_up_audio_in_deserializer.v 
# -- Compiling module Altera_UP_Audio_In_Deserializer
# 
# Top level modules:
# 	Altera_UP_Audio_In_Deserializer
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/altera_up_audio_bit_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/altera_up_audio_bit_counter.v 
# -- Compiling module Altera_UP_Audio_Bit_Counter
# 
# Top level modules:
# 	Altera_UP_Audio_Bit_Counter
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/altera_up_sync_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/altera_up_sync_fifo.v 
# -- Compiling module Altera_UP_SYNC_FIFO
# 
# Top level modules:
# 	Altera_UP_SYNC_FIFO
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/altera_up_audio_out_serializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/altera_up_audio_out_serializer.v 
# -- Compiling module Altera_UP_Audio_Out_Serializer
# 
# Top level modules:
# 	Altera_UP_Audio_Out_Serializer
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/part2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/part2.sv 
# -- Compiling module part2
# 
# Top level modules:
# 	part2
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/part3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/part3.sv 
# -- Compiling module part3
# 
# Top level modules:
# 	part3
# End time: 19:41:38 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/fifo_ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:38 on Oct 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/fifo_ctrl.sv 
# -- Compiling module fifo_ctrl
# 
# Top level modules:
# 	fifo_ctrl
# End time: 19:41:39 on Oct 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Oct 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:41:39 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Oct 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:41:39 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/accumulator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Oct 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/accumulator.sv 
# -- Compiling module accumulator
# 
# Top level modules:
# 	accumulator
# End time: 19:41:39 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/ee_371/lab3 {D:/Documents/ee_371/lab3/fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Oct 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/ee_371/lab3" D:/Documents/ee_371/lab3/fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo
# 	fifo_tb
# End time: 19:41:39 on Oct 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fifo_tb
# vsim work.fifo_tb 
# Start time: 19:41:43 on Oct 23,2023
# Loading sv_std.std
# Loading work.fifo_tb
# Loading work.fifo_ctrl
# Loading work.reg_file
add wave -position end  sim:/fifo_tb/clk
add wave -position end  sim:/fifo_tb/reset
add wave -position end  sim:/fifo_tb/rd
add wave -position end  sim:/fifo_tb/wr
add wave -position end  sim:/fifo_tb/empty
add wave -position end  sim:/fifo_tb/full
add wave -position end  sim:/fifo_tb/w_en
add wave -position end  sim:/fifo_tb/w_data
add wave -position end  sim:/fifo_tb/r_data
add wave -position end  sim:/fifo_tb/w_addr
add wave -position end  sim:/fifo_tb/r_addr
run -all
# ** Note: $stop    : D:/Documents/ee_371/lab3/fifo.sv(54)
#    Time: 1750 ps  Iteration: 1  Instance: /fifo_tb
# Break in Module fifo_tb at D:/Documents/ee_371/lab3/fifo.sv line 54
# End time: 19:45:38 on Oct 23,2023, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
