{"vcs1":{"timestamp_begin":1681615102.836343859, "rt":0.68, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681615103.553568215, "rt":1.01, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681615104.586444187, "rt":0.43, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681615102.539851755}
{"VCS_COMP_START_TIME": 1681615102.539851755}
{"VCS_COMP_END_TIME": 1681615106.100550006}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
