INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shady/term7/Codesign/EX/booth_multiplier/booth_multiplier.srcs/sources_1/new/booth_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shady/term7/Codesign/EX/booth_multiplier/booth_multiplier.srcs/sim_1/new/test_BM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_BM
