{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565600351017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565600351024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 17:59:10 2019 " "Processing started: Mon Aug 12 17:59:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565600351024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565600351024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2ca -c i2ca " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2ca -c i2ca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565600351024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565600351847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565600351848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ca.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2ca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2ca " "Found entity 1: i2ca" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565600365996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565600365996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc7led.sv 1 1 " "Found 1 design units, including 1 entities, in source file enc7led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc7led " "Found entity 1: enc7led" {  } { { "enc7led.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/enc7led.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565600366004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565600366004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2ca " "Elaborating entity \"i2ca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565600366318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc7led enc7led:gcenc\[0\].e7lc " "Elaborating entity \"enc7led\" for hierarchy \"enc7led:gcenc\[0\].e7lc\"" {  } { { "i2ca.sv" "gcenc\[0\].e7lc" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565600366325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565600367182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565600367861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565600367861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565600368109 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565600368109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565600368109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565600368109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1143 " "Peak virtual memory: 1143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565600368180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 17:59:28 2019 " "Processing ended: Mon Aug 12 17:59:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565600368180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565600368180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565600368180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565600368180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565600369986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565600369994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 17:59:28 2019 " "Processing started: Mon Aug 12 17:59:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565600369994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565600369994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2ca -c i2ca " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2ca -c i2ca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565600369995 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565600370927 ""}
{ "Info" "0" "" "Project  = i2ca" {  } {  } 0 0 "Project  = i2ca" 0 0 "Fitter" 0 0 1565600370929 ""}
{ "Info" "0" "" "Revision = i2ca" {  } {  } 0 0 "Revision = i2ca" 0 0 "Fitter" 0 0 1565600370929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1565600371140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565600371144 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2ca 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"i2ca\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565600371189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565600371232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565600371232 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565600371682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565600371833 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1565600383826 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sda~inputCLKENA0 16 global CLKCTRL_G7 " "sda~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1565600383928 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565600383928 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "scl~inputCLKENA0 16 global CLKCTRL_G6 " "scl~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565600383928 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565600383928 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver sda~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver sda~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad sda PIN_Y17 " "Refclk input I/O pad sda is placed onto PIN_Y17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1565600383929 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1565600383929 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1565600383929 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565600383929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565600383933 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565600383933 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565600383934 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565600383934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565600383934 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565600383935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565600383935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1565600383935 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565600383935 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565600383981 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2ca.sdc " "Synopsys Design Constraints File file not found: 'i2ca.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1565600390084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565600390085 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565600390088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565600390089 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1565600390089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565600390096 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1565600390210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565600391598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565600392377 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565600393754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565600393754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565600395039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565600400517 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565600400517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565600401125 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565600401125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565600401128 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565600403817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565600403860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565600404296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565600404296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565600404694 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565600407054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/output_files/i2ca.fit.smsg " "Generated suppressed messages file /home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/output_files/i2ca.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565600407465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2513 " "Peak virtual memory: 2513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565600408882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:00:08 2019 " "Processing ended: Mon Aug 12 18:00:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565600408882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565600408882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565600408882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565600408882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565600410977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565600410994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:00:10 2019 " "Processing started: Mon Aug 12 18:00:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565600410994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565600410994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2ca -c i2ca " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2ca -c i2ca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565600410995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1565600412963 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565600419996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565600420801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:00:20 2019 " "Processing ended: Mon Aug 12 18:00:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565600420801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565600420801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565600420801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565600420801 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565600421048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565600422248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565600422256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:00:21 2019 " "Processing started: Mon Aug 12 18:00:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565600422256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565600422256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2ca -c i2ca " "Command: quartus_sta i2ca -c i2ca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565600422256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1565600423118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1565600424829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565600424829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600424879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600424879 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2ca.sdc " "Synopsys Design Constraints File file not found: 'i2ca.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1565600425591 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600425591 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sda sda " "create_clock -period 1.000 -name sda sda" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1565600425594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scl scl " "create_clock -period 1.000 -name scl scl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1565600425594 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565600425594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1565600425596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565600425597 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565600425597 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565600425742 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565600425843 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565600425843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.122 " "Worst-case setup slack is -1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122             -20.987 sda  " "   -1.122             -20.987 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.105             -20.610 scl  " "   -1.105             -20.610 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600425862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.367 " "Worst-case hold slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 scl  " "    0.367               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 sda  " "    0.380               0.000 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600425885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565600425903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565600425922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.607 sda  " "   -0.394             -17.607 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.032 scl  " "   -0.394             -14.032 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600425946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600425946 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565600425969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565600426007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565600427235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565600427382 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565600427420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565600427420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.236 " "Worst-case setup slack is -1.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236             -23.083 sda  " "   -1.236             -23.083 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220             -22.738 scl  " "   -1.220             -22.738 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600427440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 scl  " "    0.365               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 sda  " "    0.377               0.000 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600427458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565600427475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565600427493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.782 sda  " "   -0.394             -16.782 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -15.276 scl  " "   -0.394             -15.276 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600427509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600427509 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565600427529 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565600427743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565600428564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565600428687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565600428688 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565600428688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.138 " "Worst-case setup slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -1.001 sda  " "   -0.138              -1.001 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -0.727 scl  " "   -0.116              -0.727 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600428707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.195 " "Worst-case hold slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 sda  " "    0.195               0.000 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 scl  " "    0.199               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600428726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565600428745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565600428763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.335 " "Worst-case minimum pulse width slack is -0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335              -9.189 sda  " "   -0.335              -9.189 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -2.232 scl  " "   -0.084              -2.232 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600428781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600428781 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565600428802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565600429027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565600429028 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565600429028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.122 " "Worst-case setup slack is -0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -0.801 sda  " "   -0.122              -0.801 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -0.561 scl  " "   -0.099              -0.561 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600429044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 sda  " "    0.184               0.000 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 scl  " "    0.186               0.000 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600429062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565600429080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565600429098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.328 " "Worst-case minimum pulse width slack is -0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328              -9.026 sda  " "   -0.328              -9.026 sda " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -2.230 scl  " "   -0.084              -2.230 scl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565600429117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565600429117 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565600431156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565600431159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565600431365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:00:31 2019 " "Processing ended: Mon Aug 12 18:00:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565600431365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565600431365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565600431365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565600431365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565600433015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565600433022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:00:32 2019 " "Processing started: Mon Aug 12 18:00:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565600433022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565600433022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2ca -c i2ca " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2ca -c i2ca" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565600433023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1565600435074 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1565600435113 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[0\] hxled_0_0 hxled " "Port \"hxled\[0\]\[0\]\" is changed into \"hxled_0_0\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435117 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[1\] hxled_0_1 hxled " "Port \"hxled\[0\]\[1\]\" is changed into \"hxled_0_1\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435118 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[2\] hxled_0_2 hxled " "Port \"hxled\[0\]\[2\]\" is changed into \"hxled_0_2\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435118 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[3\] hxled_0_3 hxled " "Port \"hxled\[0\]\[3\]\" is changed into \"hxled_0_3\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435118 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[4\] hxled_0_4 hxled " "Port \"hxled\[0\]\[4\]\" is changed into \"hxled_0_4\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435118 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[5\] hxled_0_5 hxled " "Port \"hxled\[0\]\[5\]\" is changed into \"hxled_0_5\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435118 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[0\]\[6\] hxled_0_6 hxled " "Port \"hxled\[0\]\[6\]\" is changed into \"hxled_0_6\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435118 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[0\] hxled_1_0 hxled " "Port \"hxled\[1\]\[0\]\" is changed into \"hxled_1_0\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[1\] hxled_1_1 hxled " "Port \"hxled\[1\]\[1\]\" is changed into \"hxled_1_1\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[2\] hxled_1_2 hxled " "Port \"hxled\[1\]\[2\]\" is changed into \"hxled_1_2\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[3\] hxled_1_3 hxled " "Port \"hxled\[1\]\[3\]\" is changed into \"hxled_1_3\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[4\] hxled_1_4 hxled " "Port \"hxled\[1\]\[4\]\" is changed into \"hxled_1_4\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[5\] hxled_1_5 hxled " "Port \"hxled\[1\]\[5\]\" is changed into \"hxled_1_5\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[1\]\[6\] hxled_1_6 hxled " "Port \"hxled\[1\]\[6\]\" is changed into \"hxled_1_6\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[0\] hxled_2_0 hxled " "Port \"hxled\[2\]\[0\]\" is changed into \"hxled_2_0\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[1\] hxled_2_1 hxled " "Port \"hxled\[2\]\[1\]\" is changed into \"hxled_2_1\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435119 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[2\] hxled_2_2 hxled " "Port \"hxled\[2\]\[2\]\" is changed into \"hxled_2_2\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[3\] hxled_2_3 hxled " "Port \"hxled\[2\]\[3\]\" is changed into \"hxled_2_3\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[4\] hxled_2_4 hxled " "Port \"hxled\[2\]\[4\]\" is changed into \"hxled_2_4\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[5\] hxled_2_5 hxled " "Port \"hxled\[2\]\[5\]\" is changed into \"hxled_2_5\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[2\]\[6\] hxled_2_6 hxled " "Port \"hxled\[2\]\[6\]\" is changed into \"hxled_2_6\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[0\] hxled_3_0 hxled " "Port \"hxled\[3\]\[0\]\" is changed into \"hxled_3_0\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[1\] hxled_3_1 hxled " "Port \"hxled\[3\]\[1\]\" is changed into \"hxled_3_1\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[2\] hxled_3_2 hxled " "Port \"hxled\[3\]\[2\]\" is changed into \"hxled_3_2\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[3\] hxled_3_3 hxled " "Port \"hxled\[3\]\[3\]\" is changed into \"hxled_3_3\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435120 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[4\] hxled_3_4 hxled " "Port \"hxled\[3\]\[4\]\" is changed into \"hxled_3_4\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435121 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[5\] hxled_3_5 hxled " "Port \"hxled\[3\]\[5\]\" is changed into \"hxled_3_5\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435121 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "hxled\[3\]\[6\] hxled_3_6 hxled " "Port \"hxled\[3\]\[6\]\" is changed into \"hxled_3_6\" because it's a member of 2-D array port \"hxled\"" {  } { { "i2ca.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/i2ca.sv" 11 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1565600435121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2ca.vo /home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/simulation/modelsim/ simulation " "Generated file i2ca.vo in folder \"/home/users/kawamata/myPrograms/git/Control_Team_MNZ/i2ca_DE1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565600435330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1240 " "Peak virtual memory: 1240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565600435477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:00:35 2019 " "Processing ended: Mon Aug 12 18:00:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565600435477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565600435477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565600435477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565600435477 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565600435738 ""}
