/*

Xilinx Vivado v2019.2 (64-bit) [Major: 2019, Minor: 2]
SW Build: 2708876 on Wed Nov  6 21:40:23 MST 2019
IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019

Process ID (PID): 7828
License: Customer

Current time: 	Tue Nov 21 08:19:57 EST 2023
Time zone: 	Eastern Standard Time (America/New_York)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 4

Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 1
Available disk space: 83 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	9.0.4 64-bit
Java home: 	C:/Xilinx/Vivado/2019.2/tps/win64/jre9.0.4
Java executable location: 	C:/Xilinx/Vivado/2019.2/tps/win64/jre9.0.4/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	Alexy
User home directory: C:/Users/Alexy
User working directory: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine
User country: 	FR
User language: 	fr
User locale: 	fr_FR

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2019.2
RDI_DATADIR: C:/Xilinx/Vivado/2019.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2019.2/bin

Vivado preferences file location: C:/Users/Alexy/AppData/Roaming/Xilinx/Vivado/2019.2/vivado.xml
Vivado preferences directory: C:/Users/Alexy/AppData/Roaming/Xilinx/Vivado/2019.2/
Vivado layouts directory: C:/Users/Alexy/AppData/Roaming/Xilinx/Vivado/2019.2/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2019.2/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado.log
Vivado journal file location: 	C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado.jou
Engine tmp dir: 	C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/.Xil/Vivado-7828-DESKTOP-P75N3EL

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2019.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2019.2/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2019.2
XILINX_VIVADO: C:/Xilinx/Vivado/2019.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2019.2


GUI allocated memory:	154 MB
GUI max memory:		3,072 MB
Engine allocated memory: 644 MB

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 90 MB (+92308kb) [00:00:13]
// [Engine Memory]: 580 MB (+457140kb) [00:00:13]
// bB (cr):  Open Project : addNotify
// Opening Vivado Project: C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.xpr. Version: Vivado v2019.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.xpr 
// HMemoryUtils.trashcanNow. Engine heap size: 726 MB. GUI used memory: 51 MB. Current time: 11/21/23, 8:19:59 AM EST
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 806 MB (+205792kb) [00:00:23]
// [GUI Memory]: 99 MB (+3752kb) [00:00:26]
// [Engine Memory]: 847 MB (+722kb) [00:00:26]
// [GUI Memory]: 108 MB (+4245kb) [00:00:27]
// WARNING: HEventQueue.dispatchEvent() is taking  7040 ms.
// Tcl Message: open_project C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'. 
// WARNING: HEventQueue.dispatchEvent() is taking  1773 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 3188 ms. Increasing delay to 3000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1197 ms.
// Tcl Message: open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 974.715 ; gain = 359.664 
// [GUI Memory]: 118 MB (+5118kb) [00:00:32]
// [Engine Memory]: 1,089 MB (+210110kb) [00:00:32]
// Project name: TP_Video_Chaine; location: C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine; part: xc7z020clg484-1
// HMemoryUtils.trashcanNow. Engine heap size: 1,089 MB. GUI used memory: 75 MB. Current time: 11/21/23, 8:20:15 AM EST
dismissDialog("Open Project"); // bB (cr)
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 2284 ms. Increasing delay to 6852 ms.
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 7, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_OPEN_BLOCK_DESIGN
// bB (cr):  Open Block Design : addNotify
// TclEventType: LOAD_FEATURE
// Tcl Message: open_bd_design {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd} 
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0 Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0 Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0 Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0 Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_1 Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1 Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VDD Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND Adding component instance block -- xilinx.com:module_ref:mux_video:1.0 - mux_video_0 
// Tcl Message: Successfully read diagram <VGA_source> from BD file <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd> 
// TclEventType: RSB_OPEN_DIAGRAM
// WARNING: HEventQueue.dispatchEvent() is taking  3024 ms.
// TclEventType: RSB_CONNECTION_CHANGE
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: RSB_LOCK_CHANGE
// Tcl Message: open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1248.973 ; gain = 0.000 
// 'bD' command handler elapsed time: 15 seconds
dismissDialog("Open Block Design"); // bB (cr)
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 1,119 MB. GUI used memory: 66 MB. Current time: 11/21/23, 8:20:44 AM EST
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 2222 ms. Increasing delay to 4000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 5192 ms. Increasing delay to 15576 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 4364 ms. Increasing delay to 5000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 701 ms. Decreasing delay to 2701 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 5866 ms. Increasing delay to 17598 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 28 ms. Decreasing delay to 2028 ms.
// Elapsed time: 219 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// WARNING: HEventQueue.dispatchEvent() is taking  1107 ms.
// bB (SwingUtilities.SharedOwnerFrame):  Open IP Catalog : addNotify
dismissDialog("Open IP Catalog"); // bB (SwingUtilities.SharedOwnerFrame)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true); // L (O, cr) - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true, false, false, false, true, false); // L (O, cr) - Popup Trigger - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 1, "User Repository", 0, false); // L (O, cr)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 1, "User Repository", 0, false, false, false, false, true, false); // L (O, cr) - Popup Trigger
selectMenuItem(PAResourceAtoD.CoreAndInterfacesBaseTreeTablePanel_REMOVE_FROM_PROJECT, "Remove from project"); // ai (ao, cr)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ak (cr): Remove Repository: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ak)
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// WARNING: HEventQueue.dispatchEvent() is taking  1273 ms.
// Tcl Message: set_property  ip_repo_paths  c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0 [current_project] 
// WARNING: HEventQueue.dispatchEvent() is taking  1186 ms.
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'. 
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true); // L (O, cr) - Node
dismissDialog("Remove Repository"); // ak (cr)
// [GUI Memory]: 126 MB (+2686kb) [00:04:52]
// [GUI Memory]: 135 MB (+2268kb) [00:04:52]
// WARNING: HEventQueue.dispatchEvent() is taking  1282 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,279 MB. GUI used memory: 95 MB. Current time: 11/21/23, 8:24:35 AM EST
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true, false, false, false, true, false); // L (O, cr) - Popup Trigger - Node
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0); // L (O, cr)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Peripheral ;  ;  ;  ; ", 1); // L (O, cr)
// [Engine Memory]: 1,279 MB (+141178kb) [00:04:55]
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:inverter_rtl:1.0", 2, "inverter_rtl", 0, false); // L (O, cr)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:inverter_rtl:1.0", 2, "inverter_rtl", 0, false, false, false, false, true, false); // L (O, cr) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cr): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
// bB (cr):  Edit in IP Packager : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/users/alexy/documents/dubois/tp_dubois/tp_video_chaine/tp_video_chaine.tmp/inverter_rtl_v1_0_project' 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  4354 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1529.332 ; gain = 12.598 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// [GUI Memory]: 146 MB (+4330kb) [00:05:11]
// WARNING: HEventQueue.dispatchEvent() is taking  1633 ms.
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.555 ; gain = 33.820 
// 'i' command handler elapsed time: 13 seconds
// Elapsed time: 11 seconds
dismissDialog("Edit in IP Packager"); // bB (cr)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0); // B (F, cr)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// PAPropertyPanels.initPanels (inverter_rtl_v1_0.vhd) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 1, true); // B (F, cr) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 1, true, false, false, false, false, true); // B (F, cr) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // i (h, cr)
// Tcl Message: current_project TP_Video_Chaine 
// Elapsed time: 11 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 629, 147, 1224, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cr)
// WARNING: HEventQueue.dispatchEvent() is taking  1502 ms.
// [GUI Memory]: 158 MB (+5031kb) [00:05:56]
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
// Elapsed time: 10 seconds
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tstrb ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH'))/8)-1) ;  ; wire", 2, "m_axis_tstrb", 0, false); // M (O, cr)
// Tcl Message: current_project inverter_rtl_v1_0_project 
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tstrb ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH'))/8)-1) ;  ; wire", 2, "m_axis_tstrb", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tstrb ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH'))/8)-1) ;  ; wire", 2, "m_axis_tstrb", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tstrb ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH'))/8)-1) ;  ; wire", 2); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tstrb ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH'))/8)-1) ;  ; wire", 2, "m_axis_tstrb", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
// af (cr): Edit Port: addNotify
dismissDialog("Edit Port"); // af (cr)
// Elapsed time: 26 seconds
setText("Name:", "m_axis_tuser", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
// Elapsed time: 13 seconds
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tready ;  ;  ; in ;  ;  ;  ;  ;  ; wire", 5, "m_axis_tready", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tlast ;  ;  ; out ;  ;  ;  ;  ;  ; wire", 3, "m_axis_tlast", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tvalid ;  ;  ; out ;  ;  ;  ;  ;  ; wire", 4, "m_axis_tvalid", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH'))/8)-1) ;  ; wire", 2, "m_axis_tuser", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tlast ;  ;  ; out ;  ;  ;  ;  ;  ; wire", 3, "m_axis_tlast", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 6); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis_tstrb ;  ;  ; in ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_S_AXIS_TDATA_WIDTH'))/8)-1) ;  ; wire", 8, "s_axis_tstrb", 0, false); // M (O, cr)
setText("Name:", "s_axis_tuser", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 6); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 12); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 13, "S_AXIS_RST", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 14, "S_AXIS_CLK", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 15, "M_AXIS_RST", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 16, "M_AXIS_CLK", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 15, "M_AXIS_RST", 0, true, false, true, false, false, false); // M (O, cr) - Control Key - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 15); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 15, "M_AXIS_RST", 0, true, false, false, false, false, true); // M (O, cr) - Double Click - Node
// H (cr): Edit Interface: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  5179 ms.
// [GUI Memory]: 172 MB (+6771kb) [00:07:45]
// [GUI Memory]: 187 MB (+6674kb) [00:07:45]
dismissDialog("Edit Interface"); // H (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 15, "M_AXIS_RST", 0, true, false, false, false, true, false); // M (O, cr) - Popup Trigger - Node
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_INTERFACE, "Remove Interface"); // ai (ao, cr)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_bus_interface M_AXIS_RST [ipx::current_core] 
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_aresetn ;  ;  ; in ;  ;  ;  ;  ;  ; wire", 6, "m_axis_aresetn", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "M_AXIS_CLK", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "M_AXIS_CLK", 0, true, false, false, false, true, false); // M (O, cr) - Popup Trigger - Node
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_INTERFACE, "Remove Interface"); // ai (ao, cr)
// TclEventType: PACKAGER_OBJECT_DELETE
// [GUI Memory]: 209 MB (+13534kb) [00:07:59]
// Tcl Message: ipx::remove_bus_interface M_AXIS_CLK [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_aclk ;  ;  ; in ;  ;  ;  ;  ;  ; wire", 3, "m_axis_aclk", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_aclk ;  ;  ; in ;  ;  ;  ;  ;  ; wire", 3, "m_axis_aclk", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_aclk ;  ;  ; in ;  ;  ;  ;  ;  ; wire", 3, "m_axis_aclk", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_aclk ;  ;  ; in ;  ;  ;  ;  ;  ; wire", 3, "m_axis_aclk", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
// [GUI Memory]: 234 MB (+14363kb) [00:08:14]
// [GUI Memory]: 249 MB (+4083kb) [00:08:15]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 1, true); // B (F, cr) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 1, true, false, false, false, false, true); // B (F, cr) - Double Click - Node
selectCodeEditor("inverter_rtl_v1_0.vhd", 139, 180); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 138, 333); // ch (w, cr)
typeControlKey(null, null, 'z');
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 289, 127); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 273, 294); // ch (w, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 273, 133); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 281, 283); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Ports and Interfaces Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes ports [ipx::current_core] 
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 3); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 3); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aL (aI, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'M_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 14, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'M_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 14, false, false, false, false, false, true); // ah (O, cr) - Double Click
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 3); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 3); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4, "S_AXIS_CLK", 0, true, false, false, false, false, true); // M (O, cr) - Double Click - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tdata ;  ;  ; out ;  ; 31 ; 0 ; (spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) - 1) ;  ; std_logic_vector", 1, (String) null, 7, false); // M (O, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 32 ; 0 ; long ; default ; 32 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
setText("Value:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
setText("Value validation list:", (String) null, true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property value_validation_list {} [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
setText("Value validation pairs:", "8"); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property value_validation_pairs 8 [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]] 
setText("Value validation list:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property value_validation_list 8 [ipx::get_user_parameters C_S_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]] 
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_TDATA_WIDTH ; Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH. ; C M AXIS TDATA WIDTH ; 32 ; 0 ; long ; default ; 32 ;  ;  ; ", 2, "C_M_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
setText("Value validation list:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// [GUI Memory]: 267 MB (+5566kb) [00:09:58]
// Tcl Message: set_property value_validation_list 8 [ipx::get_user_parameters C_M_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
setText("Value:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_TDATA_WIDTH ; Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH. ; C M AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 2, "C_M_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_START_COUNT ; Start count is the number of clock cycles the master will wait before initiating/issuing any transaction. ; C M AXIS START COUNT ; 32 ; 0 ; long ; default ;  ;  ; 1 ; ", 3, "C_M_AXIS_START_COUNT", 0, false); // M (O, cr)
setText("Value:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
// W (cr): Edit IP Parameter: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (W)
// TclEventType: IPGUI_UPDATE_GUI_ELEMENT
// W (cr): Edit IP Parameter: addNotify
// Tcl Message: set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_S_AXIS_TDATA_WIDTH" -component [ipx::current_core] ] 
dismissDialog("Edit IP Parameter"); // W (cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_TDATA_WIDTH ; Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH. ; C M AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 2, "C_M_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_TDATA_WIDTH ; Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH. ; C M AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 2); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_TDATA_WIDTH ; Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH. ; C M AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 2, "C_M_AXIS_TDATA_WIDTH", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
// W (cr): Edit IP Parameter: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (W)
// TclEventType: IPGUI_UPDATE_GUI_ELEMENT
// W (cr): Edit IP Parameter: addNotify
// Tcl Message: set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M_AXIS_TDATA_WIDTH" -component [ipx::current_core] ] 
dismissDialog("Edit IP Parameter"); // W (cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "Customization Parameters ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0, "Customization Parameters", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 8 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
// W (cr): Edit IP Parameter: addNotify
dismissDialog("Edit IP Parameter"); // W (cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4, false, false, false, false, true); // ar (O, cr) - Double Click
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 3); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 3); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4, "S_AXIS_CLK", 0, true, false, false, false, false, true); // M (O, cr) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 357, 348); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 279, 367); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 111, 222); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 111, 228); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 258, 230); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 99, 111); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 86, 123); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 87, 123, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 282 MB (+1591kb) [00:11:27]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (O, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Ports and Interfaces Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Tue Nov 21 08:31:12 EST 2023
# Process ID (PID): 7828
# OS: Windows 10
# User: Alexy
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.CommandFailedException:  ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
 (See C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado_pid7828.debug)
*/
// Tcl Message: ipx::merge_project_changes ports [ipx::current_core] 
// Tcl Message: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. 
// HOptionPane Error: 'ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. (Vivado v2019.2 (64-bit))'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Customization Parameters Wizard, [IP_Flow 19-344] User Parameter 'C_S_AXIS_TDATA_WIDTH (C S AXIS TDATA WIDTH)': Value '32' is not in the validation list '8'. ]", 16, true); // ah (O, cr) - Node
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_S_AXIS_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C S AXIS TDATA WIDTH ; 32 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_S_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
setText("Value:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_TDATA_WIDTH ; Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH. ; C M AXIS TDATA WIDTH ; 32 ; 0 ; long ; default ; 8 ;  ;  ; ", 2, "C_M_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
setText("Value:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_START_COUNT ; Start count is the number of clock cycles the master will wait before initiating/issuing any transaction. ; C M AXIS START COUNT ; 32 ; 0 ; long ; default ;  ;  ; 1 ; ", 3, "C_M_AXIS_START_COUNT", 0, false); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
setText("Value:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 271, 248); // ch (w, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 572, 383); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 352, 40); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 361, 44); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 342, 21); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 20, 200); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 1, 313); // ch (w, cr)
// Elapsed time: 15 seconds
selectCodeEditor("inverter_rtl_v1_0.vhd", 101, 143); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 106, 162); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Tue Nov 21 08:32:59 EST 2023
# Process ID (PID): 7828
# OS: Windows 10
# User: Alexy
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.CommandFailedException:  ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
 (See C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado_pid7828.debug)
*/
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'. INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. 
// HOptionPane Error: 'ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. (Vivado v2019.2 (64-bit))'
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton("OptionPane.button", "OK"); // JButton (A, G)
// [GUI Memory]: 298 MB (+1906kb) [00:13:18]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 3, "S_AXIS_RST", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4, "S_AXIS_CLK", 0, false, false, true, false, false, false); // M (O, cr) - Control Key
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 3, "S_AXIS_RST", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_INTERFACE, "Remove Interface"); // ai (ao, cr)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_bus_interface S_AXIS_RST [ipx::current_core] 
// Tcl Message: ipx::remove_bus_interface S_AXIS_CLK [ipx::current_core] 
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
// [GUI Memory]: 316 MB (+2949kb) [00:13:33]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-4834] IP port (s_axis_aresetn) was removed from the interface 'S_AXIS_RST'. Please review the IP interface 'S_AXIS_RST'.. ]", 12, true); // ah (O, cr) - Node
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // E (f, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false, false, false, false, false, true); // ah (O, cr) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false, false, false, false, false, true); // ah (O, cr) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false, false, false, false, false, true); // ah (O, cr) - Double Click
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "M_AXIS", 0, true); // M (O, cr) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // M (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false, false, false, false, true, false); // ah (O, cr) - Popup Trigger
selectMenuItem(PAResourceItoN.MsgTreePanel_MANAGE_SUPPRESSION, "Manage Suppression..."); // ai (K, Popup.HeavyWeightWindow)
// a (cr): Manage Suppression: addNotify
selectButton(RDIResource.BaseDialog_CLOSE, "Close"); // a (a)
dismissDialog("Manage Suppression"); // a (cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-3158] Bus Interface 'S_AXIS': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.. ]", 4, false, false, false, false, true, false); // ah (O, cr) - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // af (K, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceItoN.MsgTreePanel_SUPPRESS_THIS_MESSAGE, "Suppress this Message"); // ai (K, Popup.HeavyWeightWindow)
// TclEventType: MSGMGR_REFRESH_MSG
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // ar (O, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 95, 399); // ch (w, cr)
// TclEventType: IP_LOCK_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 80 seconds
selectCodeEditor("inverter_rtl_v1_0.vhd", 74, 380); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 94, 416); // ch (w, cr)
// Elapsed time: 23 seconds
selectCodeEditor("inverter_rtl_v1_0.vhd", 100, 79); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 100, 79, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 41, 410); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 108, 213); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 108, 210, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 284); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 284, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 280); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 279, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 279); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 278); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 278); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 278); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 119, 274); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 123, 273, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 122, 414); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 103, 94); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 103, 94, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 92, 438); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 109, 230); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 109, 230, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 119, 440); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 124, 110); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 124, 110, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 130, 110); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 129, 110, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 79, 445); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 79, 449, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 90, 128); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 90, 128, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 108, 454); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 110, 144); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 110, 144, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 114, 148); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 114, 148, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 85, 469); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 112, 453); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 111, 469); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 119, 485); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 93, 249); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 93, 249, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 133, 454); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 102, 266); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 102, 266, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 122, 469); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 334 MB (+2285kb) [00:17:28]
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("inverter_rtl_v1_0.vhd", 99, 221); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 99, 221, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 96, 208); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 96, 208, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 139, 484); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// D (cr): Invalid Top Module: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (D)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Invalid Top Module"); // D (cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 297, 490); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 4, 488); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 123, 480); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 333, 415); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 191, 454); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (O, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization GUI Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Tue Nov 21 08:37:35 EST 2023
# Process ID (PID): 7828
# OS: Windows 10
# User: Alexy
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.CommandFailedException:  ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
 (See C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado_pid7828.debug)
*/
// Tcl Message: ipx::merge_project_changes ports [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 7-560]   INFO: [IP_Flow 7-560]   
// Tcl Message: INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository). INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'. INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXIS_ARESETN'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. 
// HOptionPane Error: 'ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. (Vivado v2019.2 (64-bit))'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (O, cr)
selectButton(PAResourceOtoP.ParameterFacetTable_REFRESH, (String) null); // E (f, cr)
expandTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "Hidden Parameters ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_START_COUNT ;  ; C M Start Count ; 32 ; 0 ; long ; default ;  ;  ;  ; ", 3, "C_M_START_COUNT", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_START_COUNT ;  ; C M Start Count ; 32 ; 0 ; long ; default ;  ;  ;  ; ", 3, "C_M_START_COUNT", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenuItem(PAResourceOtoP.ParameterFacetTable_REMOVE_PARAMETER, "Remove Parameter"); // ai (ao, cr)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_user_parameter C_M_START_COUNT [ipx::current_core] 
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_M_AXIS_TDATA_WIDTH ; Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH. ; C M AXIS TDATA WIDTH ; 32 ; 0 ; long ; default ; 8 ;  ;  ; ", 1, "C_M_AXIS_TDATA_WIDTH", 0, false); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// [GUI Memory]: 353 MB (+2677kb) [00:18:05]
setText("Value:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TSTRB ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 3, "M_AXIS_TSTRB", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TSTRB ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 3, "M_AXIS_TSTRB", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TSTRB ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 3); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TSTRB ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 3, "M_AXIS_TSTRB", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
// af (cr): Edit Port: addNotify
dismissDialog("Edit Port"); // af (cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "S_AXIS", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "S_AXIS", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
// H (cr): Edit Interface: addNotify
dismissDialog("Edit Interface"); // H (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Clock and Reset Signals", 0, true); // M (O, cr) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Clock and Reset Signals", 0, true, false, false, false, false, true); // M (O, cr) - Double Click - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TSTRB ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 3, "M_AXIS_TSTRB", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TSTRB ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 3, "M_AXIS_TSTRB", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
// [GUI Memory]: 383 MB (+13191kb) [00:18:29]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // i (h, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
setText("Name:", "M_AXIS_TUSER", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (O, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. ]", 17, true); // ah (O, cr) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. ]", 17, true, false, false, false, false, true); // ah (O, cr) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. ]", 17, true); // ah (O, cr) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. ]", 17, true, false, false, false, false, true); // ah (O, cr) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. ]", 17, true); // ah (O, cr) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. ]", 17, true); // ah (O, cr) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. , [IP_Flow 19-1789] Bus Interface 'aresetn': Bus interface aresetn does not contain any port map.. ]", 18, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. , [IP_Flow 19-1789] Bus Interface 'aclk': Bus interface aclk does not contain any port map.. ]", 19, false); // ah (O, cr)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-1789] Bus Interface 'S_AXIS': Bus interface S_AXIS does not contain any port map.. , [IP_Flow 19-1789] Bus Interface 'aclk': Bus interface aclk does not contain any port map.. ]", 19, false, false, false, false, false, true); // ah (O, cr) - Double Click
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "M_AXIS", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "S_AXIS", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Clock and Reset Signals", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TUSER ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 3, "M_AXIS_TUSER", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Clock and Reset Signals", 0, true); // M (O, cr) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "M_AXIS_ARESETN", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "M_AXIS_ARESETN", 0, true, false, false, false, true, false); // M (O, cr) - Popup Trigger - Node
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_INTERFACE, "Remove Interface"); // ai (ao, cr)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_bus_interface M_AXIS_ARESETN [ipx::current_core] 
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Clock and Reset Signals", 0, true); // M (O, cr) - Node
// TclEventType: PACKAGER_MESSAGE_RESET
// [GUI Memory]: 410 MB (+7709kb) [00:19:09]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ACLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "M_AXIS_ACLK", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ACLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "M_AXIS_ACLK", 0, true, false, false, false, true, false); // M (O, cr) - Popup Trigger - Node
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_INTERFACE, "Remove Interface"); // ai (ao, cr)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_bus_interface M_AXIS_ACLK [ipx::current_core] 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_M_AXIS(implementation) (inverter_rtl_v1_0_M_AXIS.vhd)]", 1, false); // B (F, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 2, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 2, false, false, false, false, true, false); // B (F, cr) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_S_AXIS(arch_imp) (inverter_rtl_v1_0_S_AXIS.vhd)]", 3, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 2, false, false, true, false, false, false); // B (F, cr) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 2, false, false, false, false, true, false); // B (F, cr) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ai (ao, cr)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cr): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cr)
// Tcl Message: export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// aE (cr): Remove Sources: addNotify
// bB (aE):  Remove Sources : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_S_AXIS.vhd c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0.vhd} 
dismissDialog("Remove Sources"); // bB (aE)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // ar (O, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Tue Nov 21 08:39:20 EST 2023
# Process ID (PID): 7828
# OS: Windows 10
# User: Alexy
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.CommandFailedException:  ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
 (See C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado_pid7828.debug)
*/
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// Tcl Message: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. 
// HOptionPane Error: 'ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. (Vivado v2019.2 (64-bit))'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ACLK ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, "M_AXIS_ACLK", 0, false); // M (O, cr)
// [GUI Memory]: 433 MB (+3018kb) [00:19:42]
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 4, "M_AXIS_ARESETN", 0, false, false, true, false, false, false); // M (O, cr) - Control Key
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TUSER ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 5, "M_AXIS_TUSER", 0, false, false, true, false, false, false); // M (O, cr) - Control Key
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 4, "M_AXIS_ARESETN", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_EDIT_PORT, "Edit Port..."); // ai (ao, cr)
// af (cr): Edit Port: addNotify
dismissDialog("Edit Port"); // af (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ACLK ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, (String) null, 1, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT, "Import IP Ports..."); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT
// al (cr): Import Ports from HDL: addNotify
dismissDialog("Import Ports from HDL"); // al (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 4, (String) null, 2, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_AUTO_INFER_INTERFACE, "Auto Infer Interface..."); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_AUTO_INFER_INTERFACE
// e (cr): Auto Infer Interface Chooser: addNotify
selectList(PAResourceItoN.InterfaceDefinitionChooserDialog_INTERFACE_DEFINITION_CHOOSER_LIST, "ui.data.coregen.b@4e3e829c", 1); // w (O, e)
selectList(PAResourceItoN.InterfaceDefinitionChooserDialog_INTERFACE_DEFINITION_CHOOSER_LIST, "ui.data.coregen.b@3dfc9852", 2); // w (O, e)
selectList(PAResourceItoN.InterfaceDefinitionChooserDialog_INTERFACE_DEFINITION_CHOOSER_LIST, "ui.data.coregen.b@40a89fe1", 0); // w (O, e)
selectTreeTable(PAResourceItoN.InterfaceDefinitionTreeTable_INTERFACES_TREE_TABLE, "aximm_tlm ; AMBA AXI Interface", 2, "AMBA AXI Interface", 1, false); // ak (O, e)
selectTreeTable(PAResourceItoN.InterfaceDefinitionTreeTable_INTERFACES_TREE_TABLE, "aximm_rtl ; AMBA AXI Interface", 1, "AMBA AXI Interface", 1, false); // ak (O, e)
// 'c' command handler elapsed time: 8 seconds
dismissDialog("Auto Infer Interface Chooser"); // e (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ACLK ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, "M_AXIS_ACLK", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ACLK ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, "M_AXIS_ACLK", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_CREATE_INTERFACE_DEFINITION, "Create Interface Definition..."); // ai (ao, cr)
// ao (cr): Create Interface Definition: addNotify
dismissDialog("Create Interface Definition"); // ao (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 4, "M_AXIS_ARESETN", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 4, "M_AXIS_ARESETN", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_PORT, "Remove Port"); // ai (ao, cr)
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_PORT, "Remove Port"); // ai (ao, cr)
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_PORT, "Remove Port"); // ai (ao, cr)
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_PORT, "Remove Port"); // ai (ao, cr)
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_REMOVE_PORT, "Remove Port"); // ai (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // ar (O, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (O, cr)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 2 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// ax (cr): Package IP: addNotify
// a (cr): Critical Messages: addNotify
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cr)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (ax)
dismissDialog("Package IP"); // ax (cr)
// bB (cr):  Package IP : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// Tcl Message: close_project -delete 
dismissDialog("Edit IP Parameter"); // W (cr)
dismissDialog("Edit IP Parameter"); // W (cr)
dismissDialog("Remove Sources"); // aE (cr)
dismissDialog("Package IP"); // bB (cr)
// HMemoryUtils.trashcanNow. Engine heap size: 1,283 MB. GUI used memory: 146 MB. Current time: 11/21/23, 8:40:14 AM EST
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0' 
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// WARNING: HEventQueue.dispatchEvent() is taking  1161 ms.
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_CHANGED_MODULES, "Refresh Changed Modules"); // h (ds, cr)
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// bB (cr):  Refresh Changed Modules : addNotify
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: update_module_reference VGA_source_mux_video_0_0 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'. 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// Tcl Message: Upgrading 'C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd' 
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1972] Upgraded VGA_source_mux_video_0_0 from mux_video_v1_0 1.0 to mux_video_v1_0 1.0 
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd>  Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui>  
dismissDialog("Refresh Changed Modules"); // bB (cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // u (O, cr)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// I (cr): Settings: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2582 ms.
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // u (O, cr)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
expandTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP]", 6); // L (E, I)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Repository]", 7, false); // L (E, I)
selectButton(PAResourceQtoS.SettingsProjectIPRepositoryPage_ADD_REPOSITORY, "Add Repository"); // E (f, I)
// Elapsed time: 11 seconds
setFolderChooser("C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls");
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0 C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls} [current_project] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// WARNING: HEventQueue.dispatchEvent() is taking  1010 ms.
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'. 
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// bB (cr):  Refresh All IP Repositories : addNotify
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// c (I): Add Repository: addNotify
expandTree(RDIResource.AddRepositoryInfoDialog_REPOSITORY_TREE, "[root, c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls, <html>IPs<span style='color: rgb(128, 128, 128)'>&nbsp;(1)</span></html>]", 1); // i (O, c)
selectButton(RDIResource.AddRepositoryInfoDialog_OK, "OK"); // a (c)
dismissDialog("Add Repository"); // c (I)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (I)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
dismissDialog("Settings"); // I (cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "System", 0); // i (h, cr)
// HMemoryUtils.trashcanNow. Engine heap size: 1,334 MB. GUI used memory: 165 MB. Current time: 11/21/23, 8:41:01 AM EST
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl", 1, "inverter_rtl", 0, false); // L (O, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_0 
// Tcl Message: ERROR: [BD 41-134] No portmaps are present on the interface: aresetn  ERROR: [BD 41-134] No portmaps are present on the interface: aclk  ERROR: [BD 41-134] No portmaps are present on the interface: S_AXIS  
// Tcl Message: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.  
// Tcl Message: endgroup 
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Inverter", 0, "Inverter", 0, false); // L (O, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:hls:inverter:1.1 inverter_0 
// Tcl Message: endgroup 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 1); // i (h, cr)
closeView(PAResourceOtoP.PAViews_IP_CATALOG, "IP Catalog"); // W
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true); // L (O, cr) - Node
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0); // L (O, cr)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Peripheral ;  ;  ;  ; ", 1, "AXI Peripheral", 0, true); // L (O, cr) - Node
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Peripheral ;  ;  ;  ; ", 1); // L (O, cr)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:inverter_rtl:1.0", 2, "inverter_rtl", 0, false); // L (O, cr)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl ; AXI4-Stream ; Pre-Production ; Included ; xilinx.com:user:inverter_rtl:1.0", 2, "inverter_rtl", 0, false, false, false, false, true, false); // L (O, cr) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cr): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
// bB (cr):  Edit in IP Packager : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/users/alexy/documents/dubois/tp_dubois/tp_video_chaine/tp_video_chaine.tmp/inverter_rtl_v1_0_project' 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'. 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2676 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/ip_repo/inverter_rtl_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// 'i' command handler elapsed time: 8 seconds
dismissDialog("Edit in IP Packager"); // bB (cr)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_M_AXIS(implementation) (inverter_rtl_v1_0_M_AXIS.vhd)]", 1, false); // B (F, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "S_AXIS", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "S_AXIS", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5, "S_AXIS", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
// H (cr): Edit Interface: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1308 ms.
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // I (H)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@3e4de3b9", 0); // N (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@e53a8a9", 2); // N (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@6b1a8cda", 6, false, true, false, false, false); // N (O, H) - Control Key
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@dfd3897", 1); // O (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@323e0e56", 0); // O (O, H)
selectButton(PAResourceItoN.InterfacePortMappingPanel_MAP_PORTS, "Map Ports"); // a (I, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@6b1a8cda", 6); // N (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@323e0e56", 0); // O (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@323e0e56", 0, false, false, false, true, false); // O (O, H) - Popup Trigger
selectTable(PAResourceItoN.InterfacePortMappingPanel_TABLE, "TUSER ; M_AXIS_ACLK", 0, "TUSER", 0); // af (O, H)
selectButton(PAResourceItoN.InterfacePortMappingPanel_UN_MAP_PORTS, (String) null); // k (f, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@42d43ea2", 2); // O (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@40f85af1", 6); // O (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@318ece82", 8); // N (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@6b1a8cda", 6); // N (O, H)
// Elapsed time: 11 seconds
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PARAMETERS, "Parameters", 2); // I (H)
selectTreeTable(PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE, "WIZ_DATA_WIDTH ;  ; 32", 1, "WIZ_DATA_WIDTH", 0, false); // M (O, H)
selectTreeTable(PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE, "WIZ_DATA_WIDTH ;  ; 32", 1, (String) null, 2, false); // M (O, H)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_GENERAL, "General", 0); // I (H)
selectButton(PAResourceItoN.InterfaceConfigurationPanel_MORE_INFO, "more info"); // d (Q, H)
selectRadioButton(PAResourceItoN.InterfaceConfigurationPanel_OPTIONAL, "Optional"); // a (E, H)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (H)
// HOptionPane Error: 'You have entered invalid information. (Invalid expression)'
selectButton("OptionPane.button", "OK"); // JButton (A, H)
selectRadioButton(PAResourceItoN.InterfaceConfigurationPanel_MANDATORY, "Mandatory"); // a (E, H)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (H)
dismissDialog("Edit Interface"); // H (cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceCommand.PACommandNames_PACKAGER_AUTO_INFER_INTERFACE, "Package IP_packager_auto_infer_interface"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_AUTO_INFER_INTERFACE
// e (cr): Auto Infer Interface Chooser: addNotify
expandTreeTable(PAResourceItoN.InterfaceDefinitionTreeTable_INTERFACES_TREE_TABLE, "Signal ; ", 5); // ak (O, e)
collapseTreeTable(PAResourceItoN.InterfaceDefinitionTreeTable_INTERFACES_TREE_TABLE, "Signal ; ", 5); // ak (O, e)
selectTreeTable(PAResourceItoN.InterfaceDefinitionTreeTable_INTERFACES_TREE_TABLE, "IO Interfaces ; ", 6, "IO Interfaces", 0, true); // ak (O, e) - Node
expandTreeTable(PAResourceItoN.InterfaceDefinitionTreeTable_INTERFACES_TREE_TABLE, "IO Interfaces ; ", 6); // ak (O, e)
expandTreeTable(PAResourceItoN.InterfaceDefinitionTreeTable_INTERFACES_TREE_TABLE, "Advanced ; ", 15); // ak (O, e)
expandTreeTable(PAResourceItoN.InterfaceDefinitionTreeTable_INTERFACES_TREE_TABLE, "User ; ", 146); // ak (O, e)
selectList(PAResourceItoN.InterfaceDefinitionChooserDialog_INTERFACE_DEFINITION_CHOOSER_LIST, "ui.data.coregen.b@26cfcca2", 1); // w (O, e)
selectList(PAResourceItoN.InterfaceDefinitionChooserDialog_INTERFACE_DEFINITION_CHOOSER_LIST, "ui.data.coregen.b@239efed7", 0); // w (O, e)
// 'c' command handler elapsed time: 19 seconds
dismissDialog("Auto Infer Interface Chooser"); // e (cr)
selectButton(PAResourceCommand.PACommandNames_PACKAGER_ADD_BUS_INTERFACE, "Package IP_packager_add_bus_interface"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_BUS_INTERFACE
// H (cr): Add Interface: addNotify
// Elapsed time: 10 seconds
setText(PAResourceItoN.InterfaceConfigurationPanel_NAME, "S_AXIS"); // D (C, H)
selectComboBox(PAResourceItoN.InterfaceConfigurationPanel_MODE, "slave", 1); // e (Q, H)
// Tcl Message: ipx::add_bus_interface S_AXIS [ipx::current_core] 
// Tcl Message: set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]] 
// Tcl Message: set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]] 
// Tcl Message: ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]] 
// Tcl Message: ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]] 
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // I (H)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (H)
// 'a' command handler elapsed time: 20 seconds
dismissDialog("Add Interface"); // H (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ACLK ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, "M_AXIS_ACLK", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ACLK ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, "M_AXIS_ACLK", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
// Elapsed time: 16 seconds
setText("Name:", "S_AXIS_TDATA", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_ARESETN ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 4, "M_AXIS_ARESETN", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
// Elapsed time: 10 seconds
setText("Name:", "S_AXIS_TLAST", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS_TUSER ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 5, "M_AXIS_TUSER", 0, false); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "M_AXIS ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
// Elapsed time: 18 seconds
setText("Name:", "S_AXIS_TREADY", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_TREADY ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 5, "S_AXIS_TREADY", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_TREADY ;  ;  ; out ;  ; 3 ; 0 ; ((spirit:decode(id('MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH')) / 8) - 1) ;  ; std_logic_vector", 5, "S_AXIS_TREADY", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2, "Clock and Reset Signals", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_TDATA ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, "S_AXIS_TDATA", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_TDATA ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, "S_AXIS_TDATA", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S_AXIS_TDATA ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 3, "S_AXIS_TDATA", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenuItem(PAResourceQtoS.RefreshPackagerTableAction_REFRESH_ALL_ROWS_IN_TABLE, "Refresh Table"); // ai (ao, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // ar (O, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // i (h, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_M_AXIS(implementation) (inverter_rtl_v1_0_M_AXIS.vhd)]", 1, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_M_AXIS(implementation) (inverter_rtl_v1_0_M_AXIS.vhd)]", 1, false, false, false, false, false, true); // B (F, cr) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 2); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 3, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 3, false, false, false, false, false, true); // B (F, cr) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0_M_AXIS.vhd", 2); // i (h, cr)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (F, cr)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_M_AXIS(implementation) (inverter_rtl_v1_0_M_AXIS.vhd)]", 1, false); // B (F, cr)
closeMainWindow("inverter_rtl_v1_0_project - [c:/users/alexy/documents/dubois/tp_dubois/tp_video_chaine/tp_video_chaine.tmp/inverter_rtl_v1_0_project/inverter_rtl_v1_0_project.xpr] - Vivado 2019.2"); // cr
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// al (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_DONT_SAVE, "Don't Save"); // a (al)
// A (cr): Close Project: addNotify
dismissDialog("Save Project"); // al (cr)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bB (cr):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (cr)
// 'b' command handler elapsed time: 4 seconds
// HMemoryUtils.trashcanNow. Engine heap size: 1,334 MB. GUI used memory: 176 MB. Current time: 11/21/23, 8:46:07 AM EST
// WARNING: HEventQueue.dispatchEvent() is taking  1062 ms.
// Tcl Message: close_project 
dismissDialog("Close Project"); // bB (cr)
// Elapsed time: 34 seconds
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true); // L (O, cr) - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "User Repository ;  ;  ;  ; ", 0, "User Repository", 0, true, false, false, false, true, false); // L (O, cr) - Popup Trigger - Node
selectMenuItem(PAResourceAtoD.CoreAndInterfacesBaseTreeTablePanel_REMOVE_FROM_PROJECT, "Remove from project"); // ai (ao, cr)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// ak (cr): Remove Repository: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ak)
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: set_property  ip_repo_paths  c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls [current_project] 
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'. 
dismissDialog("Remove Repository"); // ak (cr)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // aa (q, cr)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // af (cr)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // af (cr)
selectMenuItem(PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD, "Create and Package New IP..."); // ai (cr)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // aa (q, cr)
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER_WIZARD
// Q (cr): Create and Package New IP: addNotify
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectRadioButton(PAResourceItoN.NewIpWizard_CREATE_NEW_AXI4_IP_CREATE_AXI4, "Create a new AXI4 peripheral. Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstration design."); // b (a, Q)
selectButton("NEXT", "Next >"); // JButton (j, Q)
// Elapsed time: 10 seconds
setText(PAResourceItoN.NewIpWizard_NAME_MYIP, "inverter_rtl"); // ac (Q)
setText(PAResourceItoN.NewIpWizard_DISPLAY_NAME, "inverter_rtl"); // ac (Q)
setText(PAResourceItoN.NewIpWizard_DESCRIPTION_MY_NEW_AXI_IP, "inverter_rtl"); // ac (Q)
selectButton(PAResourceItoN.NewIpWizard_IP_DEFINITION_SOURCE_LOCATION, (String) null); // t (an, Q)
// Elapsed time: 37 seconds
setFolderChooser("C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo");
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectButton(PAResourceItoN.NewIpWizard_ADD_NEW_INTERFACE, (String) null); // k (f, Q)
selectComboBox(PAResourceItoN.NewIpWizard_INTERFACE_TYPE, "Stream", 2); // e (E, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, S00_AXI]", 1, false); // ax (E, Q)
// Elapsed time: 19 seconds
selectComboBox(PAResourceItoN.NewIpWizard_INTERFACE_TYPE, "Stream", 2); // e (E, Q)
// Elapsed time: 12 seconds
selectComboBox(PAResourceItoN.NewIpWizard_INTERFACE_MODE, "Master", 0); // e (E, Q)
// Elapsed time: 21 seconds
setText(PAResourceItoN.NewIpWizard_NAME, "S00_AXIS"); // ac (E, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, S00_AXIS]", 2, false); // ax (E, Q)
setText(PAResourceItoN.NewIpWizard_NAME, "s_axis_video"); // ac (E, Q)
// HOptionPane Error: 'Interface name 's_axis_video' being used for more than one interfaces. (Error)'
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectButton("OptionPane.button", "OK"); // JButton (A, H)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, m_axis_video]", 1, false); // ax (E, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, s_axis_video]", 2, false); // ax (E, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, m_axis_video]", 1, false); // ax (E, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, s_axis_video]", 2, false); // ax (E, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, m_axis_video]", 1, false); // ax (E, Q)
setText(PAResourceItoN.NewIpWizard_NAME, "s_axis_video"); // ac (E, Q)
selectTree(PAResourceItoN.NewIpWizard_INTERFACES_TREE, "[Interfaces, s_axis_video]", 2, false); // ax (E, Q)
setText(PAResourceItoN.NewIpWizard_NAME, "s_axis", true); // ac (E, Q)
selectButton("NEXT", "Next >"); // JButton (j, Q)
selectRadioButton(PAResourceItoN.NewIpWizard_EDIT_IP, "Edit IP"); // a (Q)
selectButton("FINISH", "Finish"); // JButton (j, Q)
// 'q' command handler elapsed time: 146 seconds
dismissDialog("Create and Package New IP"); // Q (cr)
// Tcl Message: create_peripheral xilinx.com user inverter_rtl 1.0 -dir C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo 
// Tcl Message: add_peripheral_interface m_axis -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0] 
// Tcl Message: add_peripheral_interface s_axis -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0] 
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: generate_peripheral [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0] 
// Tcl Message: write_peripheral [ipx::find_open_core xilinx.com:user:inverter_rtl:1.0] 
// TclEventType: FILE_SET_CHANGE
// bB (cr):  Create Peripheral IP : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0 c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls} [current_project] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'. 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name edit_inverter_rtl_v1_0 -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1907 ms.
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2944.445 ; gain = 0.000 
dismissDialog("Create Peripheral IP"); // bB (cr)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 1, true); // B (F, cr) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 1, true, false, false, false, false, true); // B (F, cr) - Double Click - Node
selectCodeEditor("inverter_rtl_v1_0.vhd", 18, 209); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 2, 296); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 123, 333); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 140, 330); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 268, 336); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 130, 180); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 139, 180); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 270, 177); // ch (w, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "m_axis", 0, true); // M (O, cr) - Node
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "m_axis", 0, true, false, false, false, false, true); // M (O, cr) - Double Click - Node
// H (cr): Edit Interface: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1069 ms.
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // I (H)
selectTable(PAResourceItoN.InterfacePortMappingPanel_TABLE, "TSTRB ; m_axis_tstrb", 1, "TSTRB", 0); // af (O, H)
dismissDialog("Edit Interface"); // H (cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // i (h, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 437, 219); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (O, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 7, "m_axis_tuser", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 6, "Clock and Reset Signals", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 6, "Clock and Reset Signals", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 6, "Clock and Reset Signals", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 7, "m_axis_tuser", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 7, "m_axis_tuser", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_EDIT_PORT, "Edit Port..."); // ai (ao, cr)
// af (cr): Edit Port: addNotify
dismissDialog("Edit Port"); // af (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis_tuser ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 8, "s_axis_tuser", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis_tuser ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 8, "s_axis_tuser", 0, false); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis_tuser ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 8); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis_tuser ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 8, "s_axis_tuser", 0, false, false, false, false, false, true); // M (O, cr) - Double Click
// af (cr): Edit Port: addNotify
dismissDialog("Edit Port"); // af (cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 7, "m_axis_tuser", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 7, "m_axis_tuser", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_ADD_BUS_INTERFACE, "Add Bus Interface..."); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_BUS_INTERFACE
// H (cr): Add Interface: addNotify
// HOptionPane Error: 'You're entered an invalid name for new IP Interface. (Invalid IP Interface Name)'
selectButton("OptionPane.button", "OK"); // JButton (A, H)
// 'a' command handler elapsed time: 7 seconds
dismissDialog("Add Interface"); // H (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "m_axis", 0, true); // M (O, cr) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "m_axis", 0, true, false, false, false, false, true); // M (O, cr) - Double Click - Node
// H (cr): Edit Interface: addNotify
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // I (H)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@35056d08", 6); // N (O, H)
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@4f0687f7", 4); // O (O, H)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (H)
dismissDialog("Edit Interface"); // H (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 7, "m_axis_tuser", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis_tuser ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 8, "s_axis_tuser", 0, false); // M (O, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 95, 453); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 95, 453, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 95, 453); // ch (w, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_m_axis(implementation) (inverter_rtl_v1_0_m_axis.vhd)]", 2, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_s_axis(arch_imp) (inverter_rtl_v1_0_s_axis.vhd)]", 3, false, false, true, false, false, false); // B (F, cr) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0_m_axis(implementation) (inverter_rtl_v1_0_m_axis.vhd)]", 2, false, false, false, false, true, false); // B (F, cr) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // af (ao, cr)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // af (ao, cr)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // af (ao, cr)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // af (ao, cr)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // af (ao, cr)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ai (ao, cr)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cr): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cr)
// Tcl Message: export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_m_axis.vhd c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/hdl/inverter_rtl_v1_0_s_axis.vhd} 
// Elapsed time: 12 seconds
selectCodeEditor("inverter_rtl_v1_0.vhd", 63, 447); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 104, 108); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 104, 108, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 48, 455); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 105, 130); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 105, 130, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 43, 465); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 116, 141); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 116, 141, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 64, 483); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 117, 162); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 116, 162, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 32, 499); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 247); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 115, 247, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 71, 500); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 120, 152); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 120, 152, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 120, 156); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 120, 156, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 119, 514); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 120, 484); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 113, 99); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 113, 99, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 102, 433); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 110, 110); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 110, 110, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 113, 450); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 119, 129); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 119, 129, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 118, 435); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 121, 449); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 85, 473); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 96, 468); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 119, 470); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 129, 415); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 89, 416); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 185, 417); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 125, 415); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 223, 426); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 230, 469); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("inverter_rtl_v1_0.vhd", 6, 474); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (O, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectCodeEditor("inverter_rtl_v1_0.vhd", 340, 228); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 340, 238); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 342, 296); // ch (w, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h (M, cr)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Tue Nov 21 08:53:50 EST 2023
# Process ID (PID): 7828
# OS: Windows 10
# User: Alexy
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.CommandFailedException:  ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
 (See C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado_pid7828.debug)
*/
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. 
// HOptionPane Error: 'ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. (Vivado v2019.2 (64-bit))'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_m_axis_TDATA_WIDTH ; Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH. ; C m axis TDATA WIDTH ; 8 ; 0 ; long ; default ; 32 ;  ;  ; ", 1, "C_m_axis_TDATA_WIDTH", 0, false); // M (O, cr)
setText("Value validation list:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property value_validation_list 8 [ipx::get_user_parameters C_m_axis_TDATA_WIDTH -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_m_axis_START_COUNT ; Start count is the number of clock cycles the master will wait before initiating/issuing any transaction. ; C m axis START COUNT ; 8 ; 0 ; long ; default ;  ;  ; 1 ; ", 2, "C_m_axis_START_COUNT", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "C_s_axis_TDATA_WIDTH ; AXI4Stream sink: Data Width ; C s axis TDATA WIDTH ; 8 ; 0 ; long ; default ; 32 ;  ;  ; ", 3, "C_s_axis_TDATA_WIDTH", 0, false); // M (O, cr)
setText("Value validation list:", "8", true); // ac (Q, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property value_validation_list 8 [ipx::get_user_parameters C_s_axis_TDATA_WIDTH -of_objects [ipx::current_core]] 
selectButton(PAResourceOtoP.ParameterFacetTable_REFRESH, (String) null); // E (f, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 5); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 11, "m_axis_tuser", 0, false); // M (O, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (O, cr)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 2 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: FILE_SET_CHANGE
// bB (cr):  Package IP : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// Tcl Message: ipx::move_temp_component_back -component [ipx::current_core] 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,339 MB. GUI used memory: 208 MB. Current time: 11/21/23, 8:54:41 AM EST
// Tcl Message: close_project -delete 
dismissDialog("Package IP"); // bB (cr)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0' 
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
selectButton(PAResourceQtoS.SystemTab_REPORT_IP_STATUS, "Report IP Status"); // h (ds, cr)
// Run Command: PAResourceCommand.PACommandNames_REPORT_IP_STATUS
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bB (cr):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bB (cr)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (g, cr)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// bB (cr):  Upgrade IP : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: upgrade_ip [get_ips  VGA_source_inverter_rtl_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd' 
// Tcl Message: INFO: [IP_Flow 19-1972] Upgraded VGA_source_inverter_rtl_0_0 from inverter_rtl 1.0 to inverter_rtl 1.0 INFO: [IP_Flow 19-4701] Upgrade has renamed interface 'M_AXIS' as 'm_axis' (xilinx.com:interface:axis:1.0) INFO: [IP_Flow 19-4701] Upgrade has renamed interface 'S_AXIS' as 's_axis' (xilinx.com:interface:axis:1.0) 
// Tcl Message: INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_ACLK' as 'm_axis_aclk' INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_ARESETN' as 'm_axis_aresetn' INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TDATA' as 'm_axis_tdata' 
// Tcl Message: INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TLAST' as 'm_axis_tlast' INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TREADY' as 'm_axis_tready' INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TUSER' as 'm_axis_tuser' 
// Tcl Message: INFO: [IP_Flow 19-4702] Upgrade has renamed port 'M_AXIS_TVALID' as 'm_axis_tvalid' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd>  Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips VGA_source_inverter_rtl_0_0] -no_script -sync -force -quiet 
// a (cr): Critical Messages: addNotify
// aI (cr): Generate Output Products: addNotify
selectButton("OptionPane.button", "OK"); // JButton (A, G)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bB (cr):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: generate_target all [get_files  C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd] 
// Tcl Message: ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source:  /inverter_0/ap_clk /inverter_rtl_0/m_axis_aclk /inverter_rtl_0/s_axis_aclk  ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd  
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
// a (cr): Critical Messages: addNotify
dismissDialog("Managing Output Products"); // bB (cr)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cr)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (cr)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 548, 253, 1439, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 584, 318, 1439, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Delete"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: delete_bd_objs [get_bd_cells inverter_0] 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl", 1, "inverter_rtl", 0, false); // L (O, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_1 
// Tcl Message: endgroup 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 506, 347, 1439, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cr): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
// bB (cr):  Edit in IP Packager : addNotify
selectButton("OptionPane.button", "OK"); // JButton (A, H)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name inverter_rtl_v1_0_project -directory C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.tmp/inverter_rtl_v1_0_project c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0/component.xml 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'c:/users/alexy/documents/dubois/tp_dubois/tp_video_chaine/tp_video_chaine.tmp/inverter_rtl_v1_0_project' 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2519 ms.
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// Tcl Message: create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/ip_repo/inverter_rtl_1.0'. INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/hls'. INFO: [IP_Flow 19-795] Syncing license key meta-data 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// 'i' command handler elapsed time: 10 seconds
dismissDialog("Edit in IP Packager"); // bB (cr)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 3, "m_axis_tuser", 0, false); // M (O, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_EXPAND_ALL, "Package IP_expand_all"); // E (f, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 10); // M (O, cr)
selectButton(PAResourceCommand.PACommandNames_PACKAGER_AUTO_INFER_INTERFACE, "Package IP_packager_auto_infer_interface"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_AUTO_INFER_INTERFACE
// e (cr): Auto Infer Interface Chooser: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (e)
// CommandFailedException: ERROR: [Common 17-69] Command failed:  
// Tcl Message: ipx::infer_bus_interface m_axis_tuser xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core] 
// 'c' command handler elapsed time: 4 seconds
selectButton("OptionPane.button", "OK"); // JButton (A, G)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 11, "m_axis_tuser", 0, false); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis_tuser ;  ;  ; out ;  ;  ;  ;  ;  ; std_logic", 11, "m_axis_tuser", 0, false, false, false, false, true, false); // M (O, cr) - Popup Trigger
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectMenu(PAResourceOtoP.PortAndInterfaceFacetTable_AUTO_INFER_SINGLE_BIT_INTERFACE, "Auto Infer Single Bit Interface"); // af (ao, cr)
selectButton(PAResourceCommand.PACommandNames_PACKAGER_ADD_BUS_INTERFACE, "Package IP_packager_add_bus_interface"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_BUS_INTERFACE
// H (cr): Add Interface: addNotify
// HOptionPane Error: 'You're entered an invalid name for new IP Interface. (Invalid IP Interface Name)'
selectButton("OptionPane.button", "OK"); // JButton (A, H)
// 'a' command handler elapsed time: 6 seconds
dismissDialog("Add Interface"); // H (cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "s_axis", 0, true); // M (O, cr) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "m_axis", 0, true); // M (O, cr) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0, "m_axis", 0, true, false, false, false, false, true); // M (O, cr) - Double Click - Node
// H (cr): Edit Interface: addNotify
dismissDialog("Edit Interface"); // H (cr)
// Tcl Message: current_project TP_Video_Chaine 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins inverter_rtl_1/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_1/s_axis] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser] [get_bd_pins inverter_rtl_1/m_axis_tuser] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tready] 
// Elapsed time: 46 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 735, 83, 1439, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cr)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Delete"); // ai (ao, cr)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: delete_bd_objs [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_1/s_axis_tuser] 
// Elapsed time: 16 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (cu, cr)
// w (cr): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected)]", 0, true, true, ui.utils.TriState.True); // K (O, w) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cr)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// bB (cr):  Run Connection Automation : addNotify
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_1/m_axis_aclk] 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_1/s_axis_aclk] 
// Tcl Message: endgroup 
dismissDialog("Run Connection Automation"); // bB (cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// al (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// bB (cr):  Save Constraints : addNotify
dismissDialog("Save Project"); // al (cr)
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd>  Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui>  
// A (cr): Synthesis is Out-of-date: addNotify
dismissDialog("Save Constraints"); // bB (cr)
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bB (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (cr)
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 6 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cr)
// bB (cr):  Generate Bitstream : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source:  /inverter_rtl_0/m_axis_aclk /inverter_rtl_0/s_axis_aclk  ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd  
// TclEventType: FILE_SET_NEW
// Tcl Message: INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// aZ (cr): Launch Run Critical Messages: addNotify
// Elapsed time: 15 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (aZ)
dismissDialog("Launch Run Critical Messages"); // aZ (cr)
// Elapsed time: 20 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 899, 200, 1439, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cr)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Delete"); // ai (ao, cr)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// bB (cr):  Confirm Delete : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// Tcl Message: delete_bd_objs [get_bd_intf_nets inverter_rtl_1_m_axis] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_nets inverter_rtl_1_m_axis_tuser] [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser] [get_bd_cells inverter_rtl_1] 
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Confirm Delete"); // bB (cr)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl", 1, "inverter_rtl", 0, false); // L (O, ResizableWindow)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl", 1); // L (O, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl", 1, "inverter_rtl", 0, false, false, false, false, false, true); // L (O, ResizableWindow) - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: startgroup 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// bB (cr):  Add IP : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_1 
// Tcl Message: endgroup 
dismissDialog("Add IP"); // bB (cr)
// Tcl Command: 'set_property location {5 1180 92} [get_bd_cells inverter_rtl_1]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {5 1180 92} [get_bd_cells inverter_rtl_1] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins inverter_rtl_1/m_axis_aclk] [get_bd_pins clk_wiz_0/clk_out2] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins inverter_rtl_1/s_axis_aclk] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: startgroup 
// Tcl Message: connect_bd_net [get_bd_pins inverter_rtl_1/s_axis_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn] 
// Tcl Message: endgroup 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins inverter_rtl_1/m_axis_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_1/s_axis_tuser] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser] [get_bd_pins inverter_rtl_1/m_axis_tuser] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins inverter_rtl_1/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_1/s_axis] 
// Elapsed time: 48 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// al (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// bB (cr):  Save Constraints : addNotify
// TclEventType: RSB_SAVE_DIAGRAM
dismissDialog("Save Project"); // al (cr)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd>  Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui>  
// A (cr): No Implementation Results Available: addNotify
dismissDialog("Save Constraints"); // bB (cr)
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bB (cr):  Resetting Runs : addNotify
// f (cr): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (cr)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 4 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cr)
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// bB (cr):  Generate Bitstream : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source:  /inverter_rtl_0/m_axis_aclk /inverter_rtl_0/s_axis_aclk  ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd  
// Tcl Message: INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs 
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// aZ (cr): Launch Run Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (aZ)
dismissDialog("Launch Run Critical Messages"); // aZ (cr)
// Elapsed time: 14 seconds
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 935, 321, 1439, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Delete"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// bB (cr):  Confirm Delete : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// Tcl Message: delete_bd_objs [get_bd_nets inverter_rtl_1_m_axis_tuser] [get_bd_nets v_vid_in_axi4s_0_m_axis_video_tuser] [get_bd_intf_nets inverter_rtl_1_m_axis] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_cells inverter_rtl_1] 
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Confirm Delete"); // bB (cr)
// Elapsed time: 61 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Inverter", 0, "Inverter", 0, false); // L (O, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:hls:inverter:1.1 inverter_0 
// Tcl Message: endgroup 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins inverter_0/s_axis_video] [get_bd_intf_pins v_vid_in_axi4s_0/video_out] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_ports sw1] [get_bd_pins inverter_0/VidOrig_nVideoInv_V] 
// Elapsed time: 43 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (cu, cr)
// w (cr): Run Connection Automation: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_CONNECTION_CHANGE
dismissDialog("Run Connection Automation"); // w (cr)
// bB (cr):  Run Connection Automation : addNotify
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_0/ap_clk] 
dismissDialog("Run Connection Automation"); // bB (cr)
// Elapsed time: 14 seconds
selectButton(RDIResource.BaseReportTab_RERUN, "Rerun"); // h (ds, cr)
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// al (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// bB (cr):  Save Constraints : addNotify
// TclEventType: RSB_SAVE_DIAGRAM
dismissDialog("Save Project"); // al (cr)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd>  Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui>  
// A (cr): No Implementation Results Available: addNotify
dismissDialog("Save Constraints"); // bB (cr)
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bB (cr):  Resetting Runs : addNotify
// f (cr): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (cr)
// Elapsed time: 25 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 27 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cr)
// bB (cr):  Generate Bitstream : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source:  /inverter_rtl_0/m_axis_aclk /inverter_rtl_0/s_axis_aclk  ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/VGA_source.bd  
// Tcl Message: INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs 
// TclEventType: RUN_ADD
// Tcl Message: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.  
// aZ (cr): Launch Run Critical Messages: addNotify
// Elapsed time: 11 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (aZ)
dismissDialog("Launch Run Critical Messages"); // aZ (cr)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aL (aI, cr)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // E (f, cr)
selectButton(PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "System_validate_bd_design_rsb"); // E (f, cr)
// [Engine Memory]: 1,376 MB (+34764kb) [00:43:03]
// Run Command: PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN
// Tcl Command: 'validate_bd_design'
// TclEventType: RSB_PARAM_PROP
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PARAM_PROP
// Tcl Message: validate_bd_design 
// Tcl Message: ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source:  /inverter_rtl_0/m_axis_aclk /inverter_rtl_0/s_axis_aclk  
// Tcl Message: ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors. 
// dM (cr): Critical Messages: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,379 MB. GUI used memory: 227 MB. Current time: 11/21/23, 9:02:47 AM EST
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[BD 41-758] The following clock pins are not connected to a valid clock source: . /inverter_rtl_0/m_axis_aclk. /inverter_rtl_0/s_axis_aclk", 0); // b (F, dM)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[BD 41-758] The following clock pins are not connected to a valid clock source: . /inverter_rtl_0/m_axis_aclk. /inverter_rtl_0/s_axis_aclk", 0, false, false, false, false, true); // b (F, dM) - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // dM (cr)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 185, 218, 1439, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cr)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Delete"); // ai (ao, cr)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// Tcl Message: delete_bd_objs [get_bd_cells inverter_rtl_0] 
// TclEventType: RUN_DELETE
// bB (cr):  Confirm Delete : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
dismissDialog("Confirm Delete"); // bB (cr)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: DG_GRAPH_STALE
// TclEventType: RUN_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: delete_bd_objs [get_bd_intf_nets inverter_0_m_axis_video] [get_bd_intf_nets v_vid_in_axi4s_0_video_out] [get_bd_nets sw1_1] [get_bd_cells inverter_0] 
// Elapsed time: 19 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay, ResizableWindow)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "inverter_rtl", 1, "inverter_rtl", 0, false); // L (O, ResizableWindow)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:inverter_rtl:1.0 inverter_rtl_0 
// Tcl Message: endgroup 
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "inver"); // OverlayTextField (ay)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins v_vid_in_axi4s_0/video_out] [get_bd_intf_pins inverter_rtl_0/s_axis] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_intf_net [get_bd_intf_pins inverter_rtl_0/m_axis] [get_bd_intf_pins v_axi4s_vid_out_0/video_in] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins v_vid_in_axi4s_0/m_axis_video_tuser] [get_bd_pins inverter_rtl_0/s_axis_tuser] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins inverter_rtl_0/m_axis_tuser] [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser] 
// Elapsed time: 19 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (cu, cr)
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // h (cu, cr)
// w (cr): Run Connection Automation: addNotify
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (0 out of 2 selected)]", 0, true, false, ui.utils.TriState.False); // K (O, w) - Node
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected)]", 0, true, true, ui.utils.TriState.True); // K (O, w) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (w)
dismissDialog("Run Connection Automation"); // w (cr)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// bB (cr):  Run Connection Automation : addNotify
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_0/m_axis_aclk] 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (107 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_rtl_0/s_axis_aclk] 
// Tcl Message: endgroup 
dismissDialog("Run Connection Automation"); // bB (cr)
selectButton(PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN, "System_validate_bd_design_rsb"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_VALIDATE_RSB_DESIGN
// Tcl Command: 'validate_bd_design'
// TclEventType: RSB_PARAM_PROP
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: validate_bd_design 
// TclEventType: FILE_SET_CHANGE
// bB (cr):  Validate Design : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_PARAM_PROP
dismissDialog("Validate Design"); // bB (cr)
selectButton("OptionPane.button", "OK"); // JButton (A, G)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // E (f, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// al (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// bB (cr):  Save Constraints : addNotify
// TclEventType: RSB_SAVE_DIAGRAM
dismissDialog("Save Project"); // al (cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Users\Alexy\Documents\Dubois\TP_DUBOIS\TP_Video_Chaine\TP_Video_Chaine.srcs\sources_1\bd\VGA_source\VGA_source.bd>  Wrote  : <C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/ui/bd_e86205ca.ui>  
// A (cr): No Implementation Results Available: addNotify
dismissDialog("Save Constraints"); // bB (cr)
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bB (cr):  Resetting Runs : addNotify
// f (cr): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // A (cr)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 5 seconds
// TclEventType: RSB_SCRIPT_TASK
dismissDialog("Launch Runs"); // f (cr)
// TclEventType: RSB_SAVE_DIAGRAM
// bB (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// Tcl Message: INFO: [BD 41-1662] The design 'VGA_source.bd' is already validated. Therefore parameter propagation will not be re-run. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// [Engine Memory]: 1,496 MB (+53798kb) [00:44:18]
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/synth/VGA_source.vhd VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/sim/VGA_source.vhd VHDL Output written to : C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hdl/VGA_source_wrapper.vhd 
// Tcl Message: Exporting to file C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source.hwh Generated Block Design Tcl file C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/hw_handoff/VGA_source_bd.tcl Generated Hardware Definition File C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.srcs/sources_1/bd/VGA_source/synth/VGA_source.hwdef 
// HMemoryUtils.trashcanNow. Engine heap size: 1,496 MB. GUI used memory: 223 MB. Current time: 11/21/23, 9:04:02 AM EST
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Generate Bitstream"); // bB (cr)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// aj (cr): Bitstream Generation Completed: addNotify
// Elapsed time: 262 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aj)
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// bB (cr):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// WARNING: HEventQueue.dispatchEvent() is taking  1028 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 2,073 MB. GUI used memory: 231 MB. Current time: 11/21/23, 9:08:37 AM EST
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bB)
// 'dQ' command handler elapsed time: 9 seconds
// [Engine Memory]: 2,073 MB (+526598kb) [00:48:57]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 21, true); // u (O, cr) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 22, false); // u (O, cr)
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// HMemoryUtils.trashcanNow. Engine heap size: 2,505 MB. GUI used memory: 229 MB. Current time: 11/21/23, 9:08:52 AM EST
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,506 MB. GUI used memory: 228 MB. Current time: 11/21/23, 9:08:52 AM EST
// [Engine Memory]: 2,506 MB (+345473kb) [00:49:11]
// Xgd.load filename: C:/Xilinx/Vivado/2019.2/data/parts/xilinx/zynq/devint/zynq/xc7z020/xc7z020.xgd; ZipEntry: xc7z020_detail.xgd elapsed time: 0.6s
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 2s
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  2409 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7z020clg484-1 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2944.445 ; gain = 0.000 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// [Engine Memory]: 2,635 MB (+4030kb) [00:49:15]
// Device view-level: 0.0
// TclEventType: DRC_ADDED
// RouteApi: Init Delay Mediator Swing Worker Finished
// Tcl Message: open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// WARNING: HEventQueue.dispatchEvent() is taking  2590 ms.
// Elapsed time: 19 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cr)
// TclEventType: TIMING_SUMMARY_UPDATED
dismissDialog("Open Implemented Design"); // bB (cr)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cr)
closeTask("Implementation", "Implemented Design", "DesignTask.RESULTS_ANALYSIS");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bB (cr):  Close : addNotify
dismissDialog("Confirm Close"); // A (cr)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,646 MB. GUI used memory: 257 MB. Current time: 11/21/23, 9:09:09 AM EST
// TclEventType: TIMING_RESULTS_UNLOAD
// Engine heap size: 2,646 MB. GUI used memory: 258 MB. Current time: 11/21/23, 9:09:09 AM EST
// WARNING: HEventQueue.dispatchEvent() is taking  1826 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bB (cr)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 18); // u (O, cr)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 18); // u (O, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 22, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bB (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw_manager 
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bB (cr)
// bB (cr):  Auto Connect : addNotify
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2019.2   **** Build date : Nov  6 2019 at 22:12:23     ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ****** Xilinx cs_server v2019.2.0   **** Build date : Nov 07 2019-06:28:22     ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.445 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B186DF 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// WARNING: HEventQueue.dispatchEvent() is taking  5320 ms.
// Tcl Message: open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3859.645 ; gain = 915.199 
// TclEventType: HW_DEVICE_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 3,621 MB. GUI used memory: 234 MB. Current time: 11/21/23, 9:09:34 AM EST
// Tcl Message: set_property PROGRAM.FILE {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1] 
// Tcl Message: current_hw_device [get_hw_devices xc7z020_1] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// [Engine Memory]: 3,628 MB (+902797kb) [00:49:52]
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0] 
// Tcl Message: INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0). 
// Elapsed time: 16 seconds
dismissDialog("Auto Connect"); // bB (cr)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (ds, cr)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bC)
// bB (cr):  Program Device : addNotify
dismissDialog("Program Device"); // bC (cr)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7z020_1] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/TP_Video_Chaine.runs/impl_1/VGA_source_wrapper.bit} [get_hw_devices xc7z020_1] 
// Tcl Message: program_hw_devices [get_hw_devices xc7z020_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bB (cr)
// Elapsed time: 15 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cr)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bB (cr):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // A (cr)
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bB (cr)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 937, 357, 1439, 538, false, false, false, true, false); // go (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SystemBuilderMenu_IP_DOCUMENTATION, "IP Documentation"); // af (ao, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai (ao, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_EDIT_IN_IP_PACKAGER
// k (cr): Edit in IP Packager: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (k)
selectButton("OptionPane.button", "Cancel"); // JButton (A, H)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (k)
// 'i' command handler elapsed time: 7 seconds
dismissDialog("Edit in IP Packager"); // k (cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // i (h, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 1, false); // B (F, cr)
// Tcl Message: current_project inverter_rtl_v1_0_project 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, inverter_rtl_v1_0(arch_imp) (inverter_rtl_v1_0.vhd)]", 1, false, false, false, false, false, true); // B (F, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 111, 386); // ch (w, cr)
// Elapsed time: 16 seconds
selectCodeEditor("inverter_rtl_v1_0.vhd", 85, 420); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 53, 398); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 95, 415); // ch (w, cr)
// Elapsed time: 35 seconds
selectCodeEditor("inverter_rtl_v1_0.vhd", 98, 366); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 138, 463); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 187, 358); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (O, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Tue Nov 21 09:11:31 EST 2023
# Process ID (PID): 7828
# OS: Windows 10
# User: Alexy
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.CommandFailedException:  ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
 (See C:/Users/Alexy/Documents/Dubois/TP_DUBOIS/TP_Video_Chaine/vivado_pid7828.debug)
*/
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'hdl/inverter_rtl_v1_0.vhd'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. 
// HOptionPane Error: 'ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors. (Vivado v2019.2 (64-bit))'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
selectButton(PAResourceOtoP.PortAndInterfaceContentPanel_REFRESH, (String) null); // E (f, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "m_axis ; master ;  ;  ;  ;  ;  ;  ;  ; ", 0); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "s_axis ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // M (O, cr)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 2); // M (O, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "inverter_rtl_v1_0.vhd", 2); // i (h, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 198, 363); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 295, 303); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 293, 317); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 72, 367); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 99, 362); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 100, 363, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("inverter_rtl_v1_0.vhd", 123, 363); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 123, 363, false, false, false, false, true); // ch (w, cr) - Double Click
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'c'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 72, 368); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 264, 362); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 225, 453); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 78, 382); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 271, 379); // ch (w, cr)
typeControlKey((HResource) null, "inverter_rtl_v1_0.vhd", 'v'); // ch (w, cr)
selectCodeEditor("inverter_rtl_v1_0.vhd", 165, 390); // ch (w, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - inverter_rtl", 1); // i (h, cr)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // ar (O, cr)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // h (M, cr)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // ar (O, cr)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // ar (O, cr)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (c, cr)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 3 [ipx::current_core] 
// Tcl Message: ipx::update_source_project_archive -component [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// bB (cr):  Package IP : addNotify
// Tcl Message: ipx::save_core [ipx::current_core] 
// bB (cr):  Package IP : addNotify
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
