report_timing -path_type end -max_paths 30 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path end
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Tue Mar 17 18:54:26 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
core/be/be_mem/csr/minstret_reg/data_r_reg_47_/D (DFFX1)     5.93 r *     5.93     0.00
core/fe/mem/itlb/entry_ram/data_o_reg_25_/D (DFFX1)     5.89 r *     5.93     0.04
core/fe/mem/itlb/entry_ram/data_o_reg_29_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_0_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_32_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_15_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_21_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_1_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_20_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_12_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_24_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_14_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_17_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_33_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_6_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_30_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_16_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_31_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_9_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_28_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_7_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_27_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_18_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_10_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_26_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_5_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_8_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_23_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_3_/D (DFFX1)     5.88 r *     5.93     0.05
core/fe/mem/itlb/entry_ram/data_o_reg_13_/D (DFFX1)     5.88 r *     5.93     0.05



