INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen240/Lab8_Latches_and_FlipFlops/SystemVerilog/Lab8_ALU_FF/Lab8_ALU_FF.srcs/sources_1/new/Lab6_ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_ALU
INFO: [VRFC 10-311] analyzing module ADD4
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-311] analyzing module XOR4
INFO: [VRFC 10-311] analyzing module MUX4bit_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen240/Lab6_ALU_and_Multiplexers/SystemVerilog/Lab6_ALU/Lab6_ALU.sim/sim_1/behav/xsim/Lab6_ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen240/Lab8_Latches_and_FlipFlops/SystemVerilog/Lab8_ALU_FF/Lab8_ALU_FF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
