#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-R' '-debug_all' 'user_FPGA_format.sv' 'address_translator.sv' 'user_FPGA_test.sv' 'window_handler.sv' 'window_holder.sv' 'ncc.sv' 'template_handler.sv' 'testBenches.sv' 2>&1
