Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Oct 20 20:02:33 2016
| Host         : DESKTOP-0GOJOC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ed_keygen_trial_v1_0_timing_summary_routed.rpt -rpx ed_keygen_trial_v1_0_timing_summary_routed.rpx
| Design       : ed_keygen_trial_v1_0
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3928 register/latch pins with no clock driven by root clock pin: core_clk (HIGH)

 There are 2110 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: s00_axi_aresetn (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[10]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[11]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[12]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[13]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[14]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[15]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[16]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[17]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[18]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[19]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[20]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[21]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[22]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[23]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[24]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[25]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[26]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[27]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[28]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[29]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[30]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[31]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[32]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[33]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[34]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[35]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[36]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[37]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[38]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[39]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[40]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[41]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[42]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[43]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[44]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[5]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[6]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[7]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[8]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core1/FSM_onehot_STATE_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/next_state_reg[0]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/next_state_reg[1]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/next_state_reg[2]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[1]_rep/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/resp_counter_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/slv_reg24_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/state_r_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/state_r_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ed_keygen_trial_v1_0_S00_AXI_inst/state_r_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19075 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


