{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540264054964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540264054970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 00:07:34 2018 " "Processing started: Tue Oct 23 00:07:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540264054970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264054970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contdec -c contdec " "Command: quartus_map --read_settings_files=on --write_settings_files=off contdec -c contdec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264054971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540264055741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540264055742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysete.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displaysete.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displaysete " "Found entity 1: displaysete" {  } { { "displaysete.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/displaysete.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264067964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264067964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/cont.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264067997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264067997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contdec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contdec " "Found entity 1: contdec" {  } { { "contdec.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/contdec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debaunce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debaunce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debaunce " "Found entity 1: debaunce" {  } { { "debaunce.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/debaunce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/temporizador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Y3 " "Found entity 1: Y3" {  } { { "Y3.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/Y3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Y1 " "Found entity 1: Y1" {  } { { "Y1.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/Y1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Y2 " "Found entity 1: Y2" {  } { { "Y2.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/Y2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file y0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Y0 " "Found entity 1: Y0" {  } { { "Y0.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/Y0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoentrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoentrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoEntrada " "Found entity 1: CircuitoEntrada" {  } { { "CircuitoEntrada.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/CircuitoEntrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitosaida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitosaida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoSaida " "Found entity 1: CircuitoSaida" {  } { { "CircuitoSaida.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/CircuitoSaida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinademoore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinademoore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaDeMoore " "Found entity 1: MaquinaDeMoore" {  } { { "MaquinaDeMoore.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/MaquinaDeMoore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinadeestados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinadeestados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaDeEstados " "Found entity 1: MaquinaDeEstados" {  } { { "MaquinaDeEstados.bdf" "" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/MaquinaDeEstados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540264068157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264068157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temporizador " "Elaborating entity \"temporizador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540264068327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:ul " "Elaborating entity \"cont\" for hierarchy \"cont:ul\"" {  } { { "temporizador.bdf" "ul" { Schematic "C:/Users/andre/Documents/unifesp/4semestre/Lab CD/MaquinaDeEstados/temporizador.bdf" { { 224 1416 1512 320 "ul" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540264068387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540264069578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540264071548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540264071548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540264073618 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540264073618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540264073618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540264073618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540264073634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 00:07:53 2018 " "Processing ended: Tue Oct 23 00:07:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540264073634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540264073634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540264073634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540264073634 ""}
