$date
	Thu May 11 16:43:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$scope module u_memory $end
$var wire 1 ! clk $end
$var wire 8 " input_address [7:0] $end
$var wire 8 # input_value [7:0] $end
$var wire 1 $ operation $end
$var reg 8 % output_value [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
b1100 #
b1001 "
0!
$end
#5
b100 %
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#38
1$
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#67
b111 #
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
#102
0$
#105
b111 %
1!
#110
0!
#115
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
#155
1!
#160
0!
1$
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
0!
#195
1!
#200
0!
#205
1!
#210
0!
#215
1!
#219
b1000 #
#220
0!
#225
1!
#230
0!
#235
1!
#240
0!
#245
1!
#250
0!
#255
1!
#260
0!
#265
1!
#270
0!
#275
1!
#280
0!
#285
1!
#288
0$
#290
0!
#295
b1000 %
1!
#300
0!
#305
1!
#310
0!
#315
1!
#320
0!
#325
1!
#330
0!
#335
1!
#340
0!
#345
1!
#350
0!
#355
1!
#360
0!
#365
1!
#370
0!
#375
1!
#380
0!
#385
1!
#388
