<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_controller</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_controller'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_controller')">config_controller</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt"><a href="mod2576.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2576.html#Cond" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod2576.html#Toggle" > 31.33</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2576.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/soc_fpga_intf/config_controller/config_controller.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/soc_fpga_intf/config_controller/config_controller.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2576.html#inst_tag_228981"  onclick="showContent('inst_tag_228981')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u</a></td>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt"><a href="mod2576.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2576.html#Cond" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod2576.html#Toggle" > 31.33</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2576.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_controller'>
<hr>
<a name="inst_tag_228981"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_228981" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt"><a href="mod2576.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2576.html#Cond" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod2576.html#Toggle" > 31.33</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2576.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.72</td>
<td class="s8 cl rt"> 87.11</td>
<td class="s5 cl rt"> 56.96</td>
<td class="s3 cl rt"> 39.92</td>
<td class="s5 cl rt"> 54.76</td>
<td class="s7 cl rt"> 74.86</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.38</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 65.53</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod97.html#inst_tag_10570" >soc_fpga_intf_u<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod789.html#inst_tag_38730" id="tag_urg_inst_38730">ccb_u</a></td>
<td class="s5 cl rt"> 51.00</td>
<td class="s7 cl rt"> 76.34</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 14.13</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.51</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2485.html#inst_tag_211053" id="tag_urg_inst_211053">fcb_u<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 97.30</td>
<td class="s9 cl rt"> 99.52</td>
<td class="s9 cl rt"> 96.15</td>
<td class="s9 cl rt"> 94.76</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.75</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2485.html#inst_tag_211054" id="tag_urg_inst_211054">icb_u</a></td>
<td class="s3 cl rt"> 33.77</td>
<td class="s7 cl rt"> 70.12</td>
<td class="s2 cl rt"> 27.84</td>
<td class="s2 cl rt"> 20.90</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1245.html#inst_tag_76558" id="tag_urg_inst_76558">inst_apb_manager</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.01</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2370.html#inst_tag_203087" id="tag_urg_inst_203087">ofe_u</a></td>
<td class="s8 cl rt"> 82.11</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 45.21</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod704.html#inst_tag_37374" id="tag_urg_inst_37374">pcb_u<img src="ex.gif" class="icon"></a></td>
<td class="s8 cl rt"> 89.70</td>
<td class="s9 cl rt"> 98.44</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.77</td>
<td class="s6 cl rt"> 62.16</td>
<td class="s9 cl rt"> 96.13</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_controller'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2576.html" >config_controller</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>251</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>494</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
250                     always @(posedge clk or negedge rst_n)
251        1/1          if (!rst_n) begin
252        1/1              fpga_pll3_lock_ff &lt;= 'h0;
253        1/1              fpga_pll2_lock_ff &lt;= 'h0;
254        1/1              fpga_pll1_lock_ff &lt;= 'h0;
255        1/1              fpga_pll0_lock_ff &lt;= 'h0;
256                     
257                     end 
258                     else begin
259        1/1              fpga_pll3_lock_ff &lt;= fpga_pll3_lock;
260        1/1              fpga_pll2_lock_ff &lt;= fpga_pll2_lock;
261        1/1              fpga_pll1_lock_ff &lt;= fpga_pll1_lock;
262        1/1              fpga_pll0_lock_ff &lt;= fpga_pll0_lock;
263                     end
264                     
265                     
266                     
267                     logic [OFE_REG_NUM-1:0]ofe_rreq;
268                     logic [OFE_REG_NUM-1:0]ofe_wreq;
269                     logic [FCB_REG_NUM-1:0]fcb_rreq;
270                     logic [FCB_REG_NUM-1:0]fcb_wreq;
271                     logic [CCB_REG_NUM-1:0]ccb_rreq;
272                     logic [CCB_REG_NUM-1:0]ccb_wreq;
273                     logic [ICB_REG_NUM-1:0]icb_rreq;
274                     logic [ICB_REG_NUM-1:0]icb_wreq;
275                     
276                     assign ofe_rreq = rreq[OFE_REG_NUM-1:0];
277                     assign ofe_wreq = wreq[OFE_REG_NUM-1:0];
278                     
279                     assign fcb_rreq = rreq[FCB_REG_NUM+OFE_REG_NUM-1:OFE_REG_NUM];
280                     assign fcb_wreq = wreq[FCB_REG_NUM+OFE_REG_NUM-1:OFE_REG_NUM];
281                     
282                     assign ccb_rreq = rreq[FCB_REG_NUM+CCB_REG_NUM+OFE_REG_NUM-1:FCB_REG_NUM+OFE_REG_NUM];
283                     assign ccb_wreq = wreq[FCB_REG_NUM+CCB_REG_NUM+OFE_REG_NUM-1:FCB_REG_NUM+OFE_REG_NUM];
284                     
285                     assign icb_rreq = rreq[FCB_REG_NUM+CCB_REG_NUM+ICB_REG_NUM+OFE_REG_NUM-1:FCB_REG_NUM+CCB_REG_NUM+OFE_REG_NUM];
286                     assign icb_wreq = wreq[FCB_REG_NUM+CCB_REG_NUM+ICB_REG_NUM+OFE_REG_NUM-1:FCB_REG_NUM+CCB_REG_NUM+OFE_REG_NUM];
287                     
288                     
289                         ofe #(
290                             .REGS_NUM(OFE_REG_NUM),
291                             .DWIDTH  (CC_DWIDTH  )
292                         ) ofe_u (
293                             .clk          (clk              ),
294                             .rst_n        (rst_n            ),
295                             .rack_o       (rack_ofe         ),
296                             .rerr_o       (rerr_ofe         ),
297                             .rdat_o       (rdat_ofe         ),
298                             .rreq_i       (ofe_rreq         ),
299                             .wack_o       (wack_ofe         ),
300                             .werr_o       (werr_ofe         ),
301                             .wdat_i       (wdat             ),
302                             .wreq_i       (ofe_wreq         ),
303                             .wstr_i       (wstr             ),
304                             .cfg_done     (cfg_done         ),
305                             .cfg_error    (cfg_error        ),
306                             .pll3_status  (fpga_pll3_lock_ff),
307                             .pll2_status  (fpga_pll2_lock_ff),
308                             .pll1_status  (fpga_pll1_lock_ff),
309                             .pll0_status  (fpga_pll0_lock_ff),
310                             .icb_status   (icb_cfg_status   ),
311                             .fcb_status   (fcb_cfg_status   ),
312                             .dbg_select   (dbg_select       ),
313                             .dbg_chain_num(dbg_chain_num    )
314                         );
315                     
316                     
317                         cfg_top #(
318                             .REGS_NUM        (FCB_REG_NUM         ),
319                             .DWIDTH          (CC_DWIDTH           ),
320                             .CHAIN_NUM       (FCB_CHAIN_NUM       ),
321                             .CHAIN_LENGTH_NUM(FCB_CHAIN_LENGTH_NUM)
322                         ) fcb_u (
323                             .clk         (clk           ),
324                             .rst_n       (rst_n         ),
325                             .rack_o      (rack_fcb      ),
326                             .rerr_o      (rerr_fcb      ),
327                             .rdat_o      (rdat_fcb      ),
328                             .rreq_i      (fcb_rreq      ),
329                             .wack_o      (wack_fcb      ),
330                             .werr_o      (werr_fcb      ),
331                             .wdat_i      (wdat          ),
332                             .wreq_i      (fcb_wreq      ),
333                             .wstr_i      (wstr          ),
334                             .ccff_clk_o  (fcb_clk_o     ),
335                             .ccff_data_o (fcb_data_o    ),
336                             .ccff_cmd_o  (fcb_cmd_o     ),
337                             .ccff_clk_i  (fcb_clk_i     ),
338                             .ccff_data_i (fcb_data_i    ),
339                             .ccff_rst_n  (fcb_rst_n     ),
340                             .cfg_status_o(fcb_cfg_status),
341                             .testmode    (testmode      )
342                         );
343                     
344                         cfg_top #(
345                             .REGS_NUM        (ICB_REG_NUM         ),
346                             .DWIDTH          (CC_DWIDTH           ),
347                             .CHAIN_NUM       (ICB_CHAIN_NUM       ),
348                             .CHAIN_LENGTH_NUM(ICB_CHAIN_LENGTH_NUM)
349                         ) icb_u (
350                             .clk         (clk           ),
351                             .rst_n       (rst_n         ),
352                             .rack_o      (rack_icb      ),
353                             .rerr_o      (rerr_icb      ),
354                             .rdat_o      (rdat_icb      ),
355                             .rreq_i      (icb_rreq      ),
356                             .wack_o      (wack_icb      ),
357                             .werr_o      (werr_icb      ),
358                             .wdat_i      (wdat          ),
359                             .wreq_i      (icb_wreq      ),
360                             .wstr_i      (wstr          ),
361                             .ccff_clk_o  (icb_clk_o     ),
362                             .ccff_data_o (icb_data_o    ),
363                             .ccff_cmd_o  (icb_cmd_o     ),
364                             .ccff_clk_i  (icb_clk_i     ),
365                             .ccff_data_i (icb_data_i    ),
366                             .ccff_rst_n  (icb_rst_n     ),
367                             .cfg_status_o(icb_cfg_status),
368                             .testmode    (testmode      )
369                             
370                         );
371                     
372                         ccb #(
373                             .REGS_NUM(CCB_REG_NUM),
374                             .DWIDTH  (CC_DWIDTH  )
375                         ) ccb_u (
376                             .clk                   (clk                   ),
377                             .rst_n                 (rst_n                 ),
378                             .rack_o                (rack_ccb              ),
379                             .rerr_o                (rerr_ccb              ),
380                             .rdat_o                (rdat_ccb              ),
381                             .rreq_i                (ccb_rreq              ),
382                             .wack_o                (wack_ccb              ),
383                             .werr_o                (werr_ccb              ),
384                             .wdat_i                (wdat                  ),
385                             .wreq_i                (ccb_wreq              ),
386                             .wstr_i                (wstr                  ),
387                             .fpga_pll0_dskewcalin  (fpga_pll0_dskewcalin  ),
388                             .fpga_pll0_pllen       (fpga_pll0_pllen       ),
389                             .fpga_pll0_dsmen       (fpga_pll0_dsmen       ),
390                             .fpga_pll0_dskewfastcal(fpga_pll0_dskewfastcal),
391                             .fpga_pll0_dskewcalen  (fpga_pll0_dskewcalen  ),
392                             .fpga_pll0_dskewcalcnt (fpga_pll0_dskewcalcnt ),
393                             .fpga_pll0_dskewcalbyp (fpga_pll0_dskewcalbyp ),
394                             .fpga_pll0_dacen       (fpga_pll0_dacen       ),
395                             .fpga_pll0_refdiv      (fpga_pll0_refdiv      ),
396                             .fpga_pll0_foutvcoen   (fpga_pll0_foutvcoen   ),
397                             .fpga_pll0_foutvcobyp  (fpga_pll0_foutvcobyp  ),
398                             .fpga_pll0_fouten      (fpga_pll0_fouten      ),
399                             .fpga_pll0_frac        (fpga_pll0_frac        ),
400                             .fpga_pll0_fbdiv       (fpga_pll0_fbdiv       ),
401                             .fpga_pll0_postdiv3    (fpga_pll0_postdiv3    ),
402                             .fpga_pll0_postdiv2    (fpga_pll0_postdiv2    ),
403                             .fpga_pll0_postdiv1    (fpga_pll0_postdiv1    ),
404                             .fpga_pll0_postdiv0    (fpga_pll0_postdiv0    ),
405                             .fpga_pll0_lock        (fpga_pll0_lock_ff     ),
406                             .fpga_pll0_dskewcallock(fpga_pll0_dskewcallock),
407                             .fpga_pll0_dskewcalout (fpga_pll0_dskewcalout ),
408                             .fpga_pll1_dskewcalin  (fpga_pll1_dskewcalin  ),
409                             .fpga_pll1_pllen       (fpga_pll1_pllen       ),
410                             .fpga_pll1_dsmen       (fpga_pll1_dsmen       ),
411                             .fpga_pll1_dskewfastcal(fpga_pll1_dskewfastcal),
412                             .fpga_pll1_dskewcalen  (fpga_pll1_dskewcalen  ),
413                             .fpga_pll1_dskewcalcnt (fpga_pll1_dskewcalcnt ),
414                             .fpga_pll1_dskewcalbyp (fpga_pll1_dskewcalbyp ),
415                             .fpga_pll1_dacen       (fpga_pll1_dacen       ),
416                             .fpga_pll1_refdiv      (fpga_pll1_refdiv      ),
417                             .fpga_pll1_foutvcoen   (fpga_pll1_foutvcoen   ),
418                             .fpga_pll1_foutvcobyp  (fpga_pll1_foutvcobyp  ),
419                             .fpga_pll1_fouten      (fpga_pll1_fouten      ),
420                             .fpga_pll1_frac        (fpga_pll1_frac        ),
421                             .fpga_pll1_fbdiv       (fpga_pll1_fbdiv       ),
422                             .fpga_pll1_postdiv3    (fpga_pll1_postdiv3    ),
423                             .fpga_pll1_postdiv2    (fpga_pll1_postdiv2    ),
424                             .fpga_pll1_postdiv1    (fpga_pll1_postdiv1    ),
425                             .fpga_pll1_postdiv0    (fpga_pll1_postdiv0    ),
426                             .fpga_pll1_lock        (fpga_pll1_lock_ff     ),
427                             .fpga_pll1_dskewcallock(fpga_pll1_dskewcallock),
428                             .fpga_pll1_dskewcalout (fpga_pll1_dskewcalout ),
429                             .fpga_pll2_dskewcalin  (fpga_pll2_dskewcalin  ),
430                             .fpga_pll2_pllen       (fpga_pll2_pllen       ),
431                             .fpga_pll2_dsmen       (fpga_pll2_dsmen       ),
432                             .fpga_pll2_dskewfastcal(fpga_pll2_dskewfastcal),
433                             .fpga_pll2_dskewcalen  (fpga_pll2_dskewcalen  ),
434                             .fpga_pll2_dskewcalcnt (fpga_pll2_dskewcalcnt ),
435                             .fpga_pll2_dskewcalbyp (fpga_pll2_dskewcalbyp ),
436                             .fpga_pll2_dacen       (fpga_pll2_dacen       ),
437                             .fpga_pll2_refdiv      (fpga_pll2_refdiv      ),
438                             .fpga_pll2_foutvcoen   (fpga_pll2_foutvcoen   ),
439                             .fpga_pll2_foutvcobyp  (fpga_pll2_foutvcobyp  ),
440                             .fpga_pll2_fouten      (fpga_pll2_fouten      ),
441                             .fpga_pll2_frac        (fpga_pll2_frac        ),
442                             .fpga_pll2_fbdiv       (fpga_pll2_fbdiv       ),
443                             .fpga_pll2_postdiv3    (fpga_pll2_postdiv3    ),
444                             .fpga_pll2_postdiv2    (fpga_pll2_postdiv2    ),
445                             .fpga_pll2_postdiv1    (fpga_pll2_postdiv1    ),
446                             .fpga_pll2_postdiv0    (fpga_pll2_postdiv0    ),
447                             .fpga_pll2_lock        (fpga_pll2_lock_ff     ),
448                             .fpga_pll2_dskewcallock(fpga_pll2_dskewcallock),
449                             .fpga_pll2_dskewcalout (fpga_pll2_dskewcalout ),
450                             .fpga_pll3_dskewcalin  (fpga_pll3_dskewcalin  ),
451                             .fpga_pll3_pllen       (fpga_pll3_pllen       ),
452                             .fpga_pll3_dsmen       (fpga_pll3_dsmen       ),
453                             .fpga_pll3_dskewfastcal(fpga_pll3_dskewfastcal),
454                             .fpga_pll3_dskewcalen  (fpga_pll3_dskewcalen  ),
455                             .fpga_pll3_dskewcalcnt (fpga_pll3_dskewcalcnt ),
456                             .fpga_pll3_dskewcalbyp (fpga_pll3_dskewcalbyp ),
457                             .fpga_pll3_dacen       (fpga_pll3_dacen       ),
458                             .fpga_pll3_refdiv      (fpga_pll3_refdiv      ),
459                             .fpga_pll3_foutvcoen   (fpga_pll3_foutvcoen   ),
460                             .fpga_pll3_foutvcobyp  (fpga_pll3_foutvcobyp  ),
461                             .fpga_pll3_fouten      (fpga_pll3_fouten      ),
462                             .fpga_pll3_frac        (fpga_pll3_frac        ),
463                             .fpga_pll3_fbdiv       (fpga_pll3_fbdiv       ),
464                             .fpga_pll3_postdiv3    (fpga_pll3_postdiv3    ),
465                             .fpga_pll3_postdiv2    (fpga_pll3_postdiv2    ),
466                             .fpga_pll3_postdiv1    (fpga_pll3_postdiv1    ),
467                             .fpga_pll3_postdiv0    (fpga_pll3_postdiv0    ),
468                             .fpga_pll3_lock        (fpga_pll3_lock_ff     ),
469                             .fpga_pll3_dskewcallock(fpga_pll3_dskewcallock),
470                             .fpga_pll3_dskewcalout (fpga_pll3_dskewcalout )
471                         );
472                     
473                     
474                     parameter ROWS     = 10'h2;
475                     parameter COLUMNS  = 10'h2;
476                     parameter R_OFFSET = 10'd1;
477                     parameter C_OFFSET = 10'd2;
478                     parameter R_STRIDE = 10'd3;
479                     parameter C_STRIDE = 10'd2;
480                     
481                     logic [66:0] apbs_csr_wdata                ;
482                     logic        plc_apbs_fmask_win_calibration;
483                     assign apbs_csr_wdata = { //total 67
484                         apb_sel_pcb,        // 1
485                         apb_wr,      // 1
486                         apb_en,     // 1
487                         apb_addr_pcb[31:0], //32
488                         apb_wdata[31:0] //32
489                     };    
490                     
491                     assign apb_err_pcb = 1'b0;
492                     
493                     always@(*) begin 
494        1/1            if (plc_apbs_fmask_win_calibration)
495        1/1             apb_ready_pcb = 1'b0;
496        1/1            else if (~apb_en)
497        1/1             apb_ready_pcb = 1'b0;
498                       else 
499        1/1             apb_ready_pcb = 1'b1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2576.html" >config_controller</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       158
 EXPRESSION (apb_sel &amp;&amp; (apb_addr &lt; $unit::PCB_BASE_ADDR))
             ---1---    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       160
 EXPRESSION (apb_sel &amp;&amp; (apb_addr &gt;= $unit::PCB_BASE_ADDR))
             ---1---    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163
 EXPRESSION (apb_sel_mng ? apb_rdata_mng : apb_rdata_pcb)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       164
 EXPRESSION (apb_sel_mng ? apb_ready_mng : apb_ready_pcb)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       165
 EXPRESSION (apb_sel_mng ? apb_err_mng : apb_err_pcb)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (rack_ofe ? rdat_ofe : (rack_fcb ? rdat_fcb : (rack_icb ? rdat_icb : (rack_ccb ? rdat_ccb : 32'b0))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 SUB-EXPRESSION (rack_fcb ? rdat_fcb : (rack_icb ? rdat_icb : (rack_ccb ? rdat_ccb : 32'b0)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 SUB-EXPRESSION (rack_icb ? rdat_icb : (rack_ccb ? rdat_ccb : 32'b0))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 SUB-EXPRESSION (rack_ccb ? rdat_ccb : 32'b0)
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       559
 EXPRESSION (dbg_select ? mux_icb_clk_o : mux_fcb_clk_o)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       560
 EXPRESSION (dbg_select ? mux_icb_data_o : mux_fcb_data_o)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       561
 EXPRESSION (dbg_select ? mux_icb_cmd_o : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       562
 EXPRESSION (dbg_select ? mux_icb_clk_i : mux_fcb_clk_i)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       563
 EXPRESSION (dbg_select ? mux_icb_data_i : mux_fcb_data_i)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       564
 EXPRESSION (dbg_select ? mux_icb_rst_n : mux_fcb_rst_n)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2576.html" >config_controller</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">114</td>
<td class="rt">23</td>
<td class="rt">20.18 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1248</td>
<td class="rt">391</td>
<td class="rt">31.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">624</td>
<td class="rt">199</td>
<td class="rt">31.89 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">624</td>
<td class="rt">192</td>
<td class="rt">30.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">114</td>
<td class="rt">23</td>
<td class="rt">20.18 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1248</td>
<td class="rt">391</td>
<td class="rt">31.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">624</td>
<td class="rt">199</td>
<td class="rt">31.89 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">624</td>
<td class="rt">192</td>
<td class="rt">30.77 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>apb_addr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_addr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>apb_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>apb_err</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcb_rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icb_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_data_o[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[17:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[21:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[26:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_ena_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_clk_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_init_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_wen_o[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_data_i[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_pllen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cfg_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_clk_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_data_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_cmd_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_clk_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_data_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>testmode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2576.html" >config_controller</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">28</td>
<td class="rt">20</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">163</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">164</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">165</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">203</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">559</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">560</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">561</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">562</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">563</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">564</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">251</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">494</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163        assign apb_rdata = apb_sel_mng ? apb_rdata_mng : apb_rdata_pcb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164        assign apb_ready = apb_sel_mng ? apb_ready_mng : apb_ready_pcb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165        assign apb_err   = apb_sel_mng ? apb_err_mng : apb_err_pcb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
203        assign rdat = rack_ofe ? rdat_ofe :
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
204                      rack_fcb ? rdat_fcb :
                                  <font color = "green">-2-</font>  
                                  <font color = "green">==></font>  
205                      rack_icb ? rdat_icb :
                                  <font color = "red">-3-</font>  
                                  <font color = "red">==></font>  
206                      rack_ccb ? rdat_ccb : 32'h0;
                                  <font color = "red">-4-</font>  
                                  <font color = "red">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
559        assign dbg_fcb_icb_clk_o  = dbg_select ? mux_icb_clk_o  : mux_fcb_clk_o;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
560        assign dbg_fcb_icb_data_o = dbg_select ? mux_icb_data_o : mux_fcb_data_o;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
561        assign dbg_fcb_icb_cmd_o  = dbg_select ? mux_icb_cmd_o  : 1'b0;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
562        assign dbg_fcb_icb_clk_i  = dbg_select ? mux_icb_clk_i  : mux_fcb_clk_i;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
563        assign dbg_fcb_icb_data_i = dbg_select ? mux_icb_data_i : mux_fcb_data_i;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
564        assign dbg_fcb_icb_rst_n  = dbg_select ? mux_icb_rst_n  : mux_fcb_rst_n;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
251        if (!rst_n) begin
           <font color = "green">-1-</font>  
252            fpga_pll3_lock_ff <= 'h0;
           <font color = "green">    ==></font>
253            fpga_pll2_lock_ff <= 'h0;
254            fpga_pll1_lock_ff <= 'h0;
255            fpga_pll0_lock_ff <= 'h0;
256        
257        end 
258        else begin
259            fpga_pll3_lock_ff <= fpga_pll3_lock;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
494          if (plc_apbs_fmask_win_calibration)
             <font color = "green">-1-</font>  
495           apb_ready_pcb = 1'b0;
           <font color = "green">   ==></font>
496          else if (~apb_en)
                  <font color = "green">-2-</font>  
497           apb_ready_pcb = 1'b0;
           <font color = "green">   ==></font>
498          else 
499           apb_ready_pcb = 1'b1;
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_228981">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_config_controller">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
