/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Tue Apr 10 06:23:59 KST 2018
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbRightArithmeticPipelined.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_2("FAILED %d correct values out of %d", 34u);
static std::string const __str_literal_3("FAILED Right Arithmetic Shift %b >> %d gave %b instead of %b",
					 60u);
static std::string const __str_literal_1("PASSED", 6u);


/* Constructor */
MOD_mkTbRightArithmeticPipelined::MOD_mkTbRightArithmeticPipelined(tSimStateHdl simHdl,
								   char const *name,
								   Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_bsrap_bsrp_inFifo(simHdl, "bsrap_bsrp_inFifo", this, 71u, 2u, 1u, 0u),
    INST_bsrap_bsrp_midFifo1(simHdl, "bsrap_bsrp_midFifo1", this, 71u, 2u, 1u, 0u),
    INST_bsrap_bsrp_midFifo2(simHdl, "bsrap_bsrp_midFifo2", this, 71u, 2u, 1u, 0u),
    INST_bsrap_bsrp_midFifo3(simHdl, "bsrap_bsrp_midFifo3", this, 71u, 2u, 1u, 0u),
    INST_bsrap_bsrp_midFifo4(simHdl, "bsrap_bsrp_midFifo4", this, 71u, 2u, 1u, 0u),
    INST_bsrap_bsrp_midFifo5(simHdl, "bsrap_bsrp_midFifo5", this, 71u, 2u, 1u, 0u),
    INST_bsrap_bsrp_outFifo(simHdl, "bsrap_bsrp_outFifo", this, 71u, 2u, 1u, 0u),
    INST_correct(simHdl, "correct", this, 32u, 0u, (tUInt8)0u),
    INST_input_cycle(simHdl, "input_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_output_cycle(simHdl, "output_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_randomShift_init(simHdl, "randomShift_init", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_randomVal_init(simHdl, "randomVal_init", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_valFifo(simHdl, "valFifo", this, 70u, 10u, 1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_ab__h25469(71u),
    DEF_ab__h20796(71u),
    DEF_ab__h15905(71u),
    DEF_ab__h10906(71u),
    DEF_ab__h5853(71u),
    DEF_ab__h764(71u),
    DEF_x__h30471(12297829382473034410llu),
    DEF_TASK_getRandom___d147(12297829382473034410llu),
    DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150(70u),
    DEF_ab__h30856(71u),
    DEF_ab__h30909(70u),
    DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134(71u),
    DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101(71u),
    DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76(71u),
    DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55(71u),
    DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18(71u),
    DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36(71u),
    DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152(71u)
{
  symbol_count = 25u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbRightArithmeticPipelined::init_symbols_0()
{
  init_symbol(&symbols[0u], "bsrap_bsrp_inFifo", SYM_MODULE, &INST_bsrap_bsrp_inFifo);
  init_symbol(&symbols[1u], "bsrap_bsrp_midFifo1", SYM_MODULE, &INST_bsrap_bsrp_midFifo1);
  init_symbol(&symbols[2u], "bsrap_bsrp_midFifo2", SYM_MODULE, &INST_bsrap_bsrp_midFifo2);
  init_symbol(&symbols[3u], "bsrap_bsrp_midFifo3", SYM_MODULE, &INST_bsrap_bsrp_midFifo3);
  init_symbol(&symbols[4u], "bsrap_bsrp_midFifo4", SYM_MODULE, &INST_bsrap_bsrp_midFifo4);
  init_symbol(&symbols[5u], "bsrap_bsrp_midFifo5", SYM_MODULE, &INST_bsrap_bsrp_midFifo5);
  init_symbol(&symbols[6u], "bsrap_bsrp_outFifo", SYM_MODULE, &INST_bsrap_bsrp_outFifo);
  init_symbol(&symbols[7u], "correct", SYM_MODULE, &INST_correct);
  init_symbol(&symbols[8u], "input_cycle", SYM_MODULE, &INST_input_cycle);
  init_symbol(&symbols[9u], "output_cycle", SYM_MODULE, &INST_output_cycle);
  init_symbol(&symbols[10u], "RL_bsrap_bsrp_shift1", SYM_RULE);
  init_symbol(&symbols[11u], "RL_bsrap_bsrp_shift2", SYM_RULE);
  init_symbol(&symbols[12u], "RL_bsrap_bsrp_shift3", SYM_RULE);
  init_symbol(&symbols[13u], "RL_bsrap_bsrp_shift4", SYM_RULE);
  init_symbol(&symbols[14u], "RL_bsrap_bsrp_shift5", SYM_RULE);
  init_symbol(&symbols[15u], "RL_bsrap_bsrp_shift6", SYM_RULE);
  init_symbol(&symbols[16u], "RL_randomShift_initialize", SYM_RULE);
  init_symbol(&symbols[17u], "RL_randomVal_initialize", SYM_RULE);
  init_symbol(&symbols[18u], "RL_test_request", SYM_RULE);
  init_symbol(&symbols[19u], "RL_test_response", SYM_RULE);
  init_symbol(&symbols[20u], "randomShift_init", SYM_MODULE, &INST_randomShift_init);
  init_symbol(&symbols[21u], "randomVal_init", SYM_MODULE, &INST_randomVal_init);
  init_symbol(&symbols[22u], "valFifo", SYM_MODULE, &INST_valFifo);
  init_symbol(&symbols[23u], "x__h30737", SYM_DEF, &DEF_x__h30737, 32u);
  init_symbol(&symbols[24u], "x__h31129", SYM_DEF, &DEF_x__h31129, 32u);
}


/* Rule actions */

void MOD_mkTbRightArithmeticPipelined::RL_bsrap_bsrp_shift1()
{
  tUInt64 DEF_x__h729;
  tUInt64 DEF_in__h678;
  DEF_ab__h764 = INST_bsrap_bsrp_inFifo.METH_first();
  DEF_in__h678 = primExtract64(64u, 71u, DEF_ab__h764, 32u, 70u, 32u, 7u);
  DEF_x__h729 = DEF_ab__h764.get_bits_in_word8(0u,
					       1u,
					       1u) ? (((tUInt64)((tUInt8)((DEF_ab__h764.get_bits_in_word8(0u,
													  0u,
													  1u) ? 9223372036854775808llu : 0llu) >> 63u))) << 63u) | primExtract64(63u,
																						 71u,
																						 DEF_ab__h764,
																						 32u,
																						 70u,
																						 32u,
																						 8u) : DEF_in__h678;
  DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18.set_bits_in_word((tUInt8)(DEF_x__h729 >> 57u),
										2u,
										0u,
										7u).set_whole_word((tUInt32)(DEF_x__h729 >> 25u),
												   1u).set_whole_word((((tUInt32)(33554431u & DEF_x__h729)) << 7u) | (tUInt32)(DEF_ab__h764.get_bits_in_word8(0u,
																									      0u,
																									      7u)),
														      0u);
  INST_bsrap_bsrp_inFifo.METH_deq();
  INST_bsrap_bsrp_midFifo1.METH_enq(DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18);
}

void MOD_mkTbRightArithmeticPipelined::RL_bsrap_bsrp_shift2()
{
  tUInt8 DEF_bsrap_bsrp_midFifo1_first__6_BIT_0___d28;
  tUInt64 DEF_x__h5826;
  tUInt64 DEF_in__h5782;
  DEF_ab__h5853 = INST_bsrap_bsrp_midFifo1.METH_first();
  DEF_in__h5782 = primExtract64(64u, 71u, DEF_ab__h5853, 32u, 70u, 32u, 7u);
  DEF_bsrap_bsrp_midFifo1_first__6_BIT_0___d28 = DEF_ab__h5853.get_bits_in_word8(0u, 0u, 1u);
  DEF_x__h5826 = DEF_ab__h5853.get_bits_in_word8(0u,
						 2u,
						 1u) ? ((((tUInt64)((tUInt8)((DEF_bsrap_bsrp_midFifo1_first__6_BIT_0___d28 ? 9223372036854775808llu : 0llu) >> 63u))) << 63u) | (((tUInt64)(DEF_bsrap_bsrp_midFifo1_first__6_BIT_0___d28)) << 62u)) | primExtract64(62u,
																																    71u,
																																    DEF_ab__h5853,
																																    32u,
																																    70u,
																																    32u,
																																    9u) : DEF_in__h5782;
  DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36.set_bits_in_word((tUInt8)(DEF_x__h5826 >> 57u),
										2u,
										0u,
										7u).set_whole_word((tUInt32)(DEF_x__h5826 >> 25u),
												   1u).set_whole_word((((tUInt32)(33554431u & DEF_x__h5826)) << 7u) | (tUInt32)(DEF_ab__h5853.get_bits_in_word8(0u,
																										0u,
																										7u)),
														      0u);
  INST_bsrap_bsrp_midFifo1.METH_deq();
  INST_bsrap_bsrp_midFifo2.METH_enq(DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36);
}

void MOD_mkTbRightArithmeticPipelined::RL_bsrap_bsrp_shift3()
{
  tUInt8 DEF_bsrap_bsrp_midFifo2_first__4_BIT_0___d46;
  tUInt64 DEF_x__h10879;
  tUInt64 DEF_in__h10835;
  DEF_ab__h10906 = INST_bsrap_bsrp_midFifo2.METH_first();
  DEF_in__h10835 = primExtract64(64u, 71u, DEF_ab__h10906, 32u, 70u, 32u, 7u);
  DEF_bsrap_bsrp_midFifo2_first__4_BIT_0___d46 = DEF_ab__h10906.get_bits_in_word8(0u, 0u, 1u);
  DEF_x__h10879 = DEF_ab__h10906.get_bits_in_word8(0u,
						   3u,
						   1u) ? ((((((tUInt64)((tUInt8)((DEF_bsrap_bsrp_midFifo2_first__4_BIT_0___d46 ? 9223372036854775808llu : 0llu) >> 63u))) << 63u) | (((tUInt64)(DEF_bsrap_bsrp_midFifo2_first__4_BIT_0___d46)) << 62u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo2_first__4_BIT_0___d46)) << 61u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo2_first__4_BIT_0___d46)) << 60u)) | primExtract64(60u,
																																																		    71u,
																																																		    DEF_ab__h10906,
																																																		    32u,
																																																		    70u,
																																																		    32u,
																																																		    11u) : DEF_in__h10835;
  DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55.set_bits_in_word((tUInt8)(DEF_x__h10879 >> 57u),
										2u,
										0u,
										7u).set_whole_word((tUInt32)(DEF_x__h10879 >> 25u),
												   1u).set_whole_word((((tUInt32)(33554431u & DEF_x__h10879)) << 7u) | (tUInt32)(DEF_ab__h10906.get_bits_in_word8(0u,
																										  0u,
																										  7u)),
														      0u);
  INST_bsrap_bsrp_midFifo2.METH_deq();
  INST_bsrap_bsrp_midFifo3.METH_enq(DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55);
}

void MOD_mkTbRightArithmeticPipelined::RL_bsrap_bsrp_shift4()
{
  tUInt8 DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65;
  tUInt64 DEF_x__h15878;
  tUInt64 DEF_in__h15834;
  DEF_ab__h15905 = INST_bsrap_bsrp_midFifo3.METH_first();
  DEF_in__h15834 = primExtract64(64u, 71u, DEF_ab__h15905, 32u, 70u, 32u, 7u);
  DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65 = DEF_ab__h15905.get_bits_in_word8(0u, 0u, 1u);
  DEF_x__h15878 = DEF_ab__h15905.get_bits_in_word8(0u,
						   4u,
						   1u) ? ((((((((((tUInt64)((tUInt8)((DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65 ? 9223372036854775808llu : 0llu) >> 63u))) << 63u) | (((tUInt64)(DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65)) << 62u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65)) << 61u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65)) << 60u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65)) << 59u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65)) << 58u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65)) << 57u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo3_first__3_BIT_0___d65)) << 56u)) | primExtract64(56u,
																																																																																						71u,
																																																																																						DEF_ab__h15905,
																																																																																						32u,
																																																																																						70u,
																																																																																						32u,
																																																																																						15u) : DEF_in__h15834;
  DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76.set_bits_in_word((tUInt8)(DEF_x__h15878 >> 57u),
										2u,
										0u,
										7u).set_whole_word((tUInt32)(DEF_x__h15878 >> 25u),
												   1u).set_whole_word((((tUInt32)(33554431u & DEF_x__h15878)) << 7u) | (tUInt32)(DEF_ab__h15905.get_bits_in_word8(0u,
																										  0u,
																										  7u)),
														      0u);
  INST_bsrap_bsrp_midFifo3.METH_deq();
  INST_bsrap_bsrp_midFifo4.METH_enq(DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76);
}

void MOD_mkTbRightArithmeticPipelined::RL_bsrap_bsrp_shift5()
{
  tUInt8 DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86;
  tUInt64 DEF_x__h20769;
  tUInt64 DEF_in__h20725;
  DEF_ab__h20796 = INST_bsrap_bsrp_midFifo4.METH_first();
  DEF_in__h20725 = primExtract64(64u, 71u, DEF_ab__h20796, 32u, 70u, 32u, 7u);
  DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86 = DEF_ab__h20796.get_bits_in_word8(0u, 0u, 1u);
  DEF_x__h20769 = DEF_ab__h20796.get_bits_in_word8(0u,
						   5u,
						   1u) ? ((((((((((((((((((tUInt64)((tUInt8)((DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86 ? 9223372036854775808llu : 0llu) >> 63u))) << 63u) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 62u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 61u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 60u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 59u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 58u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 57u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 56u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 55u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 54u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 53u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 52u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 51u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 50u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 49u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo4_first__4_BIT_0___d86)) << 48u)) | primExtract64(48u,
																																																																																																																																																													71u,
																																																																																																																																																													DEF_ab__h20796,
																																																																																																																																																													32u,
																																																																																																																																																													70u,
																																																																																																																																																													32u,
																																																																																																																																																													23u) : DEF_in__h20725;
  DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101.set_bits_in_word((tUInt8)(DEF_x__h20769 >> 57u),
										 2u,
										 0u,
										 7u).set_whole_word((tUInt32)(DEF_x__h20769 >> 25u),
												    1u).set_whole_word((((tUInt32)(33554431u & DEF_x__h20769)) << 7u) | (tUInt32)(DEF_ab__h20796.get_bits_in_word8(0u,
																										   0u,
																										   7u)),
														       0u);
  INST_bsrap_bsrp_midFifo4.METH_deq();
  INST_bsrap_bsrp_midFifo5.METH_enq(DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101);
}

void MOD_mkTbRightArithmeticPipelined::RL_bsrap_bsrp_shift6()
{
  tUInt8 DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111;
  tUInt64 DEF_x__h25442;
  tUInt64 DEF_in__h25398;
  DEF_ab__h25469 = INST_bsrap_bsrp_midFifo5.METH_first();
  DEF_in__h25398 = primExtract64(64u, 71u, DEF_ab__h25469, 32u, 70u, 32u, 7u);
  DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111 = DEF_ab__h25469.get_bits_in_word8(0u, 0u, 1u);
  DEF_x__h25442 = DEF_ab__h25469.get_bits_in_word8(0u,
						   6u,
						   1u) ? ((((((((((((((((((((((((((((((((((tUInt64)((tUInt8)((DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111 ? 9223372036854775808llu : 0llu) >> 63u))) << 63u) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 62u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 61u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 60u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 59u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 58u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 57u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 56u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 55u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 54u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 53u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 52u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 51u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 50u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 49u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 48u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 47u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 46u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 45u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 44u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 43u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 42u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 41u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 40u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 39u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 38u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 37u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 36u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 35u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 34u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 33u)) | (((tUInt64)(DEF_bsrap_bsrp_midFifo5_first__09_BIT_0___d111)) << 32u)) | (tUInt64)(primExtract32(32u,
																																																																																																																																																																																																																																																																																																																				  71u,
																																																																																																																																																																																																																																																																																																																				  DEF_ab__h25469,
																																																																																																																																																																																																																																																																																																																				  32u,
																																																																																																																																																																																																																																																																																																																				  70u,
																																																																																																																																																																																																																																																																																																																				  32u,
																																																																																																																																																																																																																																																																																																																				  39u)) : DEF_in__h25398;
  DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134.set_bits_in_word((tUInt8)(DEF_x__h25442 >> 57u),
										 2u,
										 0u,
										 7u).set_whole_word((tUInt32)(DEF_x__h25442 >> 25u),
												    1u).set_whole_word((((tUInt32)(33554431u & DEF_x__h25442)) << 7u) | (tUInt32)(DEF_ab__h25469.get_bits_in_word8(0u,
																										   0u,
																										   7u)),
														       0u);
  INST_bsrap_bsrp_midFifo5.METH_deq();
  INST_bsrap_bsrp_outFifo.METH_enq(DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134);
}

void MOD_mkTbRightArithmeticPipelined::RL_randomVal_initialize()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    setSeed(3735928559llu);
  INST_randomVal_init.METH_write((tUInt8)1u);
}

void MOD_mkTbRightArithmeticPipelined::RL_randomShift_initialize()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    setSeed(3405691582llu);
  INST_randomShift_init.METH_write((tUInt8)1u);
}

void MOD_mkTbRightArithmeticPipelined::RL_test_request()
{
  tUInt32 DEF_x__h30718;
  tUInt8 DEF_x__h30684;
  tUInt8 DEF_x__h30643;
  DEF_x__h30737 = INST_input_cycle.METH_read();
  DEF_x__h30718 = DEF_x__h30737 + 1u;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_TASK_getRandom___d147 = getRandom();
  DEF_x__h30684 = (tUInt8)(DEF_TASK_getRandom___d147 >> 63u);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_x__h30471 = getRandom();
  DEF_x__h30643 = (tUInt8)((tUInt8)63u & DEF_x__h30471);
  DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150.set_bits_in_word((tUInt8)(DEF_TASK_getRandom___d147 >> 58u),
										 2u,
										 0u,
										 6u).set_whole_word((tUInt32)(DEF_TASK_getRandom___d147 >> 26u),
												    1u).set_whole_word((((tUInt32)(67108863u & DEF_TASK_getRandom___d147)) << 6u) | (tUInt32)(DEF_x__h30643),
														       0u);
  DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152.set_bits_in_word((tUInt8)(DEF_TASK_getRandom___d147 >> 57u),
										 2u,
										 0u,
										 7u).set_whole_word((tUInt32)(DEF_TASK_getRandom___d147 >> 25u),
												    1u).set_whole_word(((((tUInt32)(33554431u & DEF_TASK_getRandom___d147)) << 7u) | (((tUInt32)(DEF_x__h30643)) << 1u)) | (tUInt32)(DEF_x__h30684),
														       0u);
  INST_valFifo.METH_enq(DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150);
  INST_bsrap_bsrp_inFifo.METH_enq(DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152);
  INST_input_cycle.METH_write(DEF_x__h30718);
}

void MOD_mkTbRightArithmeticPipelined::RL_test_response()
{
  tUInt32 DEF_x__h31125;
  tUInt32 DEF_x__h30977;
  tUInt8 DEF_output_cycle_54_EQ_128_55_AND_correct_60_EQ_12_ETC___d162;
  tUInt8 DEF_output_cycle_54_EQ_128_55_AND_NOT_correct_60_E_ETC___d164;
  tUInt8 DEF_NOT_output_cycle_54_EQ_128_55_65_AND_bsrap_bsr_ETC___d173;
  tUInt8 DEF_NOT_output_cycle_54_EQ_128_55___d165;
  tUInt8 DEF_NOT_output_cycle_54_EQ_128_55_65_AND_NOT_bsrap_ETC___d176;
  tUInt8 DEF_correct_60_EQ_128___d161;
  tUInt64 DEF_trueResult__h30893;
  tUInt8 DEF_valFifo_first__68_BITS_5_TO_0___d170;
  tUInt64 DEF_val__h30890;
  tUInt64 DEF_v__h30812;
  tUInt32 DEF_x__h30987;
  tUInt8 DEF_bsrap_bsrp_outFifo_first__66_BITS_70_TO_7_67_E_ETC___d172;
  DEF_x__h31129 = INST_output_cycle.METH_read();
  DEF_x__h30987 = INST_correct.METH_read();
  DEF_ab__h30856 = INST_bsrap_bsrp_outFifo.METH_first();
  DEF_ab__h30909 = INST_valFifo.METH_first();
  DEF_v__h30812 = primExtract64(64u, 71u, DEF_ab__h30856, 32u, 70u, 32u, 7u);
  DEF_val__h30890 = primExtract64(64u, 70u, DEF_ab__h30909, 32u, 69u, 32u, 6u);
  DEF_valFifo_first__68_BITS_5_TO_0___d170 = DEF_ab__h30909.get_bits_in_word8(0u, 0u, 6u);
  DEF_trueResult__h30893 = primShiftRA64(64u,
					 64u,
					 (tUInt64)(DEF_val__h30890),
					 6u,
					 (tUInt8)(DEF_valFifo_first__68_BITS_5_TO_0___d170));
  DEF_bsrap_bsrp_outFifo_first__66_BITS_70_TO_7_67_E_ETC___d172 = DEF_v__h30812 == DEF_trueResult__h30893;
  DEF_correct_60_EQ_128___d161 = DEF_x__h30987 == 128u;
  DEF_output_cycle_54_EQ_128___d155 = DEF_x__h31129 == 128u;
  DEF_NOT_output_cycle_54_EQ_128_55___d165 = !DEF_output_cycle_54_EQ_128___d155;
  DEF_NOT_output_cycle_54_EQ_128_55_65_AND_NOT_bsrap_ETC___d176 = DEF_NOT_output_cycle_54_EQ_128_55___d165 && !DEF_bsrap_bsrp_outFifo_first__66_BITS_70_TO_7_67_E_ETC___d172;
  DEF_NOT_output_cycle_54_EQ_128_55_65_AND_bsrap_bsr_ETC___d173 = DEF_NOT_output_cycle_54_EQ_128_55___d165 && DEF_bsrap_bsrp_outFifo_first__66_BITS_70_TO_7_67_E_ETC___d172;
  DEF_output_cycle_54_EQ_128_55_AND_NOT_correct_60_E_ETC___d164 = DEF_output_cycle_54_EQ_128___d155 && !DEF_correct_60_EQ_128___d161;
  DEF_output_cycle_54_EQ_128_55_AND_correct_60_EQ_12_ETC___d162 = DEF_output_cycle_54_EQ_128___d155 && DEF_correct_60_EQ_128___d161;
  DEF_x__h30977 = DEF_x__h30987 + 1u;
  DEF_x__h31125 = DEF_x__h31129 + 1u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_output_cycle_54_EQ_128_55_AND_correct_60_EQ_12_ETC___d162)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_output_cycle_54_EQ_128_55_AND_correct_60_EQ_12_ETC___d162)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_output_cycle_54_EQ_128_55_AND_NOT_correct_60_E_ETC___d164)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_2, DEF_x__h30987, DEF_x__h31129);
    if (DEF_output_cycle_54_EQ_128_55_AND_NOT_correct_60_E_ETC___d164)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_output_cycle_54_EQ_128_55___d165)
    INST_bsrap_bsrp_outFifo.METH_deq();
  if (DEF_NOT_output_cycle_54_EQ_128_55_65_AND_bsrap_bsr_ETC___d173)
    INST_correct.METH_write(DEF_x__h30977);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_output_cycle_54_EQ_128_55_65_AND_NOT_bsrap_ETC___d176)
      dollar_display(sim_hdl,
		     this,
		     "s,64,6,64,64",
		     &__str_literal_3,
		     DEF_val__h30890,
		     DEF_valFifo_first__68_BITS_5_TO_0___d170,
		     DEF_v__h30812,
		     DEF_trueResult__h30893);
    if (DEF_NOT_output_cycle_54_EQ_128_55_65_AND_NOT_bsrap_ETC___d176)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_output_cycle_54_EQ_128_55___d165)
    INST_valFifo.METH_deq();
  if (DEF_NOT_output_cycle_54_EQ_128_55___d165)
    INST_output_cycle.METH_write(DEF_x__h31125);
}


/* Methods */


/* Reset routines */

void MOD_mkTbRightArithmeticPipelined::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_valFifo.reset_RST(ARG_rst_in);
  INST_randomVal_init.reset_RST(ARG_rst_in);
  INST_randomShift_init.reset_RST(ARG_rst_in);
  INST_output_cycle.reset_RST(ARG_rst_in);
  INST_input_cycle.reset_RST(ARG_rst_in);
  INST_correct.reset_RST(ARG_rst_in);
  INST_bsrap_bsrp_outFifo.reset_RST(ARG_rst_in);
  INST_bsrap_bsrp_midFifo5.reset_RST(ARG_rst_in);
  INST_bsrap_bsrp_midFifo4.reset_RST(ARG_rst_in);
  INST_bsrap_bsrp_midFifo3.reset_RST(ARG_rst_in);
  INST_bsrap_bsrp_midFifo2.reset_RST(ARG_rst_in);
  INST_bsrap_bsrp_midFifo1.reset_RST(ARG_rst_in);
  INST_bsrap_bsrp_inFifo.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbRightArithmeticPipelined::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbRightArithmeticPipelined::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_bsrap_bsrp_inFifo.dump_state(indent + 2u);
  INST_bsrap_bsrp_midFifo1.dump_state(indent + 2u);
  INST_bsrap_bsrp_midFifo2.dump_state(indent + 2u);
  INST_bsrap_bsrp_midFifo3.dump_state(indent + 2u);
  INST_bsrap_bsrp_midFifo4.dump_state(indent + 2u);
  INST_bsrap_bsrp_midFifo5.dump_state(indent + 2u);
  INST_bsrap_bsrp_outFifo.dump_state(indent + 2u);
  INST_correct.dump_state(indent + 2u);
  INST_input_cycle.dump_state(indent + 2u);
  INST_output_cycle.dump_state(indent + 2u);
  INST_randomShift_init.dump_state(indent + 2u);
  INST_randomVal_init.dump_state(indent + 2u);
  INST_valFifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbRightArithmeticPipelined::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 35u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134", 71u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_getRandom___d147", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h10906", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h15905", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h20796", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h25469", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h30856", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h30909", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h5853", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h764", 71u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "output_cycle_54_EQ_128___d155", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h30471", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h30737", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h31129", 32u);
  num = INST_bsrap_bsrp_inFifo.dump_VCD_defs(num);
  num = INST_bsrap_bsrp_midFifo1.dump_VCD_defs(num);
  num = INST_bsrap_bsrp_midFifo2.dump_VCD_defs(num);
  num = INST_bsrap_bsrp_midFifo3.dump_VCD_defs(num);
  num = INST_bsrap_bsrp_midFifo4.dump_VCD_defs(num);
  num = INST_bsrap_bsrp_midFifo5.dump_VCD_defs(num);
  num = INST_bsrap_bsrp_outFifo.dump_VCD_defs(num);
  num = INST_correct.dump_VCD_defs(num);
  num = INST_input_cycle.dump_VCD_defs(num);
  num = INST_output_cycle.dump_VCD_defs(num);
  num = INST_randomShift_init.dump_VCD_defs(num);
  num = INST_randomVal_init.dump_VCD_defs(num);
  num = INST_valFifo.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbRightArithmeticPipelined::dump_VCD(tVCDDumpType dt,
						unsigned int levels,
						MOD_mkTbRightArithmeticPipelined &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbRightArithmeticPipelined::vcd_defs(tVCDDumpType dt,
						MOD_mkTbRightArithmeticPipelined &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 71u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18) != DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18, 71u);
	backing.DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18 = DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18;
      }
      ++num;
      if ((backing.DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36) != DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36, 71u);
	backing.DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36 = DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36;
      }
      ++num;
      if ((backing.DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55) != DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55, 71u);
	backing.DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55 = DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55;
      }
      ++num;
      if ((backing.DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76) != DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76, 71u);
	backing.DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76 = DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76;
      }
      ++num;
      if ((backing.DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101) != DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101, 71u);
	backing.DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101 = DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101;
      }
      ++num;
      if ((backing.DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134) != DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134, 71u);
	backing.DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134 = DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150) != DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150, 70u);
	backing.DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150 = DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150;
      }
      ++num;
      if ((backing.DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152) != DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152, 71u);
	backing.DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152 = DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152;
      }
      ++num;
      if ((backing.DEF_TASK_getRandom___d147) != DEF_TASK_getRandom___d147)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_getRandom___d147, 64u);
	backing.DEF_TASK_getRandom___d147 = DEF_TASK_getRandom___d147;
      }
      ++num;
      if ((backing.DEF_ab__h10906) != DEF_ab__h10906)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h10906, 71u);
	backing.DEF_ab__h10906 = DEF_ab__h10906;
      }
      ++num;
      if ((backing.DEF_ab__h15905) != DEF_ab__h15905)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h15905, 71u);
	backing.DEF_ab__h15905 = DEF_ab__h15905;
      }
      ++num;
      if ((backing.DEF_ab__h20796) != DEF_ab__h20796)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h20796, 71u);
	backing.DEF_ab__h20796 = DEF_ab__h20796;
      }
      ++num;
      if ((backing.DEF_ab__h25469) != DEF_ab__h25469)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h25469, 71u);
	backing.DEF_ab__h25469 = DEF_ab__h25469;
      }
      ++num;
      if ((backing.DEF_ab__h30856) != DEF_ab__h30856)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h30856, 71u);
	backing.DEF_ab__h30856 = DEF_ab__h30856;
      }
      ++num;
      if ((backing.DEF_ab__h30909) != DEF_ab__h30909)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h30909, 70u);
	backing.DEF_ab__h30909 = DEF_ab__h30909;
      }
      ++num;
      if ((backing.DEF_ab__h5853) != DEF_ab__h5853)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h5853, 71u);
	backing.DEF_ab__h5853 = DEF_ab__h5853;
      }
      ++num;
      if ((backing.DEF_ab__h764) != DEF_ab__h764)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h764, 71u);
	backing.DEF_ab__h764 = DEF_ab__h764;
      }
      ++num;
      if ((backing.DEF_output_cycle_54_EQ_128___d155) != DEF_output_cycle_54_EQ_128___d155)
      {
	vcd_write_val(sim_hdl, num, DEF_output_cycle_54_EQ_128___d155, 1u);
	backing.DEF_output_cycle_54_EQ_128___d155 = DEF_output_cycle_54_EQ_128___d155;
      }
      ++num;
      if ((backing.DEF_x__h30471) != DEF_x__h30471)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h30471, 64u);
	backing.DEF_x__h30471 = DEF_x__h30471;
      }
      ++num;
      if ((backing.DEF_x__h30737) != DEF_x__h30737)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h30737, 32u);
	backing.DEF_x__h30737 = DEF_x__h30737;
      }
      ++num;
      if ((backing.DEF_x__h31129) != DEF_x__h31129)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h31129, 32u);
	backing.DEF_x__h31129 = DEF_x__h31129;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18, 71u);
      backing.DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18 = DEF_IF_bsrap_bsrp_inFifo_first_BIT_1_THEN_IF_bsrap_ETC___d18;
      vcd_write_val(sim_hdl, num++, DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36, 71u);
      backing.DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36 = DEF_IF_bsrap_bsrp_midFifo1_first__6_BIT_2_7_THEN_I_ETC___d36;
      vcd_write_val(sim_hdl, num++, DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55, 71u);
      backing.DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55 = DEF_IF_bsrap_bsrp_midFifo2_first__4_BIT_3_5_THEN_I_ETC___d55;
      vcd_write_val(sim_hdl, num++, DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76, 71u);
      backing.DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76 = DEF_IF_bsrap_bsrp_midFifo3_first__3_BIT_4_4_THEN_I_ETC___d76;
      vcd_write_val(sim_hdl, num++, DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101, 71u);
      backing.DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101 = DEF_IF_bsrap_bsrp_midFifo4_first__4_BIT_5_5_THEN_I_ETC___d101;
      vcd_write_val(sim_hdl, num++, DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134, 71u);
      backing.DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134 = DEF_IF_bsrap_bsrp_midFifo5_first__09_BIT_6_10_THEN_ETC___d134;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150, 70u);
      backing.DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150 = DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d150;
      vcd_write_val(sim_hdl, num++, DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152, 71u);
      backing.DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152 = DEF_TASK_getRandom_47_CONCAT_TASK_getRandom_48_BIT_ETC___d152;
      vcd_write_val(sim_hdl, num++, DEF_TASK_getRandom___d147, 64u);
      backing.DEF_TASK_getRandom___d147 = DEF_TASK_getRandom___d147;
      vcd_write_val(sim_hdl, num++, DEF_ab__h10906, 71u);
      backing.DEF_ab__h10906 = DEF_ab__h10906;
      vcd_write_val(sim_hdl, num++, DEF_ab__h15905, 71u);
      backing.DEF_ab__h15905 = DEF_ab__h15905;
      vcd_write_val(sim_hdl, num++, DEF_ab__h20796, 71u);
      backing.DEF_ab__h20796 = DEF_ab__h20796;
      vcd_write_val(sim_hdl, num++, DEF_ab__h25469, 71u);
      backing.DEF_ab__h25469 = DEF_ab__h25469;
      vcd_write_val(sim_hdl, num++, DEF_ab__h30856, 71u);
      backing.DEF_ab__h30856 = DEF_ab__h30856;
      vcd_write_val(sim_hdl, num++, DEF_ab__h30909, 70u);
      backing.DEF_ab__h30909 = DEF_ab__h30909;
      vcd_write_val(sim_hdl, num++, DEF_ab__h5853, 71u);
      backing.DEF_ab__h5853 = DEF_ab__h5853;
      vcd_write_val(sim_hdl, num++, DEF_ab__h764, 71u);
      backing.DEF_ab__h764 = DEF_ab__h764;
      vcd_write_val(sim_hdl, num++, DEF_output_cycle_54_EQ_128___d155, 1u);
      backing.DEF_output_cycle_54_EQ_128___d155 = DEF_output_cycle_54_EQ_128___d155;
      vcd_write_val(sim_hdl, num++, DEF_x__h30471, 64u);
      backing.DEF_x__h30471 = DEF_x__h30471;
      vcd_write_val(sim_hdl, num++, DEF_x__h30737, 32u);
      backing.DEF_x__h30737 = DEF_x__h30737;
      vcd_write_val(sim_hdl, num++, DEF_x__h31129, 32u);
      backing.DEF_x__h31129 = DEF_x__h31129;
    }
}

void MOD_mkTbRightArithmeticPipelined::vcd_prims(tVCDDumpType dt,
						 MOD_mkTbRightArithmeticPipelined &backing)
{
  INST_bsrap_bsrp_inFifo.dump_VCD(dt, backing.INST_bsrap_bsrp_inFifo);
  INST_bsrap_bsrp_midFifo1.dump_VCD(dt, backing.INST_bsrap_bsrp_midFifo1);
  INST_bsrap_bsrp_midFifo2.dump_VCD(dt, backing.INST_bsrap_bsrp_midFifo2);
  INST_bsrap_bsrp_midFifo3.dump_VCD(dt, backing.INST_bsrap_bsrp_midFifo3);
  INST_bsrap_bsrp_midFifo4.dump_VCD(dt, backing.INST_bsrap_bsrp_midFifo4);
  INST_bsrap_bsrp_midFifo5.dump_VCD(dt, backing.INST_bsrap_bsrp_midFifo5);
  INST_bsrap_bsrp_outFifo.dump_VCD(dt, backing.INST_bsrap_bsrp_outFifo);
  INST_correct.dump_VCD(dt, backing.INST_correct);
  INST_input_cycle.dump_VCD(dt, backing.INST_input_cycle);
  INST_output_cycle.dump_VCD(dt, backing.INST_output_cycle);
  INST_randomShift_init.dump_VCD(dt, backing.INST_randomShift_init);
  INST_randomVal_init.dump_VCD(dt, backing.INST_randomVal_init);
  INST_valFifo.dump_VCD(dt, backing.INST_valFifo);
}
