
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=otbn_decoder><h1 id="entity-otbn_decoder">Entity: otbn_decoder</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 815 130"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="105,0 120,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="480" height="110" fill="black" x="120" y="15"></rect><rect id="SvgjsRect1007" width="476" height="105" fill="#fdfd96" x="122" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="100" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="100" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="135" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="135" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="105" y1="30" x2="120" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="100" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="100" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="135" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="135" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="105" y1="50" x2="120" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="100" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="100" svgjs:data="{&quot;newLined&quot;:true}">   [31:0] </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="135" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="135" svgjs:data="{&quot;newLined&quot;:true}">   insn_fetch_resp_data_i </tspan></text><line id="SvgjsLine1022" x1="105" y1="70" x2="120" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="100" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="100" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="135" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="135" svgjs:data="{&quot;newLined&quot;:true}">   insn_fetch_resp_valid_i </tspan></text><line id="SvgjsLine1027" x1="105" y1="90" x2="120" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="620" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="620" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="585" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="585" svgjs:data="{&quot;newLined&quot;:true}">   insn_valid_o </tspan></text><line id="SvgjsLine1032" x1="600" y1="30" x2="615" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="620" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="620" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="585" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="585" svgjs:data="{&quot;newLined&quot;:true}">   insn_illegal_o </tspan></text><line id="SvgjsLine1037" x1="600" y1="50" x2="615" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="620" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="620" svgjs:data="{&quot;newLined&quot;:true}">   insn_dec_base_t </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="585" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="585" svgjs:data="{&quot;newLined&quot;:true}">   insn_dec_base_o </tspan></text><line id="SvgjsLine1042" x1="600" y1="70" x2="615" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="620" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="620" svgjs:data="{&quot;newLined&quot;:true}">   insn_dec_bignum_t </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="585" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="585" svgjs:data="{&quot;newLined&quot;:true}">   insn_dec_bignum_o </tspan></text><line id="SvgjsLine1047" x1="600" y1="90" x2="615" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="620" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="620" svgjs:data="{&quot;newLined&quot;:true}">   insn_dec_shared_t </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="585" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="585" svgjs:data="{&quot;newLined&quot;:true}">   insn_dec_shared_o </tspan></text><line id="SvgjsLine1052" x1="600" y1="110" x2="615" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0</p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td>For assertions only.</td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>insn_fetch_resp_data_i</td>
<td>input</td>
<td>[31:0]</td>
<td>instruction data to be decoded</td>
</tr>
<tr>
<td>insn_fetch_resp_valid_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>insn_valid_o</td>
<td>output</td>
<td></td>
<td>Decoded instruction</td>
</tr>
<tr>
<td>insn_illegal_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>insn_dec_base_o</td>
<td>output</td>
<td>insn_dec_base_t</td>
<td></td>
</tr>
<tr>
<td>insn_dec_bignum_o</td>
<td>output</td>
<td>insn_dec_bignum_t</td>
<td></td>
</tr>
<tr>
<td>insn_dec_shared_o</td>
<td>output</td>
<td>insn_dec_shared_t</td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>illegal_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_we_base</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_we_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>insn</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>insn_alu</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>insn_rs1</td>
<td>logic [4:0]</td>
<td>Source/Destination register instruction index</td>
</tr>
<tr>
<td>insn_rs2</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>insn_rd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>opcode</td>
<td>insn_opcode_e</td>
<td></td>
</tr>
<tr>
<td>opcode_alu</td>
<td>insn_opcode_e</td>
<td></td>
</tr>
<tr>
<td>unused_insn_alu_bits</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imm_b_mux_sel_base</td>
<td>imm_b_sel_base_e</td>
<td>immediate selection for operand b in base ISA</td>
</tr>
<tr>
<td>shift_amt_mux_sel_bignum</td>
<td>shamt_sel_bignum_e</td>
<td>shift amount selection in bignum ISA</td>
</tr>
<tr>
<td>imm_i_type_base</td>
<td>logic [31:0]</td>
<td>Immediates from RV32I encoding</td>
</tr>
<tr>
<td>imm_s_type_base</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>imm_b_type_base</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>imm_u_type_base</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>imm_j_type_base</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>imm_l_type_base</td>
<td>logic [31:0]</td>
<td>Immediates specific to OTBN encoding</td>
</tr>
<tr>
<td>imm_x_type_base</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>alu_operator_base</td>
<td>alu_op_base_e</td>
<td>ALU operation selection for base ISA</td>
</tr>
<tr>
<td>alu_operator_bignum</td>
<td>alu_op_bignum_e</td>
<td>ALU operation selection for bignum ISA</td>
</tr>
<tr>
<td>alu_op_a_mux_sel_base</td>
<td>op_a_sel_e</td>
<td>operand a selection for base ISA: reg value, PC or zero</td>
</tr>
<tr>
<td>alu_op_b_mux_sel_base</td>
<td>op_b_sel_e</td>
<td>operand b selection for base ISA: reg value or immediate</td>
</tr>
<tr>
<td>alu_op_b_mux_sel_bignum</td>
<td>op_b_sel_e</td>
<td>operand b selection for bignum ISA: reg value or immediate</td>
</tr>
<tr>
<td>comparison_operator_base</td>
<td>comparison_op_base_e</td>
<td></td>
</tr>
<tr>
<td>mac_op_a_qw_sel_bignum</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>mac_op_b_qw_sel_bignum</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>mac_wr_hw_sel_upper_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mac_pre_acc_shift_bignum</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>mac_zero_acc_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mac_shift_out_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mac_en_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_ren_a_base</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_ren_b_base</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_ren_a_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_ren_b_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_a_indirect_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_b_indirect_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>rf_d_indirect_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imm_i_type_bignum</td>
<td>logic [WLEN-1:0]</td>
<td></td>
</tr>
<tr>
<td>shift_amt_a_type_bignum</td>
<td>logic [$clog2(WLEN)-1:0]</td>
<td>Shift amount for ALU instructions other than BN.RSHI</td>
</tr>
<tr>
<td>shift_amt_s_type_bignum</td>
<td>logic [$clog2(WLEN)-1:0]</td>
<td>Shift amount for BN.RSHI</td>
</tr>
<tr>
<td>alu_shift_right_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alu_flag_group_bignum</td>
<td>flag_group_t</td>
<td></td>
</tr>
<tr>
<td>alu_sel_flag_bignum</td>
<td>flag_e</td>
<td></td>
</tr>
<tr>
<td>alu_flag_en_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mac_flag_en_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>insn_subset</td>
<td>insn_subset_e</td>
<td></td>
</tr>
<tr>
<td>rf_wdata_sel_base</td>
<td>rf_wd_sel_e</td>
<td></td>
</tr>
<tr>
<td>rf_wdata_sel_bignum</td>
<td>rf_wd_sel_e</td>
<td></td>
</tr>
<tr>
<td>loop_bodysize_base</td>
<td>logic [11:0]</td>
<td></td>
</tr>
<tr>
<td>loop_immediate_base</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>d_inc_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>a_inc_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>a_wlen_word_inc_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>b_inc_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>sel_insn_bignum</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ecall_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ld_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>st_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>branch_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>jump_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>loop_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ispr_rd_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ispr_wr_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ispr_rs_insn</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>imm_b_base</td>
<td>logic [31:0]</td>
<td>Reduced main ALU immediate MUX for Operand B</td>
</tr>
<tr>
<td>alu_shift_amt_bignum</td>
<td>logic [$clog2(WLEN)-1:0]</td>
<td></td>
</tr>
<tr>
<td>unused_clk</td>
<td>logic</td>
<td>clk_i and rst_ni are only used by assertions</td>
</tr>
<tr>
<td>unused_rst_n</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>immediate_b_mux: (  )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><br><br><br><br><br><br>