// Seed: 3859236613
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
  wire id_3;
  wand id_4;
  genvar id_5;
  tri id_6, id_7, id_8;
  logic [7:0] id_9, id_10;
  assign id_3 = id_9[(1'b0)];
  assign id_5 = {0};
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri1 id_6
);
  assign id_5 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
