Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:20:49 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/16bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.560ns  (logic 4.636ns (31.837%)  route 9.925ns (68.163%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           1.967     2.905    a_IBUF[1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.029 r  s_OBUF[4]_inst_i_3/O
                         net (fo=3, routed)           0.805     3.834    s_OBUF[4]_inst_i_3_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I2_O)        0.124     3.958 r  s_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.818     4.776    s_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124     4.900 r  s_OBUF[8]_inst_i_3/O
                         net (fo=3, routed)           0.818     5.718    s_OBUF[8]_inst_i_3_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.124     5.842 r  s_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.849     6.691    s_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124     6.815 r  s_OBUF[12]_inst_i_3/O
                         net (fo=3, routed)           0.818     7.633    s_OBUF[12]_inst_i_3_n_0
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.124     7.757 r  s_OBUF[14]_inst_i_3/O
                         net (fo=3, routed)           0.818     8.575    s_OBUF[14]_inst_i_3_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I1_O)        0.124     8.699 r  s_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.729     9.428    s_OBUF[15]_inst_i_3_n_0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     9.552 r  s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.303    11.855    s_OBUF[15]
    T10                  OBUF (Prop_obuf_I_O)         2.705    14.560 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.560    s[15]
    T10                                                               r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------




