// Seed: 1518782328
module module_0 (
    output supply0 id_0
);
  assign id_0 = 1;
  wire id_2;
  logic [7:0] id_3, id_4;
  wire id_5;
  logic [7:0] id_6 = id_4;
  logic [7:0] id_7;
  wire id_8, id_9;
  wire id_10;
  assign id_4 = id_7[1];
  assign module_1.type_5 = 0;
  assign id_0 = 1'b0;
  wor  id_11 = 1;
  wire id_12;
  wire id_13, id_14;
  wire id_15;
  assign id_14 = id_13;
  supply1 id_16 = 1'd0;
  specify
    (id_17 => id_18) = (1, id_4[1'b0]);
    (id_19 => id_20) = (1, id_19);
  endspecify
  wire id_21;
  wire id_22;
  always_ff $display;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output tri id_2,
    output tri0 id_3,
    output tri1 id_4
    , id_16,
    input supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    inout wor id_11,
    input wire id_12,
    output supply1 id_13,
    output tri0 id_14
);
  tri0 id_17;
  wire id_18;
  for (id_19 = 1; 1; id_16 = id_5) assign id_17 = id_17;
  assign id_17 = id_7 - id_7 || 1;
  supply1 id_20, id_21;
  assign id_16 = id_16;
  assign {$display(1, 1'b0)} = 1 - id_21;
  assign id_4 = id_1;
  module_0 modCall_1 (id_21);
  assign id_9 = id_20;
  wire id_22, id_23, id_24, id_25;
endmodule
