-- VHDL test case input
record 
    dummy : string; 
end record
