

================================================================
== Vivado HLS Report for 'eth_dest_filter'
================================================================
* Date:           Sun Jun 17 22:51:19 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        eth_dest_filter
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.91|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      32|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      27|
|Register             |        -|      -|      200|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      200|      59|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op29_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op31_write_state3    |    and   |      0|  0|   2|           1|           1|
    |inFPGA_fu_117_p2                  |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  32|          38|          39|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |stream_in_V_blk_n           |   9|          2|    1|          2|
    |stream_out_network_V_blk_n  |   9|          2|    1|          2|
    |stream_out_switch_V_blk_n   |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  27|          6|    3|          6|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |inFPGA_reg_142               |   1|   0|    1|          0|
    |mac_addr_read_reg_122        |  32|   0|   32|          0|
    |tmp22_reg_131                |  81|   0|   81|          0|
    |tmp22_reg_131_pp0_iter1_reg  |  81|   0|   81|          0|
    |tmp_reg_127                  |   1|   0|    1|          0|
    |tmp_reg_127_pp0_iter1_reg    |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 200|   0|  200|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+--------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+-----------------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_none |    eth_dest_filter   | return value |
|ap_rst                       |  in |    1| ap_ctrl_none |    eth_dest_filter   | return value |
|mac_table_V_address0         | out |    8|   ap_memory  |      mac_table_V     |     array    |
|mac_table_V_ce0              | out |    1|   ap_memory  |      mac_table_V     |     array    |
|mac_table_V_q0               |  in |   32|   ap_memory  |      mac_table_V     |     array    |
|mac_addr                     |  in |   32|    ap_none   |       mac_addr       |    scalar    |
|stream_in_V_dout             |  in |   81|    ap_fifo   |      stream_in_V     |    pointer   |
|stream_in_V_empty_n          |  in |    1|    ap_fifo   |      stream_in_V     |    pointer   |
|stream_in_V_read             | out |    1|    ap_fifo   |      stream_in_V     |    pointer   |
|stream_out_switch_V_din      | out |   81|    ap_fifo   |  stream_out_switch_V |    pointer   |
|stream_out_switch_V_full_n   |  in |    1|    ap_fifo   |  stream_out_switch_V |    pointer   |
|stream_out_switch_V_write    | out |    1|    ap_fifo   |  stream_out_switch_V |    pointer   |
|stream_out_network_V_din     | out |   81|    ap_fifo   | stream_out_network_V |    pointer   |
|stream_out_network_V_full_n  |  in |    1|    ap_fifo   | stream_out_network_V |    pointer   |
|stream_out_network_V_write   | out |    1|    ap_fifo   | stream_out_network_V |    pointer   |
+-----------------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mac_addr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mac_addr)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %stream_in_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge" [../hlsSources/srcs/eth_dest_filter.cpp:43]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp22 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %stream_in_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_tdest_V = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp22, i32 65, i32 72)" [../hlsSources/srcs/eth_dest_filter.cpp:8->../hlsSources/srcs/eth_dest_filter.cpp:44]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %tmp_tdest_V to i64" [../hlsSources/srcs/eth_dest_filter.cpp:45]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mac_table_V_addr = getelementptr [256 x i32]* %mac_table_V, i64 0, i64 %tmp_2" [../hlsSources/srcs/eth_dest_filter.cpp:45]
ST_1 : Operation 11 [2/2] (1.77ns)   --->   "%mac_addr_in = load i32* %mac_table_V_addr, align 4" [../hlsSources/srcs/eth_dest_filter.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

 <State 2> : 2.91ns
ST_2 : Operation 12 [1/2] (1.77ns)   --->   "%mac_addr_in = load i32* %mac_table_V_addr, align 4" [../hlsSources/srcs/eth_dest_filter.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 13 [1/1] (1.14ns)   --->   "%inFPGA = icmp eq i32 %mac_addr_in, %mac_addr_read" [../hlsSources/srcs/eth_dest_filter.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %inFPGA, label %2, label %3" [../hlsSources/srcs/eth_dest_filter.cpp:48]

 <State 3> : 0.00ns
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %stream_out_network_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %stream_out_switch_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %stream_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_out_network_V), !map !35"
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_out_switch_V), !map !48"
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_in_V), !map !61"
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %mac_table_V), !map !74"
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mac_addr), !map !80"
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @eth_dest_filter_str) nounwind"
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_in_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_out_switch_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_out_network_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../hlsSources/srcs/eth_dest_filter.cpp:33]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../hlsSources/srcs/eth_dest_filter.cpp:34]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_network_V, i81 %tmp22)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %4"
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_switch_V, i81 %tmp22)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %4" [../hlsSources/srcs/eth_dest_filter.cpp:50]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../hlsSources/srcs/eth_dest_filter.cpp:54]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [../hlsSources/srcs/eth_dest_filter.cpp:57]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ mac_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_switch_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_network_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mac_addr_read    (read         ) [ 0110]
tmp              (nbreadreq    ) [ 0111]
StgValue_6       (br           ) [ 0000]
tmp22            (read         ) [ 0111]
tmp_tdest_V      (partselect   ) [ 0000]
tmp_2            (zext         ) [ 0000]
mac_table_V_addr (getelementptr) [ 0110]
mac_addr_in      (load         ) [ 0000]
inFPGA           (icmp         ) [ 0101]
StgValue_14      (br           ) [ 0000]
StgValue_15      (specinterface) [ 0000]
StgValue_16      (specinterface) [ 0000]
StgValue_17      (specinterface) [ 0000]
StgValue_18      (specbitsmap  ) [ 0000]
StgValue_19      (specbitsmap  ) [ 0000]
StgValue_20      (specbitsmap  ) [ 0000]
StgValue_21      (specbitsmap  ) [ 0000]
StgValue_22      (specbitsmap  ) [ 0000]
StgValue_23      (spectopmodule) [ 0000]
StgValue_24      (specifcore   ) [ 0000]
StgValue_25      (specifcore   ) [ 0000]
StgValue_26      (specifcore   ) [ 0000]
StgValue_27      (specinterface) [ 0000]
StgValue_28      (specpipeline ) [ 0000]
StgValue_29      (write        ) [ 0000]
StgValue_30      (br           ) [ 0000]
StgValue_31      (write        ) [ 0000]
StgValue_32      (br           ) [ 0000]
StgValue_33      (br           ) [ 0000]
StgValue_34      (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mac_table_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mac_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_switch_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_switch_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_network_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_network_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i81P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i81P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_dest_filter_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i81P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="mac_addr_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_addr_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="81" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp22_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="81" slack="0"/>
<pin id="72" dir="0" index="1" bw="81" slack="0"/>
<pin id="73" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp22/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_29_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="81" slack="0"/>
<pin id="79" dir="0" index="2" bw="81" slack="2"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_31_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="81" slack="0"/>
<pin id="86" dir="0" index="2" bw="81" slack="2"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mac_table_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_table_V_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_addr_in/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_tdest_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="81" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="0" index="3" bw="8" slack="0"/>
<pin id="107" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_tdest_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="inFPGA_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inFPGA/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="mac_addr_read_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_addr_read "/>
</bind>
</comp>

<comp id="127" class="1005" name="tmp_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp22_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="81" slack="2"/>
<pin id="133" dir="1" index="1" bw="81" slack="2"/>
</pin_list>
<bind>
<opset="tmp22 "/>
</bind>
</comp>

<comp id="137" class="1005" name="mac_table_V_addr_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mac_table_V_addr "/>
</bind>
</comp>

<comp id="142" class="1005" name="inFPGA_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="inFPGA "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="70" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="102" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="121"><net_src comp="97" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="56" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="130"><net_src comp="62" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="70" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="140"><net_src comp="90" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="145"><net_src comp="117" pin="2"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_switch_V | {3 }
	Port: stream_out_network_V | {3 }
 - Input state : 
	Port: eth_dest_filter : mac_table_V | {1 2 }
	Port: eth_dest_filter : mac_addr | {1 }
	Port: eth_dest_filter : stream_in_V | {1 }
  - Chain level:
	State 1
		tmp_2 : 1
		mac_table_V_addr : 2
		mac_addr_in : 3
	State 2
		inFPGA : 1
		StgValue_14 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |       inFPGA_fu_117      |    0    |    20   |
|----------|--------------------------|---------|---------|
|   read   | mac_addr_read_read_fu_56 |    0    |    0    |
|          |     tmp22_read_fu_70     |    0    |    0    |
|----------|--------------------------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_62   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_29_write_fu_76 |    0    |    0    |
|          |  StgValue_31_write_fu_83 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|    tmp_tdest_V_fu_102    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |       tmp_2_fu_112       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    20   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     inFPGA_reg_142     |    1   |
|  mac_addr_read_reg_122 |   32   |
|mac_table_V_addr_reg_137|    8   |
|      tmp22_reg_131     |   81   |
|       tmp_reg_127      |    1   |
+------------------------+--------+
|          Total         |   123  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.835  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   123  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   123  |   29   |
+-----------+--------+--------+--------+
