$date
	Thu Oct 23 00:24:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_metro_turnstile $end
$var wire 2 ! state_out [1:0] $end
$var wire 1 " open_access_door $end
$var reg 4 # access_code [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % rset $end
$var reg 1 & validate_code $end
$scope module MT $end
$var wire 4 ' access_code [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % rset $end
$var wire 2 ( state_out [1:0] $end
$var wire 1 & validate_code $end
$var parameter 2 ) ACCESS_GRANTED $end
$var parameter 2 * CHECK_CODE $end
$var parameter 2 + IDLE $end
$var reg 2 , next_state [1:0] $end
$var reg 1 " open_access_door $end
$var reg 2 - state [1:0] $end
$var reg 4 . timer [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 +
b1 *
b10 )
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 (
b0 '
0&
0%
0$
b0 #
0"
b0 !
$end
#1
1$
#2
0$
#3
b1 ,
1&
1$
1%
#4
0$
#5
b0 ,
b1 !
b1 (
b1 -
1$
#6
0$
#7
b0 !
b0 (
b0 -
b1 ,
b1001 #
b1001 '
1$
#8
0$
#9
b1 !
b1 (
b1 -
b10 ,
0&
1$
#10
0$
#11
1"
b10 ,
b10 !
b10 (
b10 -
1$
#12
0$
#13
1"
b10 ,
b1 .
1$
#14
0$
#15
1"
b10 ,
b10 .
1$
#16
0$
#17
1"
b10 ,
b11 .
1$
#18
0$
#19
1"
b10 ,
b100 .
1$
#20
0$
#21
1"
b10 ,
b101 .
1$
#22
0$
#23
1"
b10 ,
b110 .
1$
#24
0$
#25
1"
b10 ,
b111 .
1$
#26
0$
#27
1"
b10 ,
b1000 .
1$
#28
0$
#29
1"
b10 ,
b1001 .
1$
#30
0$
#31
1"
b10 ,
b1010 .
1$
#32
0$
#33
1"
b10 ,
b1011 .
1$
#34
0$
#35
1"
b10 ,
b1100 .
1$
#36
0$
#37
1"
b10 ,
b1101 .
1$
#38
0$
#39
1"
b10 ,
b1110 .
1$
#40
0$
#41
1"
b0 ,
b1111 .
1$
#42
0$
#43
0"
b0 !
b0 (
b0 -
b0 .
1$
#44
0$
#45
1$
#46
0$
#47
1$
#48
0$
#49
1$
