#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021635142b30 .scope module, "clk_div" "clk_div" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_out";
P_00000216352d7bb0 .param/l "N" 0 2 5, +C4<00000000000000000000000000000101>;
o0000021635176fd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000216351431c0_0 .net "clk", 0 0, o0000021635176fd8;  0 drivers
v0000021635142cc0_0 .net "clk_out", 0 0, L_0000021635142e00;  1 drivers
v0000021635142d60_0 .var "counter", 4 0;
E_00000216352d78f0 .event posedge, v00000216351431c0_0;
L_0000021635142e00 .part v0000021635142d60_0, 4, 1;
    .scope S_0000021635142b30;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021635142d60_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0000021635142b30;
T_1 ;
    %wait E_00000216352d78f0;
    %load/vec4 v0000021635142d60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000021635142d60_0, 0;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clk_div.v";
