<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP.&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source D:/DESKTOP/Integrated/lab4/lab4/solution1/export.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main D:/DESKTOP/Integrated/lab4/lab4/solution1/export.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="lab4" solutionName="solution1" date="2022-12-07T18:44:24.395+0000"/>
      </packageLog>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'Filter2D' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[224] ('mul_ln1118_3', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [220]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[224] ('add_ln703_3', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [224]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln703_6', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [230]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('__Val2__', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [233]  (3.79 ns)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:33.544+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.166ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:33.532+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'Filter2D_1' consists of the following:&#xD;&#xA;&#x9;'load' operation ('src_kernel_win_0_va_14', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) on local variable 'src_kernel_win[0].val[2][1]' [185]  (0 ns)&#xD;&#xA;&#x9;'add' operation of DSP[199] ('add_ln703', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [195]  (0 ns)&#xD;&#xA;&#x9;'mul' operation of DSP[199] ('mul_ln703', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [197]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[199] ('add_ln703_1', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [199]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln703_2', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [220]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln703_5', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289) [225]  (4.2 ns)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:31.848+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.5755ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:31.835+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'CvtColor_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[51] ('r.V', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1493->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1534->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [45]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[51] ('ret.V', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1534->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[53] ('ret.V', D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1534->D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:31.198+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:31.185+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Sobel.1' to 'Sobel_1'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:29.649+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Filter2D.1' to 'Filter2D_1'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:29.616+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:29.605+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:29.598+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:28.262+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.954+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.947+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.940+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.927+0000" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.920+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.913+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AddWeighted&lt;1080, 1920, 0, 0, 0, double>' to 'AddWeighted' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:18:50)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.583+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>' to 'ConvertScaleAbs' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:18:38)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.574+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>273' to 'ConvertScaleAbs273' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:18:38)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.567+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor&lt;HLS_BGR2GRAY, 4096, 0, 1080, 1920>' to 'CvtColor.1' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.561+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor&lt;HLS_GRAY2BGR, 0, 4096, 1080, 1920>' to 'CvtColor' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.553+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate&lt;1080, 1920, 0, 0>' to 'Duplicate' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_arithm.h:672:50)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.546+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' to 'Filter2D.1' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.539+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>' to 'Filter2D' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.532+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur&lt;3, 3, 0, 0, 1080, 1920>' to 'GaussianBlur' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2678:1)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.524+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.471+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Sobel&lt;0, 1, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel.1' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2619:1)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.440+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Sobel&lt;1, 0, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel' (D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2619:1)" projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:27.429+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:25.588+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:25.441+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1922 for loop 'loop_width' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:25.434+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:25.426+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:25.419+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1922 for loop 'loop_width' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:25.413+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:24.615+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:24.357+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>273'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:24.346+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>273'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:24.335+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Duplicate&lt;1080, 1920, 0, 0>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:24.327+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Duplicate&lt;1080, 1920, 0, 0>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:24.314+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:24.306+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>'." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:24.297+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (sobel.cpp:10)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:22.463+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_y.data_stream.V' (sobel.cpp:18)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:22.038+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_x.data_stream.V' (sobel.cpp:17)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:22.030+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (sobel.cpp:11)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:22.025+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (sobel.cpp:20)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:22.019+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray2.data_stream.V' (sobel.cpp:14)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:22.013+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray1.data_stream.V' (sobel.cpp:13)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:22.007+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_g.data_stream.V' (sobel.cpp:19)." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:22.001+0000" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] D:/Xilinx_2019/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:429: variable-indexed range selection may cause suboptimal QoR." projectName="lab4" solutionName="solution1" date="2022-12-07T18:36:21.019+0000" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sobel_accel_ap_uitodp_4_no_dsp_32.vhd:196]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg&#xD;&#xA;Compiling package floating_point_v7_1_9.flt_utils&#xD;&#xA;Compiling package floating_point_v7_1_9.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_9.vt2mcomps&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_CONTROL_BUS_s_axi&#xD;&#xA;Compiling module xil_defaultlib.Block_proc&#xD;&#xA;Compiling module xil_defaultlib.ibuf(W=25)&#xD;&#xA;Compiling module xil_defaultlib.obuf(W=25)&#xD;&#xA;Compiling module xil_defaultlib.regslice_both(DataWidth=24)&#xD;&#xA;Compiling module xil_defaultlib.ibuf(W=4)&#xD;&#xA;Compiling module xil_defaultlib.obuf(W=4)&#xD;&#xA;Compiling module xil_defaultlib.regslice_both(DataWidth=3)&#xD;&#xA;Compiling module xil_defaultlib.ibuf(W=2)&#xD;&#xA;Compiling module xil_defaultlib.obuf(W=2)&#xD;&#xA;Compiling module xil_defaultlib.regslice_both(DataWidth=1)&#xD;&#xA;Compiling module xil_defaultlib.AXIvideo2Mat&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mul_mbkb_DSP48_0&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mul_mbkb(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mcud_DSP48_1&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mcud(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mdEe_DSP48_2&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mdEe(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.CvtColor_1&#xD;&#xA;Compiling module xil_defaultlib.Filter2D_1_k_buf_eOg_ram&#xD;&#xA;Compiling module xil_defaultlib.Filter2D_1_k_buf_eOg(DataWidth=8...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mux_3hbi(ID=1,din0_W...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mul_mibs_DSP48_3&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mul_mibs(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mjbC_DSP48_4&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mjbC(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_ama_akbM_DSP48_5&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_ama_akbM(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mlbW_DSP48_6&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mlbW(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.Filter2D_1&#xD;&#xA;Compiling module xil_defaultlib.GaussianBlur&#xD;&#xA;Compiling module xil_defaultlib.Duplicate&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mpcA_DSP48_7&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mpcA(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mqcK_DSP48_8&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mqcK(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mrcU_DSP48_9&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_mrcU(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_msc4_DSP48_10&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_mac_msc4(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.Filter2D&#xD;&#xA;Compiling module xil_defaultlib.Sobel&#xD;&#xA;Compiling module xil_defaultlib.Sobel_1&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=31,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=32,dist...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=28,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=29,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=54,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xD;&#xA;Compiling architecture sobel_accel_ap_sitodp_4_no_dsp_32_arch of entity xil_defaultlib.sobel_accel_ap_sitodp_4_no_dsp_32 [sobel_accel_ap_sitodp_4_no_dsp_3...]&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_sitodtde(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.ConvertScaleAbs273&#xD;&#xA;Compiling module xil_defaultlib.ConvertScaleAbs&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=52)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xD;&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=55,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=54,regi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.alignment [\alignment(c_xdevicefamily=&quot;zynq...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=47,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=56,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.addsub_dsp [\addsub_dsp(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.addsub [\addsub(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.align_add [\align_add(c_xdevicefamily=&quot;zynq...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=6,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=56)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=56,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=19,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xD;&#xA;Compiling architecture sobel_accel_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.sobel_accel_ap_dadd_3_full_dsp_64 [sobel_accel_ap_dadd_3_full_dsp_6...]&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_dadd_udo(ID=1)&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=3,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=3,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=3,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=11,length=3)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=54,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xD;&#xA;Compiling architecture sobel_accel_ap_dmul_4_max_dsp_64_arch of entity xil_defaultlib.sobel_accel_ap_dmul_4_max_dsp_64 [sobel_accel_ap_dmul_4_max_dsp_64...]&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_dmul_vdy(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.norm_zero_det [\norm_zero_det(data_width=10,nor...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=64)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.shift_msb_first [\shift_msb_first(a_width=64,dist...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xD;&#xA;Compiling architecture sobel_accel_ap_uitodp_4_no_dsp_32_arch of entity xil_defaultlib.sobel_accel_ap_uitodp_4_no_dsp_32 [sobel_accel_ap_uitodp_4_no_dsp_3...]&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel_uitodwdI(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.AddWeighted&#xD;&#xA;Compiling module xil_defaultlib.CvtColor&#xD;&#xA;Compiling module xil_defaultlib.Mat2AXIvideo&#xD;&#xA;Compiling module xil_defaultlib.fifo_w12_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w12_d2_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w12_d8_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w12_d8_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w8_d2_A&#xD;&#xA;Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.fifo_w16_d2_A&#xD;&#xA;Compiling module xil_defaultlib.start_for_AddWeigxdS_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_AddWeigxdS&#xD;&#xA;Compiling module xil_defaultlib.start_for_CvtColoyd2_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_CvtColoyd2&#xD;&#xA;Compiling module xil_defaultlib.start_for_Gaussiazec_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_Gaussiazec&#xD;&#xA;Compiling module xil_defaultlib.start_for_DuplicaAem_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_DuplicaAem&#xD;&#xA;Compiling module xil_defaultlib.start_for_Sobel_U0_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_Sobel_U0&#xD;&#xA;Compiling module xil_defaultlib.start_for_Sobel_1Bew_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_Sobel_1Bew&#xD;&#xA;Compiling module xil_defaultlib.start_for_ConvertCeG_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_ConvertCeG&#xD;&#xA;Compiling module xil_defaultlib.start_for_ConvertDeQ_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_ConvertDeQ&#xD;&#xA;Compiling module xil_defaultlib.start_for_CvtColoEe0_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_CvtColoEe0&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2AXIFfa_shiftReg&#xD;&#xA;Compiling module xil_defaultlib.start_for_Mat2AXIFfa&#xD;&#xA;Compiling module xil_defaultlib.sobel_accel&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=24)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=3)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_INPUT_STREAM&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_OUTPUT_STREAM&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_sobel_accel_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot sobel_accel&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.2 (64-bit)&#xD;&#xA;  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019&#xD;&#xA;  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/xsim.dir/sobel_accel/webtalk/xsim_webtalk.tcl -notrace" projectName="lab4" solutionName="solution1" date="2022-12-07T18:43:19.872+0000" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sobel_accel_ap_dmul_4_max_dsp_64.vhd:201]" projectName="lab4" solutionName="solution1" date="2022-12-07T18:43:03.146+0000" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sobel_accel_ap_dadd_3_full_dsp_64.vhd:201]" projectName="lab4" solutionName="solution1" date="2022-12-07T18:43:02.084+0000" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/ip/xil_defaultlib/sobel_accel_ap_sitodp_4_no_dsp_32.vhd:196]" projectName="lab4" solutionName="solution1" date="2022-12-07T18:42:58.835+0000" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_uitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lab4" solutionName="solution1" date="2021-06-07T19:46:34.408+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_sitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lab4" solutionName="solution1" date="2021-06-07T19:46:30.874+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lab4" solutionName="solution1" date="2021-06-07T19:46:27.230+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_dadd_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lab4" solutionName="solution1" date="2021-06-07T19:46:22.360+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_uitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lab4" solutionName="solution1" date="2022-12-07T18:44:24.049+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_sitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lab4" solutionName="solution1" date="2022-12-07T18:44:20.438+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lab4" solutionName="solution1" date="2022-12-07T18:44:16.890+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_dadd_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lab4" solutionName="solution1" date="2022-12-07T18:44:12.199+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
