
*** Running vivado
    with args -log comp_fft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source comp_fft.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source comp_fft.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 319.934 ; gain = 84.070
INFO: [Synth 8-638] synthesizing module 'comp_fft' [d:/UNI/TFG/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'comp_fft' (37#1) [d:/UNI/TFG/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:80]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 511.227 ; gain = 275.363
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 511.227 ; gain = 275.363
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 670.273 ; gain = 1.762
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 670.273 ; gain = 434.410
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 670.273 ; gain = 434.410
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 670.273 ; gain = 434.410
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 670.273 ; gain = 434.410
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 670.273 ; gain = 434.410
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 753.578 ; gain = 517.715
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 767.023 ; gain = 531.160
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 778.266 ; gain = 542.402
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 778.266 ; gain = 542.402
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 778.266 ; gain = 542.402
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 778.266 ; gain = 542.402
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 778.266 ; gain = 542.402
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 778.266 ; gain = 542.402
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 778.266 ; gain = 542.402

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     2|
|3     |LUT1      |     6|
|4     |LUT2      |   143|
|5     |LUT3      |   234|
|6     |LUT4      |    48|
|7     |LUT5      |     3|
|8     |LUT6      |    17|
|9     |MUXCY     |   156|
|10    |SRL16E    |   201|
|11    |SRLC32E   |     1|
|12    |XORCY     |   163|
|13    |FD        |     1|
|14    |FDE       |    40|
|15    |FDR       |     4|
|16    |FDRE      |   768|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 778.266 ; gain = 542.402
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 778.266 ; gain = 545.594
