ARM GAS  /tmp/cc0ACSve.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB130:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/cc0ACSve.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 30B5     		push	{r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39 0002 89B0     		sub	sp, sp, #36
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 45 3 view .LVU1
  43              		.loc 1 45 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0394     		str	r4, [sp, #12]
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  50              		.loc 1 48 3 is_stmt 1 view .LVU3
  51              	.LBB2:
  52              		.loc 1 48 3 view .LVU4
  53 0010 0194     		str	r4, [sp, #4]
  54              		.loc 1 48 3 view .LVU5
  55 0012 144B     		ldr	r3, .L3
  56 0014 1A6B     		ldr	r2, [r3, #48]
  57 0016 42F08002 		orr	r2, r2, #128
  58 001a 1A63     		str	r2, [r3, #48]
  59              		.loc 1 48 3 view .LVU6
  60 001c 1A6B     		ldr	r2, [r3, #48]
  61 001e 02F08002 		and	r2, r2, #128
  62 0022 0192     		str	r2, [sp, #4]
  63              		.loc 1 48 3 view .LVU7
  64 0024 019A     		ldr	r2, [sp, #4]
  65              	.LBE2:
  66              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
ARM GAS  /tmp/cc0ACSve.s 			page 3


  67              		.loc 1 49 3 view .LVU9
  68              	.LBB3:
  69              		.loc 1 49 3 view .LVU10
  70 0026 0294     		str	r4, [sp, #8]
  71              		.loc 1 49 3 view .LVU11
  72 0028 1A6B     		ldr	r2, [r3, #48]
  73 002a 42F04002 		orr	r2, r2, #64
  74 002e 1A63     		str	r2, [r3, #48]
  75              		.loc 1 49 3 view .LVU12
  76 0030 1B6B     		ldr	r3, [r3, #48]
  77 0032 03F04003 		and	r3, r3, #64
  78 0036 0293     		str	r3, [sp, #8]
  79              		.loc 1 49 3 view .LVU13
  80 0038 029B     		ldr	r3, [sp, #8]
  81              	.LBE3:
  82              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c **** 
  51:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  52:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
  83              		.loc 1 52 3 view .LVU15
  84 003a 0B4D     		ldr	r5, .L3+4
  85 003c 2246     		mov	r2, r4
  86 003e 4FF4C041 		mov	r1, #24576
  87 0042 2846     		mov	r0, r5
  88 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
  89              	.LVL0:
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pins : PG13 PG14 */
  55:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  90              		.loc 1 55 3 view .LVU16
  91              		.loc 1 55 23 is_stmt 0 view .LVU17
  92 0048 4FF4C043 		mov	r3, #24576
  93 004c 0393     		str	r3, [sp, #12]
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  94              		.loc 1 56 3 is_stmt 1 view .LVU18
  95              		.loc 1 56 24 is_stmt 0 view .LVU19
  96 004e 0123     		movs	r3, #1
  97 0050 0493     		str	r3, [sp, #16]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  98              		.loc 1 57 3 is_stmt 1 view .LVU20
  99              		.loc 1 57 24 is_stmt 0 view .LVU21
 100 0052 0594     		str	r4, [sp, #20]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 101              		.loc 1 58 3 is_stmt 1 view .LVU22
 102              		.loc 1 58 25 is_stmt 0 view .LVU23
 103 0054 0323     		movs	r3, #3
 104 0056 0693     		str	r3, [sp, #24]
  59:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 105              		.loc 1 59 3 is_stmt 1 view .LVU24
 106 0058 03A9     		add	r1, sp, #12
 107 005a 2846     		mov	r0, r5
 108 005c FFF7FEFF 		bl	HAL_GPIO_Init
 109              	.LVL1:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c **** }
 110              		.loc 1 61 1 is_stmt 0 view .LVU25
 111 0060 09B0     		add	sp, sp, #36
ARM GAS  /tmp/cc0ACSve.s 			page 4


 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 12
 114              		@ sp needed
 115 0062 30BD     		pop	{r4, r5, pc}
 116              	.L4:
 117              		.align	2
 118              	.L3:
 119 0064 00380240 		.word	1073887232
 120 0068 00180240 		.word	1073879040
 121              		.cfi_endproc
 122              	.LFE130:
 124              		.section	.text.gpio_led_state,"ax",%progbits
 125              		.align	1
 126              		.global	gpio_led_state
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 131              	gpio_led_state:
 132              	.LVL2:
 133              	.LFB131:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c **** /* USER CODE BEGIN 2 */
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c **** void gpio_led_state ( uint8_t LED_ID , uint8_t state ) {
 134              		.loc 1 65 56 is_stmt 1 view -0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 0
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138              		.loc 1 65 56 is_stmt 0 view .LVU27
 139 0000 10B5     		push	{r4, lr}
 140              	.LCFI3:
 141              		.cfi_def_cfa_offset 8
 142              		.cfi_offset 4, -8
 143              		.cfi_offset 14, -4
  66:Core/Src/gpio.c ****     GPIO_PinState pinstate;
 144              		.loc 1 66 5 is_stmt 1 view .LVU28
  67:Core/Src/gpio.c ****     pinstate = (state == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 145              		.loc 1 67 5 view .LVU29
 146              		.loc 1 67 44 is_stmt 0 view .LVU30
 147 0002 0129     		cmp	r1, #1
 148 0004 14BF     		ite	ne
 149 0006 0022     		movne	r2, #0
 150 0008 0122     		moveq	r2, #1
 151              	.LVL3:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****     switch(LED_ID){
 152              		.loc 1 69 5 is_stmt 1 view .LVU31
 153 000a 0128     		cmp	r0, #1
 154 000c 0FD0     		beq	.L6
 155 000e 0228     		cmp	r0, #2
 156 0010 13D0     		beq	.L7
  70:Core/Src/gpio.c ****         case(GPIO_GREEN_ID): 
  71:Core/Src/gpio.c ****             HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, pinstate);
  72:Core/Src/gpio.c ****             break;
  73:Core/Src/gpio.c ****         case(GPIO_RED_ID):
  74:Core/Src/gpio.c ****             HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, pinstate);
  75:Core/Src/gpio.c ****             break;
ARM GAS  /tmp/cc0ACSve.s 			page 5


  76:Core/Src/gpio.c ****         default:
  77:Core/Src/gpio.c ****             HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 157              		.loc 1 77 13 view .LVU32
 158 0012 0D4C     		ldr	r4, .L12
 159 0014 0122     		movs	r2, #1
 160              	.LVL4:
 161              		.loc 1 77 13 is_stmt 0 view .LVU33
 162 0016 4FF40051 		mov	r1, #8192
 163              	.LVL5:
 164              		.loc 1 77 13 view .LVU34
 165 001a 2046     		mov	r0, r4
 166              	.LVL6:
 167              		.loc 1 77 13 view .LVU35
 168 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 169              	.LVL7:
  78:Core/Src/gpio.c ****             HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 170              		.loc 1 78 13 is_stmt 1 view .LVU36
 171 0020 0122     		movs	r2, #1
 172 0022 4FF40051 		mov	r1, #8192
 173 0026 2046     		mov	r0, r4
 174 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 175              	.LVL8:
  79:Core/Src/gpio.c ****     }
  80:Core/Src/gpio.c **** }
 176              		.loc 1 80 1 is_stmt 0 view .LVU37
 177 002c 04E0     		b	.L5
 178              	.LVL9:
 179              	.L6:
  71:Core/Src/gpio.c ****             break;
 180              		.loc 1 71 13 is_stmt 1 view .LVU38
 181 002e 4FF40051 		mov	r1, #8192
 182              	.LVL10:
  71:Core/Src/gpio.c ****             break;
 183              		.loc 1 71 13 is_stmt 0 view .LVU39
 184 0032 0548     		ldr	r0, .L12
 185              	.LVL11:
  71:Core/Src/gpio.c ****             break;
 186              		.loc 1 71 13 view .LVU40
 187 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 188              	.LVL12:
  72:Core/Src/gpio.c ****         case(GPIO_RED_ID):
 189              		.loc 1 72 13 is_stmt 1 view .LVU41
 190              	.L5:
 191              		.loc 1 80 1 is_stmt 0 view .LVU42
 192 0038 10BD     		pop	{r4, pc}
 193              	.LVL13:
 194              	.L7:
  74:Core/Src/gpio.c ****             break;
 195              		.loc 1 74 13 is_stmt 1 view .LVU43
 196 003a 4FF48041 		mov	r1, #16384
 197              	.LVL14:
  74:Core/Src/gpio.c ****             break;
 198              		.loc 1 74 13 is_stmt 0 view .LVU44
 199 003e 0248     		ldr	r0, .L12
 200              	.LVL15:
  74:Core/Src/gpio.c ****             break;
 201              		.loc 1 74 13 view .LVU45
ARM GAS  /tmp/cc0ACSve.s 			page 6


 202 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 203              	.LVL16:
  75:Core/Src/gpio.c ****         default:
 204              		.loc 1 75 13 is_stmt 1 view .LVU46
 205 0044 F8E7     		b	.L5
 206              	.L13:
 207 0046 00BF     		.align	2
 208              	.L12:
 209 0048 00180240 		.word	1073879040
 210              		.cfi_endproc
 211              	.LFE131:
 213              		.text
 214              	.Letext0:
 215              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 216              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 217              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
 218              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /tmp/cc0ACSve.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cc0ACSve.s:21     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc0ACSve.s:27     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc0ACSve.s:119    .text.MX_GPIO_Init:0000000000000064 $d
     /tmp/cc0ACSve.s:125    .text.gpio_led_state:0000000000000000 $t
     /tmp/cc0ACSve.s:131    .text.gpio_led_state:0000000000000000 gpio_led_state
     /tmp/cc0ACSve.s:209    .text.gpio_led_state:0000000000000048 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
