INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yoons/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopWatch_module
INFO: [VRFC 10-311] analyzing module stopWatch_FSM
INFO: [VRFC 10-311] analyzing module clkDiv_Herz
INFO: [VRFC 10-311] analyzing module Upcounter_EN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yoons/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yoons/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fndController
INFO: [VRFC 10-311] analyzing module digitSplitter
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module BCDtoSEG
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yoons/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
