Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Warning: Design 'processor' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : processor
Version: J-2014.09-SP4
Date   : Wed Mar  9 13:44:48 2016
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                           34
Number of nets:                           642
Number of cells:                            9
Number of combinational cells:              0
Number of sequential cells:                 1
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       9

Combinational area:                198.232321
Buf/Inv area:                        3.812160
Noncombinational area:             634.343445
Macro/Black Box area:                0.000000
Net Interconnect area:             122.137299

Total cell area:                   832.575765
Total area:                        954.713065

Information: This design contains black box (unknown) components. (RPT-8)

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  -----------
processor                          832.5758    100.0    0.0000     0.0000  0.0000  processor
ALUx                               198.2323     23.8  198.2323     0.0000  0.0000  alu
ForwardAEmuxx                        0.0000      0.0    0.0000     0.0000  0.0000  mux4_0
JalDataWmuxx                         0.0000      0.0    0.0000     0.0000  0.0000  mux4_1
MemtoRegWmuxx                        0.0000      0.0    0.0000     0.0000  0.0000  mux_1
reg2x                              211.4478     25.4    0.0000   211.4478  0.0000  reg2
reg3x                              211.4478     25.4    0.0000   211.4478  0.0000  reg3
reg4x                              211.4478     25.4    0.0000   211.4478  0.0000  reg4
shiftextendx                         0.0000      0.0    0.0000     0.0000  0.0000  shiftextend
--------------------------------  ---------  -------  --------  ---------  ------  -----------
Total                                                 198.2323   634.3434  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_39J3_122_6754     str      1   194.5505     23.4%
  DW_cmp              apparch     15     2.5768      0.3%
  DW_leftsh              astr      1    70.4417      8.5%
  DW_rbsh                astr      1    54.2760      6.5%
  DW_rightsh             astr      1    56.4804      6.8%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   194.5505     23.4%
  Total:                          19   378.3254     45.4%

Subtotal of datapath(DP_OP) cell area:  194.5505  23.4%  (estimated)
Total synthetic cell area:              378.3254  45.4%  (estimated)

1
