#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Mar 29 21:37:28 2019
# Process ID: 11816
# Current directory: G:/Documents/EE493_VHDL/EE493_Lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21660 G:\Documents\EE493_VHDL\EE493_Lab4\EE493_Lab4.xpr
# Log file: G:/Documents/EE493_VHDL/EE493_Lab4/vivado.log
# Journal file: G:/Documents/EE493_VHDL/EE493_Lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.xpr
update_compile_order -fileset sources_1
open_bd_design {G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/Rom_Coe/Rom_Coe.bd}
set_property name picture [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {230400} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4_MATLAB/Huangshan_entire.coe} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells picture]
save_bd_design
generate_target all [get_files  G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/Rom_Coe/Rom_Coe.bd]
catch { config_ip_cache -export [get_ips -all Rom_Coe_blk_mem_gen_0_0] }
export_ip_user_files -of_objects [get_files G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/Rom_Coe/Rom_Coe.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/Rom_Coe/Rom_Coe.bd]
launch_runs -jobs 4 Rom_Coe_blk_mem_gen_0_0_synth_1
export_simulation -of_objects [get_files G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/Rom_Coe/Rom_Coe.bd] -directory G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.ip_user_files/sim_scripts -ip_user_files_dir G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.ip_user_files -ipstatic_source_dir G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.cache/compile_simlib/modelsim} {questa=G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.cache/compile_simlib/questa} {riviera=G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.cache/compile_simlib/riviera} {activehdl=G:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
