{"Doe Hyun Yoon": [0.990086242556572, ["Memory mapped ECC: low-cost error protection for last level caches", ["Doe Hyun Yoon", "Mattan Erez"], "https://doi.org/10.1145/1555754.1555771", 12, "isca", 2009]], "Raul Martinez": [0, ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10, "isca", 2009]], "Andrew Putnam": [0, ["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11, "isca", 2009]], "Katherine A. Yelick": [0, ["Ten ways to waste a parallel computer", ["Katherine A. Yelick"], "https://doi.org/10.1145/1555754.1555755", 0, "isca", 2009]], "Alex Solomatnikov": [0, ["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", 12, "isca", 2009]], "Steven S. Lumetta": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "Babak Falsafi": [0, ["Spatio-temporal memory streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", 12, "isca", 2009], ["Reactive NUCA: near-optimal block placement and replication in distributed caches", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", 12, "isca", 2009]], "Amin Firoozshahian": [0, ["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", 12, "isca", 2009]], "Guillem Bernat": [0, ["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", 12, "isca", 2009]], "Xiaowei Jiang": [0, ["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", 12, "isca", 2009]], "Jiang Lin": [0, ["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", 12, "isca", 2009]], "Yuejian Xie": [0, ["PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches", ["Yuejian Xie", "Gabriel H. Loh"], "https://doi.org/10.1145/1555754.1555778", 10, "isca", 2009]], "Doug Burger": [0, ["Architecting phase change memory as a scalable dram alternative", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", 12, "isca", 2009]], "Pedro Chaparro": [0, ["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", 11, "isca", 2009]], "Andrew D. Hilton": [0, ["Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors", ["Andrew D. Hilton", "Amir Roth"], "https://doi.org/10.1145/1555754.1555786", 10, "isca", 2009]], "Gokhan Memik": [0, ["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", 12, "isca", 2009]], "Hongzhong Zheng": [0, ["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", 12, "isca", 2009]], "Satish Narayanasamy": [0, ["A case for an interleaving constrained shared-memory multi-processor", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1145/1555754.1555796", 12, "isca", 2009]], "Abhishek Bhattacharjee": [0, ["Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors", ["Abhishek Bhattacharjee", "Margaret Martonosi"], "https://doi.org/10.1145/1555754.1555792", 12, "isca", 2009]], "Ali G. Saidi": [0, ["End-to-end performance forecasting: finding bottlenecks before they happen", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", 10, "isca", 2009]], "Anastasia Ailamaki": [0, ["Spatio-temporal memory streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", 12, "isca", 2009], ["Reactive NUCA: near-optimal block placement and replication in distributed caches", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", 12, "isca", 2009]], "Sangwon Seo": [0.9838579744100571, ["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", 12, "isca", 2009]], "Venkatesan Packirisamy": [0, ["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", 12, "isca", 2009]], "Sunpyo Hong": [0.9980526715517044, ["An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1555754.1555775", 12, "isca", 2009]], "Trevor N. Mudge": [0, ["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", 12, "isca", 2009], ["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", 12, "isca", 2009], ["End-to-end performance forecasting: finding bottlenecks before they happen", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", 10, "isca", 2009]], "Gu-Yeon Wei": [0, ["Thread motion: fine-grained power management for multi-core systems", ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1555754.1555793", 12, "isca", 2009]], "Antonio Gonzalez": [0, ["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", 11, "isca", 2009], ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10, "isca", 2009]], "Onur Mutlu": [0, ["Architecting phase change memory as a scalable dram alternative", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", 12, "isca", 2009], ["A case for bufferless routing in on-chip networks", ["Thomas Moscibroda", "Onur Mutlu"], "https://doi.org/10.1145/1555754.1555781", 12, "isca", 2009], ["Flexible reference-counting-based hardware acceleration for garbage collection", ["Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1555754.1555806", 11, "isca", 2009]], "Shanxiang Qi": [0, ["SigRace: signature-based data race detection", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", 12, "isca", 2009]], "Yatish Patel": [0, ["A fault tolerant, area efficient architecture for Shor's factoring algorithm", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", 12, "isca", 2009]], "Engin Ipek": [0, ["Architecting phase change memory as a scalable dram alternative", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", 12, "isca", 2009]], "Zhao Zhang": [0, ["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", 12, "isca", 2009]], "Krishna K. Rangan": [0, ["Thread motion: fine-grained power management for multi-core systems", ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1555754.1555793", 12, "isca", 2009]], "Aqeel Mahesri": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "Ralph Wittig": [0, ["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11, "isca", 2009]], "Marten van Dijk": [0, ["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", 12, "isca", 2009]], "Susmit Biswas": [0, ["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", 10, "isca", 2009]], "Joseph C. Kerekes": [0, ["Phastlane: a rapid transit optical routing network", ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "https://doi.org/10.1145/1555754.1555809", 10, "isca", 2009]], "Zhichun Zhu": [0, ["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", 12, "isca", 2009]], "Dennis Abts": [0, ["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", 11, "isca", 2009]], "Dave Bennett": [0, ["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11, "isca", 2009]], "Matthew R. Johnson": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "Bruce L. Jacob": [0, ["The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization", ["Cagdas Dirik", "Bruce L. Jacob"], "https://doi.org/10.1145/1555754.1555790", 11, "isca", 2009]], "Mark Whitney": [0, ["A fault tolerant, area efficient architecture for Shor's factoring algorithm", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", 12, "isca", 2009]], "Neal Clayton Crago": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "John Kim": [1, ["Indirect adaptive routing on large scale interconnection networks", ["Nan Jiang", "John Kim", "William J. Dally"], "https://doi.org/10.1145/1555754.1555783", 12, "isca", 2009], ["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", 12, "isca", 2009], ["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", 11, "isca", 2009]], "Kai Ma": [0, ["Temperature-constrained power control for chip multiprocessors with online model estimation", ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1145/1555754.1555794", 11, "isca", 2009]], "Robert Cypher": [0, ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12, "isca", 2009]], "Prabhat Kumar": [0, ["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", 12, "isca", 2009]], "John H. Kelm": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "Brian M. Rogers": [0, ["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", 12, "isca", 2009]], "Ryan Dixon": [0, ["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", 10, "isca", 2009]], "Anders Landin": [0, ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12, "isca", 2009]], "Wei-Chung Hsu": [0, ["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", 12, "isca", 2009]], "Marc Tremblay": [0, ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12, "isca", 2009]], "Gordon B. Bell": [0, ["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", 12, "isca", 2009]], "Matthew I. Frank": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "Gabriel H. Loh": [0, ["PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches", ["Yuejian Xie", "Gabriel H. Loh"], "https://doi.org/10.1145/1555754.1555778", 10, "isca", 2009]], "Hyesoon Kim": [0.997093603014946, ["An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1555754.1555775", 12, "isca", 2009]], "Bo Zhao": [0, ["A durable and energy efficient main memory using phase change memory technology", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", 10, "isca", 2009]], "Kevin T. Lim": [1.5397269635286648e-05, ["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", 12, "isca", 2009]], "Mark J. Cianchetti": [0, ["Phastlane: a rapid transit optical routing network", ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "https://doi.org/10.1145/1555754.1555809", 10, "isca", 2009]], "Shubhendu S. Mukherjee": [0, ["Architectural core salvaging in a multi-core processor for hard-error tolerance", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", 12, "isca", 2009]], "Jinho Suh": [0.5, ["Dynamic MIPS rate stabilization in out-of-order processors", ["Jinho Suh", "Michel Dubois"], "https://doi.org/10.1145/1555754.1555763", 11, "isca", 2009]], "Evan Speight": [0, ["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", 12, "isca", 2009]], "Jichuan Chang": [2.348196687762538e-06, ["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", 12, "isca", 2009]], "Eric Dellinger": [0, ["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11, "isca", 2009]], "Abdullah Muzahid": [0, ["SigRace: signature-based data race detection", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", 12, "isca", 2009]], "Margaret Martonosi": [0, ["Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors", ["Abhishek Bhattacharjee", "Margaret Martonosi"], "https://doi.org/10.1145/1555754.1555792", 12, "isca", 2009]], "Jose A. Joao": [0, ["Flexible reference-counting-based hardware acceleration for garbage collection", ["Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1555754.1555806", 11, "isca", 2009]], "Vijay Nagarajan": [0, ["ECMon: exposing cache events for monitoring", ["Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1145/1555754.1555798", 12, "isca", 2009]], "Javier Carretero": [0, ["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", 11, "isca", 2009]], "Alejandro Martinez": [0, ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10, "isca", 2009]], "Milo M. K. Martin": [0, ["InvisiFence: performance-transparent memory ordering in conventional multiprocessors", ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555785", 12, "isca", 2009]], "Shailender Chaudhry": [0, ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12, "isca", 2009]], "William Tuohy": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "Stephen Richardson": [0, ["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", 12, "isca", 2009]], "Josep M. Codina": [0, ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10, "isca", 2009]], "Thomas F. Wenisch": [0, ["Spatio-temporal memory streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", 12, "isca", 2009], ["InvisiFence: performance-transparent memory ordering in conventional multiprocessors", ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555785", 12, "isca", 2009], ["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", 12, "isca", 2009]], "Myong Hyon Cho": [0.02315045613795519, ["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", 12, "isca", 2009]], "Frederic T. Chong": [2.510137617018829e-15, ["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", 10, "isca", 2009]], "Vijayalakshmi Srinivasan": [0, ["Scalable high performance main memory system using phase-change memory technology", ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "https://doi.org/10.1145/1555754.1555760", 10, "isca", 2009]], "Krisztian Flautner": [0, ["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", 12, "isca", 2009]], "Ping Zhou": [0, ["A durable and energy efficient main memory using phase change memory technology", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", 10, "isca", 2009]], "Michael Ferdman": [0, ["Reactive NUCA: near-optimal block placement and replication in distributed caches", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", 12, "isca", 2009]], "Chaitali Chakrabarti": [0, ["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", 12, "isca", 2009]], "Josep Torrellas": [0, ["SigRace: signature-based data race detection", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", 12, "isca", 2009]], "Srinivas Devadas": [0, ["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", 12, "isca", 2009]], "Anil Krishna": [0, ["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", 12, "isca", 2009]], "Alok N. Choudhary": [0, ["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", 12, "isca", 2009]], "Shantanu Gupta": [0, ["Architectural core salvaging in a multi-core processor for hard-error tolerance", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", 12, "isca", 2009]], "Fernando Latorre": [0, ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10, "isca", 2009]], "John Kubiatowicz": [0, ["A fault tolerant, area efficient architecture for Shor's factoring algorithm", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", 12, "isca", 2009]], "Jie Yu": [0.031336840242147446, ["A case for an interleaving constrained shared-memory multi-processor", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1145/1555754.1555796", 12, "isca", 2009]], "Yuan Xie": [0, ["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", 12, "isca", 2009]], "Christos Kozyrakis": [0, ["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", 12, "isca", 2009]], "Diana Franklin": [0, ["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", 10, "isca", 2009]], "Parthasarathy Ranganathan": [0, ["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", 12, "isca", 2009]], "Henry Styles": [0, ["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11, "isca", 2009]], "Mark Woh": [0, ["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", 12, "isca", 2009]], "Mikko H. Lipasti": [0, ["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", 11, "isca", 2009]], "Steven K. Reinhardt": [0, ["Disaggregated memory for expansion and sharing in blade servers", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", 12, "isca", 2009], ["End-to-end performance forecasting: finding bottlenecks before they happen", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", 10, "isca", 2009]], "Ankit Tarkas": [0, ["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", 12, "isca", 2009]], "Amir Roth": [0, ["Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors", ["Andrew D. Hilton", "Amir Roth"], "https://doi.org/10.1145/1555754.1555786", 10, "isca", 2009]], "Marco Paolieri": [0, ["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", 12, "isca", 2009]], "Yan Pan": [0, ["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", 12, "isca", 2009]], "Mateo Valero": [0, ["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", 12, "isca", 2009]], "David M. Brooks": [0, ["Thread motion: fine-grained power management for multi-core systems", ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1555754.1555793", 12, "isca", 2009]], "Nikos Hardavellas": [0, ["Reactive NUCA: near-optimal block placement and replication in distributed caches", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", 12, "isca", 2009]], "Scott A. Mahlke": [0, ["AnySP: anytime anywhere anyway signal processing", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", 12, "isca", 2009]], "Francisco J. Cazorla": [0, ["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", 12, "isca", 2009]], "G. Edward Suh": [4.7297218225272886e-11, ["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", 12, "isca", 2009]], "Dan Gibson": [0, ["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", 11, "isca", 2009]], "Youtao Zhang": [0, ["A durable and energy efficient main memory using phase change memory technology", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", 10, "isca", 2009]], "Susan J. Eggers": [0, ["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11, "isca", 2009]], "Ofer Shacham": [0, ["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", 12, "isca", 2009]], "Nan Jiang": [0, ["Indirect adaptive routing on large scale interconnection networks", ["Nan Jiang", "John Kim", "William J. Dally"], "https://doi.org/10.1145/1555754.1555783", 12, "isca", 2009]], "Jian Li": [0, ["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", 12, "isca", 2009]], "Michel Dubois": [0, ["Dynamic MIPS rate stabilization in out-of-order processors", ["Jinho Suh", "Michel Dubois"], "https://doi.org/10.1145/1555754.1555763", 11, "isca", 2009]], "Eduardo Quinones": [0, ["Hardware support for WCET analysis of hard real-time multicore systems", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", 12, "isca", 2009]], "Hakan Zeffer": [0, ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12, "isca", 2009]], "Antonia Zhai": [0, ["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", 12, "isca", 2009]], "Mark Horowitz": [0, ["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", 12, "isca", 2009]], "Ramakrishnan Rajamony": [0, ["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", 12, "isca", 2009]], "Tina Wen": [0, ["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", 12, "isca", 2009]], "Jude A. Rivers": [0, ["Scalable high performance main memory system using phase-change memory technology", ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "https://doi.org/10.1145/1555754.1555760", 10, "isca", 2009]], "Natalie D. Enright Jerger": [0, ["Achieving predictable performance through better memory controller placement in many-core CMPs", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", 11, "isca", 2009]], "Enric Gibert": [0, ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10, "isca", 2009]], "Thomas Moscibroda": [0, ["A case for bufferless routing in on-chip networks", ["Thomas Moscibroda", "Onur Mutlu"], "https://doi.org/10.1145/1555754.1555781", 12, "isca", 2009]], "Pedro Diaz": [0, ["Stream chaining: exploiting multiple levels of correlation in data prefetching", ["Pedro Diaz", "Marcelo Cintra"], "https://doi.org/10.1145/1555754.1555767", 12, "isca", 2009]], "Xavier Vera": [0, ["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", 11, "isca", 2009]], "Martin Karlsson": [0, ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12, "isca", 2009]], "Dario Suarez Gracia": [0, ["SigRace: signature-based data race detection", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", 12, "isca", 2009]], "Benjamin C. Lee": [4.3665677367243916e-05, ["Architecting phase change memory as a scalable dram alternative", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", 12, "isca", 2009]], "Yangchun Luo": [0, ["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", 12, "isca", 2009]], "Prasanna Sundararajan": [0, ["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11, "isca", 2009]], "Cagdas Dirik": [0, ["The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization", ["Cagdas Dirik", "Bruce L. Jacob"], "https://doi.org/10.1145/1555754.1555790", 11, "isca", 2009]], "Timothy Sherwood": [0, ["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", 10, "isca", 2009]], "Xiaoxia Wu": [5.2272671304302494e-17, ["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", 12, "isca", 2009]], "Mattan Erez": [0, ["Memory mapped ECC: low-cost error protection for last level caches", ["Doe Hyun Yoon", "Mattan Erez"], "https://doi.org/10.1145/1555754.1555771", 12, "isca", 2009]], "Nathan L. Binkert": [0, ["End-to-end performance forecasting: finding bottlenecks before they happen", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", 10, "isca", 2009]], "Stephen Somogyi": [0, ["Spatio-temporal memory streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", 12, "isca", 2009]], "Xiaorui Wang": [8.41452298463996e-12, ["Temperature-constrained power control for chip multiprocessors with online model estimation", ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1145/1555754.1555794", 11, "isca", 2009]], "Yefu Wang": [0.007344843121245503, ["Temperature-constrained power control for chip multiprocessors with online model estimation", ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1145/1555754.1555794", 11, "isca", 2009]], "Zain Asgar": [0, ["A memory system design framework: creating smart memories", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", 12, "isca", 2009]], "William J. Dally": [0, ["Indirect adaptive routing on large scale interconnection networks", ["Nan Jiang", "John Kim", "William J. Dally"], "https://doi.org/10.1145/1555754.1555783", 12, "isca", 2009]], "Rajiv Gupta": [0, ["ECMon: exposing cache events for monitoring", ["Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1145/1555754.1555798", 12, "isca", 2009]], "Yu Zhang": [0, ["Firefly: illuminating future network-on-chip with nanophotonics", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", 12, "isca", 2009]], "Colin Blundell": [0, ["InvisiFence: performance-transparent memory ordering in conventional multiprocessors", ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555785", 12, "isca", 2009]], "Yale N. Patt": [0, ["Flexible reference-counting-based hardware acceleration for garbage collection", ["Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1555754.1555806", 11, "isca", 2009]], "David H. Albonesi": [0, ["Phastlane: a rapid transit optical routing network", ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "https://doi.org/10.1145/1555754.1555809", 10, "isca", 2009]], "Jun Yang": [0.07243934646248817, ["A durable and energy efficient main memory using phase change memory technology", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", 10, "isca", 2009]], "Jeff Mason": [0, ["Performance and power of cache-based reconfigurable computing", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11, "isca", 2009]], "Sanjay J. Patel": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "Daniel R. Johnson": [0, ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12, "isca", 2009]], "James R. Hamilton": [0, ["Internet-scale service infrastructure efficiency", ["James R. Hamilton"], "https://doi.org/10.1145/1555754.1555756", 0, "isca", 2009]], "Lixin Zhang": [0, ["Hybrid cache architecture with disparate memory technologies", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", 12, "isca", 2009]], "Pedro Lopez": [0, ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10, "isca", 2009]], "Alan Savage": [0, ["Multi-execution: multicore caching for data-similar executions", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", 10, "isca", 2009]], "Nemanja Isailovic": [0, ["A fault tolerant, area efficient architecture for Shor's factoring algorithm", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", 12, "isca", 2009]], "Arijit Biswas": [0, ["Architectural core salvaging in a multi-core processor for hard-error tolerance", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", 12, "isca", 2009]], "Jaume Abella": [0, ["End-to-end register data-flow continuous self-test", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", 11, "isca", 2009]], "Moinuddin K. Qureshi": [0, ["Scalable high performance main memory system using phase-change memory technology", ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "https://doi.org/10.1145/1555754.1555760", 10, "isca", 2009]], "Sherman Yip": [0, ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12, "isca", 2009]], "Nikhil Mungre": [0, ["Dynamic performance tuning for speculative threads", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", 12, "isca", 2009]], "Ken V. Vu": [0, ["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", 12, "isca", 2009]], "Michael D. Powell": [0, ["Architectural core salvaging in a multi-core processor for hard-error tolerance", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", 12, "isca", 2009]], "Marcelo Cintra": [0, ["Stream chaining: exploiting multiple levels of correlation in data prefetching", ["Pedro Diaz", "Marcelo Cintra"], "https://doi.org/10.1145/1555754.1555767", 12, "isca", 2009]], "Magnus Ekman": [0, ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12, "isca", 2009]], "Carlos Madriles": [0, ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10, "isca", 2009]], "Michel A. Kinsy": [0, ["Application-aware deadlock-free oblivious routing", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", 12, "isca", 2009]], "Yan Solihin": [0, ["Scaling the bandwidth wall: challenges in and avenues for CMP scaling", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", 12, "isca", 2009]]}