read_verilog ../top.v
prep
simplemap top
synth

