(kicad_pcb (version 20171130) (host pcbnew "(5.1.4)")

  (general
    (thickness 1.6)
    (drawings 16)
    (tracks 694)
    (zones 0)
    (modules 992)
    (nets 923)
  )

  (page A3)
  (layers
    (0 F.Cu signal)
    (1 In1.Cu signal)
    (2 In2.Cu signal)
    (3 In3.Cu signal)
    (4 In4.Cu signal)
    (5 In5.Cu signal)
    (6 In6.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.1)
    (user_trace_width 0.1)
    (user_trace_width 0.11)
    (user_trace_width 0.13)
    (user_trace_width 0.16)
    (user_trace_width 0.18)
    (user_trace_width 0.19)
    (user_trace_width 0.2)
    (user_trace_width 0.22)
    (user_trace_width 0.29)
    (user_trace_width 0.5)
    (trace_clearance 0.1)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1)
    (via_size 0.45)
    (via_drill 0.25)
    (via_min_size 0.45)
    (via_min_drill 0.25)
    (user_via 0.45 0.25)
    (user_via 0.65 0.25)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.1)
    (mod_text_size 0.75 0.75)
    (mod_text_width 0.1)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.05)
    (solder_mask_min_width 0.05)
    (pad_to_paste_clearance_ratio -0.1)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 /GND)
  (net 2 /3V3)
  (net 3 /12V0)
  (net 4 "Net-(C19-Pad1)")
  (net 5 "Net-(C20-Pad1)")
  (net 6 "Net-(C21-Pad1)")
  (net 7 "Net-(C22-Pad1)")
  (net 8 "Net-(C23-Pad1)")
  (net 9 "Net-(C24-Pad1)")
  (net 10 "Net-(C31-Pad1)")
  (net 11 "Net-(C32-Pad1)")
  (net 12 "Net-(C33-Pad1)")
  (net 13 "Net-(C34-Pad1)")
  (net 14 "Net-(C35-Pad1)")
  (net 15 "Net-(C36-Pad1)")
  (net 16 /1V0_1)
  (net 17 /1V8)
  (net 18 /5V0)
  (net 19 /5V0_N)
  (net 20 /2V5)
  (net 21 /0V5)
  (net 22 /1V2)
  (net 23 "Net-(C101-Pad2)")
  (net 24 "/Power Supply/Intermediate and Standby Rails/VIN_FILT")
  (net 25 "/RGMII PHY/A3V3")
  (net 26 "/RGMII PHY/A1V2")
  (net 27 "/RGMII PHY/A1V2_PLL")
  (net 28 "/RGMII PHY/ETH_A_TAP")
  (net 29 "/RGMII PHY/ETH_B_TAP")
  (net 30 "/RGMII PHY/ETH_C_TAP")
  (net 31 "/RGMII PHY/ETH_D_TAP")
  (net 32 /2V0)
  (net 33 /1V5)
  (net 34 "/FPGA Support/GTX_1V0")
  (net 35 /GTX_1V2)
  (net 36 "/FPGA Support/GTX_1V8")
  (net 37 "Net-(C155-Pad2)")
  (net 38 /1V0_2)
  (net 39 "Net-(C156-Pad2)")
  (net 40 "Net-(C157-Pad2)")
  (net 41 /RAM_VREF)
  (net 42 /RAM_VTT)
  (net 43 "/Clocking/Trigger and Reference Inputs/REF_IN_ATTEN")
  (net 44 "/Clocking/Trigger and Reference Inputs/REF_IN_AC")
  (net 45 /3V3_SB)
  (net 46 "Net-(C229-Pad1)")
  (net 47 "Net-(C230-Pad1)")
  (net 48 /Clocking/CLK_OCXO_P)
  (net 49 /Clocking/CLK_OCXO_AC_P)
  (net 50 /Clocking/CLK_OCXO_N)
  (net 51 /Clocking/CLK_OCXO_AC_N)
  (net 52 /Clocking/REF_IN_P)
  (net 53 /Clocking/REF_IN_AC_P)
  (net 54 /Clocking/REF_IN_N)
  (net 55 /Clocking/REF_IN_AC_N)
  (net 56 /MCU/MCU_VCAP1)
  (net 57 /MCU/MCU_VCAP2)
  (net 58 /MCU/STM_RST_N)
  (net 59 /MCU/VBAT)
  (net 60 /MCU/OSC32_IN)
  (net 61 /MCU/OSC32_OUT)
  (net 62 /Clocking/LA_REFCLK_P)
  (net 63 "/Inputs/Right Pods/SERDES inputs/REFCLK_AC_P")
  (net 64 /Clocking/LA_REFCLK_N)
  (net 65 "/Inputs/Right Pods/SERDES inputs/REFCLK_AC_N")
  (net 66 /QSFP+/QSFP_VCC_RX)
  (net 67 /QSFP+/QSFP_VCC_TX)
  (net 68 /QSFP+/QSFP_VCC1)
  (net 69 /Clocking/XG_REFCLK_P)
  (net 70 /QSFP+/XG_REFCLK_AC_P)
  (net 71 /Clocking/XG_REFCLK_N)
  (net 72 /QSFP+/XG_REFCLK_AC_N)
  (net 73 "Net-(C282-Pad1)")
  (net 74 /Clocking/VCP1)
  (net 75 /Clocking/VCP2)
  (net 76 "Net-(C287-Pad2)")
  (net 77 "Net-(C288-Pad2)")
  (net 78 /Clocking/VCC_CLK23)
  (net 79 /Clocking/VCC_CLK89)
  (net 80 /Clocking/VCC_CLK45)
  (net 81 /Clocking/VCXO_P)
  (net 82 /Clocking/VCXO_AC_P)
  (net 83 /Clocking/VCXO_N)
  (net 84 /Clocking/VCXO_AC_N)
  (net 85 /Clocking/VCC_PLL1)
  (net 86 /Clocking/VCC_PLL2)
  (net 87 /Clocking/VCC_CLK67)
  (net 88 "/Power Supply/5V0_SB")
  (net 89 "Net-(C327-Pad1)")
  (net 90 "Net-(C328-Pad1)")
  (net 91 "/Power Supply/1.xV rails/REFIN")
  (net 92 "Net-(C340-Pad1)")
  (net 93 "Net-(C345-Pad1)")
  (net 94 "Net-(C346-Pad1)")
  (net 95 "Net-(C347-Pad1)")
  (net 96 "/Power Supply/1.xV rails/5REFIN")
  (net 97 "Net-(C383-Pad1)")
  (net 98 "Net-(C384-Pad2)")
  (net 99 "Net-(C385-Pad1)")
  (net 100 "Net-(C387-Pad1)")
  (net 101 "Net-(C390-Pad2)")
  (net 102 "Net-(C390-Pad1)")
  (net 103 "Net-(C392-Pad1)")
  (net 104 "Net-(D1-Pad1)")
  (net 105 "/Inputs/Right Pods/POD6_D3_N")
  (net 106 "/Inputs/Right Pods/POD6_D3_P")
  (net 107 "/Inputs/Right Pods/POD6_D2_N")
  (net 108 "/Inputs/Right Pods/POD6_D2_P")
  (net 109 "/Inputs/Right Pods/POD6_D1_N")
  (net 110 "/Inputs/Right Pods/POD6_D1_P")
  (net 111 "/Inputs/Right Pods/POD6_D0_N")
  (net 112 "/Inputs/Right Pods/POD6_D0_P")
  (net 113 "/Inputs/Right Pods/POD6_D7_N")
  (net 114 "/Inputs/Right Pods/POD6_D7_P")
  (net 115 "/Inputs/Right Pods/POD6_D6_N")
  (net 116 "/Inputs/Right Pods/POD6_D6_P")
  (net 117 "/Inputs/Right Pods/POD6_D5_N")
  (net 118 "/Inputs/Right Pods/POD6_D5_P")
  (net 119 "/Inputs/Right Pods/POD6_D4_N")
  (net 120 "/Inputs/Right Pods/POD6_D4_P")
  (net 121 "/Inputs/Right Pods/POD7_D3_N")
  (net 122 "/Inputs/Right Pods/POD7_D3_P")
  (net 123 "/Inputs/Right Pods/POD7_D2_N")
  (net 124 "/Inputs/Right Pods/POD7_D2_P")
  (net 125 "/Inputs/Right Pods/POD7_D1_N")
  (net 126 "/Inputs/Right Pods/POD7_D1_P")
  (net 127 "/Inputs/Right Pods/POD7_D0_N")
  (net 128 "/Inputs/Right Pods/POD7_D0_P")
  (net 129 "/Inputs/Right Pods/POD7_D7_N")
  (net 130 "/Inputs/Right Pods/POD7_D7_P")
  (net 131 "/Inputs/Right Pods/POD7_D6_N")
  (net 132 "/Inputs/Right Pods/POD7_D6_P")
  (net 133 "/Inputs/Right Pods/POD7_D5_N")
  (net 134 "/Inputs/Right Pods/POD7_D5_P")
  (net 135 "/Inputs/Right Pods/POD7_D4_N")
  (net 136 "/Inputs/Right Pods/POD7_D4_P")
  (net 137 "/Inputs/Right Pods/POD8_D3_N")
  (net 138 "/Inputs/Right Pods/POD8_D3_P")
  (net 139 "/Inputs/Right Pods/POD8_D2_N")
  (net 140 "/Inputs/Right Pods/POD8_D2_P")
  (net 141 "/Inputs/Right Pods/POD8_D1_N")
  (net 142 "/Inputs/Right Pods/POD8_D1_P")
  (net 143 "/Inputs/Right Pods/POD8_D0_N")
  (net 144 "/Inputs/Right Pods/POD8_D0_P")
  (net 145 "/Inputs/Right Pods/POD8_D7_N")
  (net 146 "/Inputs/Right Pods/POD8_D7_P")
  (net 147 "/Inputs/Right Pods/POD8_D6_N")
  (net 148 "/Inputs/Right Pods/POD8_D6_P")
  (net 149 "/Inputs/Right Pods/POD8_D5_N")
  (net 150 "/Inputs/Right Pods/POD8_D5_P")
  (net 151 "/Inputs/Right Pods/POD8_D4_N")
  (net 152 "/Inputs/Right Pods/POD8_D4_P")
  (net 153 "/Inputs/Right Pods/POD9_D3_N")
  (net 154 "/Inputs/Right Pods/POD9_D3_P")
  (net 155 "/Inputs/Right Pods/POD9_D2_N")
  (net 156 "/Inputs/Right Pods/POD9_D2_P")
  (net 157 "/Inputs/Right Pods/POD9_D1_N")
  (net 158 "/Inputs/Right Pods/POD9_D1_P")
  (net 159 "/Inputs/Right Pods/POD9_D0_N")
  (net 160 "/Inputs/Right Pods/POD9_D0_P")
  (net 161 "/Inputs/Right Pods/POD9_D7_N")
  (net 162 "/Inputs/Right Pods/POD9_D7_P")
  (net 163 "/Inputs/Right Pods/POD9_D6_N")
  (net 164 "/Inputs/Right Pods/POD9_D6_P")
  (net 165 "/Inputs/Right Pods/POD9_D5_N")
  (net 166 "/Inputs/Right Pods/POD9_D5_P")
  (net 167 "/Inputs/Right Pods/POD9_D4_N")
  (net 168 "/Inputs/Right Pods/POD9_D4_P")
  (net 169 "/Inputs/Right Pods/POD10_D3_N")
  (net 170 "/Inputs/Right Pods/POD10_D3_P")
  (net 171 "/Inputs/Right Pods/POD10_D2_N")
  (net 172 "/Inputs/Right Pods/POD10_D2_P")
  (net 173 "/Inputs/Right Pods/POD10_D1_N")
  (net 174 "/Inputs/Right Pods/POD10_D1_P")
  (net 175 "/Inputs/Right Pods/POD10_D0_N")
  (net 176 "/Inputs/Right Pods/POD10_D0_P")
  (net 177 "/Inputs/Right Pods/POD10_D7_N")
  (net 178 "/Inputs/Right Pods/POD10_D7_P")
  (net 179 "/Inputs/Right Pods/POD10_D6_N")
  (net 180 "/Inputs/Right Pods/POD10_D6_P")
  (net 181 "/Inputs/Right Pods/POD10_D5_N")
  (net 182 "/Inputs/Right Pods/POD10_D5_P")
  (net 183 "/Inputs/Right Pods/POD10_D4_N")
  (net 184 "/Inputs/Right Pods/POD10_D4_P")
  (net 185 "/Inputs/Right Pods/POD11_D3_N")
  (net 186 "/Inputs/Right Pods/POD11_D3_P")
  (net 187 "/Inputs/Right Pods/POD11_D2_N")
  (net 188 "/Inputs/Right Pods/POD11_D2_P")
  (net 189 "/Inputs/Right Pods/POD11_D1_N")
  (net 190 "/Inputs/Right Pods/POD11_D1_P")
  (net 191 "/Inputs/Right Pods/POD11_D0_N")
  (net 192 "/Inputs/Right Pods/POD11_D0_P")
  (net 193 "/Inputs/Right Pods/POD11_D7_N")
  (net 194 "/Inputs/Right Pods/POD11_D7_P")
  (net 195 "/Inputs/Right Pods/POD11_D6_N")
  (net 196 "/Inputs/Right Pods/POD11_D6_P")
  (net 197 "/Inputs/Right Pods/POD11_D5_N")
  (net 198 "/Inputs/Right Pods/POD11_D5_P")
  (net 199 "/Inputs/Right Pods/POD11_D4_N")
  (net 200 "/Inputs/Right Pods/POD11_D4_P")
  (net 201 "/Inputs/Left Pods/POD0_D3_N")
  (net 202 "/Inputs/Left Pods/POD0_D3_P")
  (net 203 "/Inputs/Left Pods/POD0_D2_N")
  (net 204 "/Inputs/Left Pods/POD0_D2_P")
  (net 205 "/Inputs/Left Pods/POD0_D1_N")
  (net 206 "/Inputs/Left Pods/POD0_D1_P")
  (net 207 "/Inputs/Left Pods/POD0_D0_N")
  (net 208 "/Inputs/Left Pods/POD0_D0_P")
  (net 209 "/Inputs/Left Pods/POD0_D7_N")
  (net 210 "/Inputs/Left Pods/POD0_D7_P")
  (net 211 "/Inputs/Left Pods/POD0_D6_N")
  (net 212 "/Inputs/Left Pods/POD0_D6_P")
  (net 213 "/Inputs/Left Pods/POD0_D5_N")
  (net 214 "/Inputs/Left Pods/POD0_D5_P")
  (net 215 "/Inputs/Left Pods/POD0_D4_N")
  (net 216 "/Inputs/Left Pods/POD0_D4_P")
  (net 217 "/Inputs/Left Pods/POD1_D3_N")
  (net 218 "/Inputs/Left Pods/POD1_D3_P")
  (net 219 "/Inputs/Left Pods/POD1_D2_N")
  (net 220 "/Inputs/Left Pods/POD1_D2_P")
  (net 221 "/Inputs/Left Pods/POD1_D1_N")
  (net 222 "/Inputs/Left Pods/POD1_D1_P")
  (net 223 "/Inputs/Left Pods/POD1_D0_N")
  (net 224 "/Inputs/Left Pods/POD1_D0_P")
  (net 225 "/Inputs/Left Pods/POD1_D7_N")
  (net 226 "/Inputs/Left Pods/POD1_D7_P")
  (net 227 "/Inputs/Left Pods/POD1_D6_N")
  (net 228 "/Inputs/Left Pods/POD1_D6_P")
  (net 229 "/Inputs/Left Pods/POD1_D5_N")
  (net 230 "/Inputs/Left Pods/POD1_D5_P")
  (net 231 "/Inputs/Left Pods/POD1_D4_N")
  (net 232 "/Inputs/Left Pods/POD1_D4_P")
  (net 233 "/Inputs/Left Pods/POD2_D3_N")
  (net 234 "/Inputs/Left Pods/POD2_D3_P")
  (net 235 "/Inputs/Left Pods/POD2_D2_N")
  (net 236 "/Inputs/Left Pods/POD2_D2_P")
  (net 237 "/Inputs/Left Pods/POD2_D1_N")
  (net 238 "/Inputs/Left Pods/POD2_D1_P")
  (net 239 "/Inputs/Left Pods/POD2_D0_N")
  (net 240 "/Inputs/Left Pods/POD2_D0_P")
  (net 241 "/Inputs/Left Pods/POD2_D7_N")
  (net 242 "/Inputs/Left Pods/POD2_D7_P")
  (net 243 "/Inputs/Left Pods/POD2_D6_N")
  (net 244 "/Inputs/Left Pods/POD2_D6_P")
  (net 245 "/Inputs/Left Pods/POD2_D5_N")
  (net 246 "/Inputs/Left Pods/POD2_D5_P")
  (net 247 "/Inputs/Left Pods/POD2_D4_N")
  (net 248 "/Inputs/Left Pods/POD2_D4_P")
  (net 249 "/Inputs/Left Pods/POD3_D3_N")
  (net 250 "/Inputs/Left Pods/POD3_D3_P")
  (net 251 "/Inputs/Left Pods/POD3_D2_N")
  (net 252 "/Inputs/Left Pods/POD3_D2_P")
  (net 253 "/Inputs/Left Pods/POD3_D1_N")
  (net 254 "/Inputs/Left Pods/POD3_D1_P")
  (net 255 "/Inputs/Left Pods/POD3_D0_N")
  (net 256 "/Inputs/Left Pods/POD3_D0_P")
  (net 257 "/Inputs/Left Pods/POD3_D7_N")
  (net 258 "/Inputs/Left Pods/POD3_D7_P")
  (net 259 "/Inputs/Left Pods/POD3_D6_N")
  (net 260 "/Inputs/Left Pods/POD3_D6_P")
  (net 261 "/Inputs/Left Pods/POD3_D5_N")
  (net 262 "/Inputs/Left Pods/POD3_D5_P")
  (net 263 "/Inputs/Left Pods/POD3_D4_N")
  (net 264 "/Inputs/Left Pods/POD3_D4_P")
  (net 265 "/Inputs/Left Pods/POD4_D3_N")
  (net 266 "/Inputs/Left Pods/POD4_D3_P")
  (net 267 "/Inputs/Left Pods/POD4_D2_N")
  (net 268 "/Inputs/Left Pods/POD4_D2_P")
  (net 269 "/Inputs/Left Pods/POD4_D1_N")
  (net 270 "/Inputs/Left Pods/POD4_D1_P")
  (net 271 "/Inputs/Left Pods/POD4_D0_N")
  (net 272 "/Inputs/Left Pods/POD4_D0_P")
  (net 273 "/Inputs/Left Pods/POD4_D7_N")
  (net 274 "/Inputs/Left Pods/POD4_D7_P")
  (net 275 "/Inputs/Left Pods/POD4_D6_N")
  (net 276 "/Inputs/Left Pods/POD4_D6_P")
  (net 277 "/Inputs/Left Pods/POD4_D5_N")
  (net 278 "/Inputs/Left Pods/POD4_D5_P")
  (net 279 "/Inputs/Left Pods/POD4_D4_N")
  (net 280 "/Inputs/Left Pods/POD4_D4_P")
  (net 281 "/Inputs/Left Pods/POD5_D3_N")
  (net 282 "/Inputs/Left Pods/POD5_D3_P")
  (net 283 "/Inputs/Left Pods/POD5_D2_N")
  (net 284 "/Inputs/Left Pods/POD5_D2_P")
  (net 285 "/Inputs/Left Pods/POD5_D1_N")
  (net 286 "/Inputs/Left Pods/POD5_D1_P")
  (net 287 "/Inputs/Left Pods/POD5_D0_N")
  (net 288 "/Inputs/Left Pods/POD5_D0_P")
  (net 289 "/Inputs/Left Pods/POD5_D7_N")
  (net 290 "/Inputs/Left Pods/POD5_D7_P")
  (net 291 "/Inputs/Left Pods/POD5_D6_N")
  (net 292 "/Inputs/Left Pods/POD5_D6_P")
  (net 293 "/Inputs/Left Pods/POD5_D5_N")
  (net 294 "/Inputs/Left Pods/POD5_D5_P")
  (net 295 "/Inputs/Left Pods/POD5_D4_N")
  (net 296 "/Inputs/Left Pods/POD5_D4_P")
  (net 297 "Net-(D26-Pad2)")
  (net 298 "Net-(D27-Pad2)")
  (net 299 "Net-(D28-Pad2)")
  (net 300 "Net-(D29-Pad2)")
  (net 301 "/Inputs/Pod Power/P0_VSHUNT")
  (net 302 "Net-(F1-Pad1)")
  (net 303 "/Inputs/Pod Power/P1_VSHUNT")
  (net 304 "Net-(F2-Pad1)")
  (net 305 "/Inputs/Pod Power/P2_VSHUNT")
  (net 306 "Net-(F3-Pad1)")
  (net 307 "/Inputs/Pod Power/P3_VSHUNT")
  (net 308 "Net-(F4-Pad1)")
  (net 309 "/Inputs/Pod Power/P4_VSHUNT")
  (net 310 "Net-(F5-Pad1)")
  (net 311 "/Inputs/Pod Power/P5_VSHUNT")
  (net 312 "Net-(F6-Pad1)")
  (net 313 "/Inputs/Pod Power/P6_VSHUNT")
  (net 314 "Net-(F7-Pad1)")
  (net 315 "/Inputs/Pod Power/P7_VSHUNT")
  (net 316 "Net-(F8-Pad1)")
  (net 317 "/Inputs/Pod Power/P8_VSHUNT")
  (net 318 "Net-(F9-Pad1)")
  (net 319 "/Inputs/Pod Power/P9_VSHUNT")
  (net 320 "Net-(F10-Pad1)")
  (net 321 "/Inputs/Pod Power/P10_VSHUNT")
  (net 322 "Net-(F11-Pad1)")
  (net 323 "/Inputs/Pod Power/P11_VSHUNT")
  (net 324 "Net-(F12-Pad1)")
  (net 325 "/Power Supply/Intermediate and Standby Rails/VIN_FUSED")
  (net 326 "/Power Supply/Intermediate and Standby Rails/VIN")
  (net 327 "/Inputs/Pod Power/P0_12V0")
  (net 328 "/Inputs/Left Pods/P0_12V0")
  (net 329 "/Inputs/Pod Power/P1_12V0")
  (net 330 "/Inputs/Left Pods/P1_12V0")
  (net 331 "/Inputs/Pod Power/P2_12V0")
  (net 332 "/Inputs/Left Pods/P2_12V0")
  (net 333 "/Inputs/Pod Power/P3_12V0")
  (net 334 "/Inputs/Left Pods/P3_12V0")
  (net 335 "/Inputs/Pod Power/P4_12V0")
  (net 336 "/Inputs/Left Pods/P4_12V0")
  (net 337 "/Inputs/Pod Power/P5_12V0")
  (net 338 "/Inputs/Left Pods/P5_12V0")
  (net 339 "/Inputs/Pod Power/P6_12V0")
  (net 340 "/Inputs/Right Pods/P6_12V0")
  (net 341 "/Inputs/Pod Power/P7_12V0")
  (net 342 "/Inputs/Right Pods/P7_12V0")
  (net 343 "/Inputs/Pod Power/P8_12V0")
  (net 344 "/Inputs/Right Pods/P8_12V0")
  (net 345 "/Inputs/Pod Power/P9_12V0")
  (net 346 "/Inputs/Right Pods/P9_12V0")
  (net 347 "/Inputs/Pod Power/P10_12V0")
  (net 348 "/Inputs/Right Pods/P10_12V0")
  (net 349 "/Inputs/Pod Power/P11_12V0")
  (net 350 "/Inputs/Right Pods/P11_12V0")
  (net 351 "/Power Supply/Intermediate and Standby Rails/GND_IN")
  (net 352 /MCU/STM_RST_J)
  (net 353 /MCU/STM_TDI)
  (net 354 /MCU/STM_TDO)
  (net 355 /MCU/STM_TCK)
  (net 356 /MCU/STM_TMS)
  (net 357 "/Inputs/IO FPGA/S6_TDI")
  (net 358 "/Inputs/IO FPGA/S6_TDO")
  (net 359 "/Inputs/IO FPGA/S6_TCK")
  (net 360 "/Inputs/IO FPGA/S6_TMS")
  (net 361 "/Inputs/Pod Power/P6_PRESENT")
  (net 362 /Inputs/P6_UART_TX)
  (net 363 /Inputs/P6_UART_RX)
  (net 364 "/Inputs/Pod Power/P7_PRESENT")
  (net 365 /Inputs/P7_UART_TX)
  (net 366 /Inputs/P7_UART_RX)
  (net 367 "/Inputs/Pod Power/P8_PRESENT")
  (net 368 /Inputs/P8_UART_TX)
  (net 369 /Inputs/P8_UART_RX)
  (net 370 "/Inputs/Pod Power/P9_PRESENT")
  (net 371 /Inputs/P9_UART_TX)
  (net 372 /Inputs/P9_UART_RX)
  (net 373 "/Inputs/Pod Power/P10_PRESENT")
  (net 374 /Inputs/P10_UART_TX)
  (net 375 /Inputs/P10_UART_RX)
  (net 376 "/Inputs/Pod Power/P11_PRESENT")
  (net 377 /Inputs/P11_UART_TX)
  (net 378 /Inputs/P11_UART_RX)
  (net 379 "/FPGA Support/K7_TDI")
  (net 380 "/FPGA Support/K7_TDO")
  (net 381 "/FPGA Support/K7_TCK")
  (net 382 "/FPGA Support/K7_TMS")
  (net 383 "/RGMII PHY/ETH_LED2_N")
  (net 384 "/RGMII PHY/ETH_LED1_N")
  (net 385 "/RGMII PHY/ETH_A_P")
  (net 386 "/RGMII PHY/ETH_A_N")
  (net 387 "/RGMII PHY/ETH_D_N")
  (net 388 "/RGMII PHY/ETH_D_P")
  (net 389 "/RGMII PHY/ETH_B_N")
  (net 390 "/RGMII PHY/ETH_B_P")
  (net 391 "/RGMII PHY/ETH_C_P")
  (net 392 "/RGMII PHY/ETH_C_N")
  (net 393 "/Clocking/Trigger and Reference Inputs/TRIG_IN")
  (net 394 "/Clocking/Trigger and Reference Inputs/REFCLK_IN")
  (net 395 "/Clocking/Trigger and Reference Inputs/PPS_IN")
  (net 396 "/Inputs/Left Pods/P0_PRESENT")
  (net 397 /Inputs/P0_UART_TX)
  (net 398 /Inputs/P0_UART_RX)
  (net 399 "/Inputs/Left Pods/P1_PRESENT")
  (net 400 /Inputs/P1_UART_TX)
  (net 401 /Inputs/P1_UART_RX)
  (net 402 "/Inputs/Left Pods/P2_PRESENT")
  (net 403 /Inputs/P2_UART_TX)
  (net 404 /Inputs/P2_UART_RX)
  (net 405 "/Inputs/Left Pods/P3_PRESENT")
  (net 406 /Inputs/P3_UART_TX)
  (net 407 /Inputs/P3_UART_RX)
  (net 408 "/Inputs/Left Pods/P4_PRESENT")
  (net 409 /Inputs/P4_UART_TX)
  (net 410 /Inputs/P4_UART_RX)
  (net 411 "/Inputs/Left Pods/P5_PRESENT")
  (net 412 /Inputs/P5_UART_TX)
  (net 413 /Inputs/P5_UART_RX)
  (net 414 /Clocking/REF_OUT_P)
  (net 415 /Clocking/REF_OUT_N)
  (net 416 /Clocking/REF_OUT)
  (net 417 /Clocking/TRIG_OUT_MUX_P)
  (net 418 /MCU/FAN0_TACHO)
  (net 419 /MCU/FAN0_PWM_SHIFTED)
  (net 420 /QSFP+/QSFP_RX2_N)
  (net 421 /QSFP+/QSFP_RX2_P)
  (net 422 /QSFP+/QSFP_RX4_P)
  (net 423 /QSFP+/QSFP_RX4_N)
  (net 424 /QSFP_PRESENT_N)
  (net 425 /QSFP_INT_N)
  (net 426 /QSFP_LP_MODE)
  (net 427 /QSFP+/QSFP_TX3_P)
  (net 428 /QSFP+/QSFP_TX3_N)
  (net 429 /QSFP+/QSFP_TX1_P)
  (net 430 /QSFP+/QSFP_TX1_N)
  (net 431 /QSFP+/QSFP_RX1_N)
  (net 432 /QSFP+/QSFP_RX1_P)
  (net 433 /QSFP+/QSFP_RX3_N)
  (net 434 /QSFP+/QSFP_RX3_P)
  (net 435 /QSFP_RST_N)
  (net 436 /QSFP_MODSEL_N)
  (net 437 /QSFP+/QSFP_TX4_P)
  (net 438 /QSFP+/QSFP_TX4_N)
  (net 439 /QSFP+/QSFP_TX2_P)
  (net 440 /QSFP+/QSFP_TX2_N)
  (net 441 /MCU/FAN1_TACHO)
  (net 442 /MCU/FAN1_PWM_SHIFTED)
  (net 443 /MCU/FAN2_TACHO)
  (net 444 /MCU/FAN2_PWM_SHIFTED)
  (net 445 /MCU/FAN3_TACHO)
  (net 446 /MCU/FAN3_PWM_SHIFTED)
  (net 447 "Net-(L7-Pad1)")
  (net 448 "/Power Supply/1.xV rails/1V5_EN_SHIFT")
  (net 449 "/Power Supply/1.xV rails/1V0_EN_SHIFT")
  (net 450 /MCU/1V0_EN)
  (net 451 /MCU/1V5_EN)
  (net 452 "/Power Supply/1.xV rails/1V2_EN_SHIFT")
  (net 453 "/Power Supply/1.xV rails/1V8_EN_SHIFT")
  (net 454 /MCU/1V8_EN)
  (net 455 /MCU/1V2_EN)
  (net 456 "/Power Supply/Higher voltage rails/2V5_EN_SHIFT")
  (net 457 "/Power Supply/Higher voltage rails/2V0_EN_SHIFT")
  (net 458 /MCU/2V0_EN)
  (net 459 /MCU/2V5_EN)
  (net 460 "/Power Supply/Higher voltage rails/3V3_EN_SHIFT")
  (net 461 /MCU/3V3_EN)
  (net 462 /MCU/FAN2_PWM)
  (net 463 /MCU/FAN1_PWM)
  (net 464 /MCU/FAN0_PWM)
  (net 465 /MCU/FAN3_PWM)
  (net 466 "Net-(R1-Pad2)")
  (net 467 "Net-(R2-Pad2)")
  (net 468 "Net-(R3-Pad2)")
  (net 469 "Net-(R4-Pad2)")
  (net 470 "Net-(R5-Pad2)")
  (net 471 "Net-(R6-Pad2)")
  (net 472 "Net-(R13-Pad2)")
  (net 473 "Net-(R14-Pad2)")
  (net 474 "Net-(R15-Pad2)")
  (net 475 "Net-(R16-Pad2)")
  (net 476 "Net-(R17-Pad2)")
  (net 477 "Net-(R18-Pad2)")
  (net 478 /Inputs/S7_RST_N)
  (net 479 "Net-(R26-Pad1)")
  (net 480 "Net-(R27-Pad2)")
  (net 481 "/Inputs/IO FPGA/S7_QSPI_SCK")
  (net 482 /Inputs/S7_INIT_B)
  (net 483 /Inputs/S7_QSPI_DQ1)
  (net 484 "Net-(R29-Pad1)")
  (net 485 /Inputs/S7_QSPI_DQ2)
  (net 486 "Net-(R30-Pad1)")
  (net 487 "Net-(R31-Pad2)")
  (net 488 /Inputs/S7_QSPI_DQ3)
  (net 489 "Net-(R32-Pad2)")
  (net 490 /Inputs/S7_QSPI_DQ0)
  (net 491 /Clocking/EXT_TRIG_2_P)
  (net 492 /Clocking/EXT_TRIG_2_N)
  (net 493 /Clocking/SYNC_CLK_2_P)
  (net 494 /Clocking/SYNC_CLK_2_N)
  (net 495 "/RGMII PHY/RGMII_RXD3")
  (net 496 "/RGMII PHY/RGMII_RXD2")
  (net 497 "/RGMII PHY/RGMII_RXD1")
  (net 498 "/RGMII PHY/RGMII_RXD0")
  (net 499 "/RGMII PHY/RGMII_RX_DV")
  (net 500 "/RGMII PHY/RGMII_RX_CLK")
  (net 501 "Net-(R42-Pad2)")
  (net 502 "Net-(R43-Pad2)")
  (net 503 "Net-(R44-Pad2)")
  (net 504 "Net-(R45-Pad2)")
  (net 505 "Net-(R46-Pad2)")
  (net 506 "Net-(R47-Pad2)")
  (net 507 "Net-(R48-Pad2)")
  (net 508 "Net-(R49-Pad2)")
  (net 509 "/RGMII PHY/RGMII_MDIO")
  (net 510 "/RGMII PHY/MAC_I2C_SCL")
  (net 511 "/RGMII PHY/MAC_I2C_SDA")
  (net 512 "Net-(R54-Pad1)")
  (net 513 "/FPGA Support/K7_QSPI_SCK")
  (net 514 "Net-(R55-Pad1)")
  (net 515 /K7_INIT_B)
  (net 516 /K7_RST_N)
  (net 517 /K7_QSPI_DQ1)
  (net 518 "Net-(R58-Pad1)")
  (net 519 /K7_QSPI_DQ2)
  (net 520 "Net-(R59-Pad1)")
  (net 521 "Net-(R60-Pad2)")
  (net 522 /K7_QSPI_DQ3)
  (net 523 "Net-(R61-Pad2)")
  (net 524 /K7_QSPI_DQ0)
  (net 525 "Net-(R62-Pad1)")
  (net 526 "Net-(R63-Pad1)")
  (net 527 "Net-(R64-Pad1)")
  (net 528 "Net-(R65-Pad1)")
  (net 529 "Net-(R66-Pad1)")
  (net 530 "Net-(R67-Pad1)")
  (net 531 /Clocking/RAM_CLK_P)
  (net 532 /Clocking/RAM_CLK_N)
  (net 533 /RAM/DDR_RST_N)
  (net 534 "/Clocking/Trigger and Reference Inputs/TRIG_IN_ATTEN")
  (net 535 "/Clocking/Trigger and Reference Inputs/PPS_IN_ATTEN")
  (net 536 "Net-(R73-Pad2)")
  (net 537 "Net-(R73-Pad1)")
  (net 538 "Net-(R74-Pad2)")
  (net 539 "Net-(R74-Pad1)")
  (net 540 "Net-(R75-Pad2)")
  (net 541 "Net-(R75-Pad1)")
  (net 542 "Net-(R77-Pad2)")
  (net 543 "Net-(R78-Pad2)")
  (net 544 "Net-(R79-Pad2)")
  (net 545 "Net-(R80-Pad2)")
  (net 546 "Net-(R81-Pad2)")
  (net 547 "Net-(R82-Pad2)")
  (net 548 "Net-(R83-Pad2)")
  (net 549 "Net-(R83-Pad1)")
  (net 550 "/Inputs/Right Pods/SERDES inputs/UNUSED1_P")
  (net 551 "/Inputs/Right Pods/SERDES inputs/UNUSED1_N")
  (net 552 "/Inputs/Right Pods/SERDES inputs/UNUSED2_P")
  (net 553 "/Inputs/Right Pods/SERDES inputs/UNUSED2_N")
  (net 554 "Net-(R92-Pad2)")
  (net 555 /PPS_IN_P)
  (net 556 /PPS_IN_N)
  (net 557 "Net-(R100-Pad1)")
  (net 558 /PLL_SPI_DATA)
  (net 559 "Net-(R101-Pad1)")
  (net 560 /MCU/TOUCH_RST_N)
  (net 561 /MCU/TOUCH_INT)
  (net 562 "Net-(R118-Pad2)")
  (net 563 "Net-(R120-Pad1)")
  (net 564 "/Clocking/Trigger and Reference Inputs/TRIG_IN_P")
  (net 565 "/Clocking/Trigger and Reference Inputs/TRIG_IN_N")
  (net 566 "Net-(R131-Pad2)")
  (net 567 "Net-(R142-Pad2)")
  (net 568 "Net-(R143-Pad2)")
  (net 569 "Net-(R144-Pad2)")
  (net 570 "Net-(R145-Pad2)")
  (net 571 "Net-(R146-Pad2)")
  (net 572 "Net-(R147-Pad2)")
  (net 573 "Net-(R148-Pad2)")
  (net 574 "Net-(R149-Pad2)")
  (net 575 /Clocking/TRIG_OUT_MUX_N)
  (net 576 "Net-(R151-Pad1)")
  (net 577 "Net-(R152-Pad1)")
  (net 578 "Net-(R153-Pad1)")
  (net 579 "/Power Supply/1.xV rails/1V0_1_SENSE")
  (net 580 "/Power Supply/1.xV rails/1V0_2_SENSE")
  (net 581 "/Power Supply/1.xV rails/1V5_SENSE")
  (net 582 "Net-(R167-Pad1)")
  (net 583 "Net-(R168-Pad1)")
  (net 584 "Net-(R171-Pad1)")
  (net 585 "/Power Supply/Intermediate and Standby Rails/3V3_SB_GOOD")
  (net 586 "Net-(R175-Pad1)")
  (net 587 "Net-(R176-Pad1)")
  (net 588 "Net-(R177-Pad1)")
  (net 589 "Net-(R182-Pad2)")
  (net 590 "Net-(R183-Pad2)")
  (net 591 "Net-(R184-Pad2)")
  (net 592 "Net-(R185-Pad2)")
  (net 593 "Net-(R188-Pad2)")
  (net 594 /VBACKLIGHT_P)
  (net 595 "Net-(R190-Pad1)")
  (net 596 "Net-(R191-Pad1)")
  (net 597 /MCU/5V0_GOOD)
  (net 598 "/Power Supply/Higher voltage rails/5V0_N_FB")
  (net 599 "Net-(R195-Pad4)")
  (net 600 "/Power Supply/1.xV rails/1V0_1_SENSE_LO")
  (net 601 "/Power Supply/1.xV rails/1V0_1_SENSE_HI")
  (net 602 "Net-(R196-Pad4)")
  (net 603 "/Power Supply/1.xV rails/1V0_2_SENSE_LO")
  (net 604 "/Power Supply/1.xV rails/1V0_2_SENSE_HI")
  (net 605 "Net-(R197-Pad4)")
  (net 606 "/Power Supply/1.xV rails/1V5_SENSE_LO")
  (net 607 "/Power Supply/1.xV rails/1V5_SENSE_HI")
  (net 608 "/Power Supply/1.xV rails/1V2_SENSE_LO")
  (net 609 "/Power Supply/1.xV rails/1V2_SENSE_HI")
  (net 610 "/Power Supply/1.xV rails/1V8_SENSE_LO")
  (net 611 "/Power Supply/1.xV rails/1V8_SENSE_HI")
  (net 612 "/Power Supply/Higher voltage rails/2V5_SENSE_LO")
  (net 613 "/Power Supply/Higher voltage rails/2V5_SENSE_HI")
  (net 614 "/Power Supply/Higher voltage rails/2V0_SENSE_LO")
  (net 615 "/Power Supply/Higher voltage rails/2V0_SENSE_HI")
  (net 616 "/Power Supply/Higher voltage rails/3V3_SENSE_LO")
  (net 617 "/Power Supply/Higher voltage rails/3V3_SENSE_HI")
  (net 618 "/Power Supply/Higher voltage rails/BACKLIGHT_SENSE_LO")
  (net 619 "/Power Supply/Higher voltage rails/BACKLIGHT_SENSE_HI")
  (net 620 "/Power Supply/Higher voltage rails/5V0_SENSE_LO")
  (net 621 "/Power Supply/Higher voltage rails/5V0_SENSE_HI")
  (net 622 "/Power Supply/Intermediate and Standby Rails/3V3_SB_SENSE_LO")
  (net 623 "/Power Supply/Intermediate and Standby Rails/3V3_SB_SENSE_HI")
  (net 624 "/Power Supply/Intermediate and Standby Rails/12V0_SENSE_LO")
  (net 625 "/Power Supply/Intermediate and Standby Rails/12V0_SENSE_HI")
  (net 626 "Net-(R207-Pad1)")
  (net 627 "Net-(R208-Pad1)")
  (net 628 "Net-(R209-Pad1)")
  (net 629 "Net-(R210-Pad1)")
  (net 630 "Net-(R211-Pad1)")
  (net 631 "Net-(R212-Pad1)")
  (net 632 "Net-(R213-Pad1)")
  (net 633 /5V0_SB)
  (net 634 /MCU/LED0)
  (net 635 /MCU/LED1)
  (net 636 /MCU/LED2)
  (net 637 /MCU/LED3)
  (net 638 "/Power Supply/Intermediate and Standby Rails/12V0_ON_N")
  (net 639 /MCU/CONSOLE_RX)
  (net 640 /MCU/CONSOLE_TX)
  (net 641 /PLL_STATUS_CLKIN1)
  (net 642 /SCPI_UART_TX)
  (net 643 /SCPI_UART_RX)
  (net 644 /Inputs/S7_DONE)
  (net 645 /MCU/LCD_R6)
  (net 646 /PLL_SPI_CLK)
  (net 647 /PLL_STATUS_HOLDOVER)
  (net 648 /MCU/ETH_PPS_OUT)
  (net 649 /MCU/BACKLIGHT_PWM)
  (net 650 /TEMP3_ALERT)
  (net 651 /PLL_SPI_LE)
  (net 652 /MCU/LCD_G2)
  (net 653 /MCU/LCD_G3)
  (net 654 /MCU/LCD_G5)
  (net 655 /MCU/LCD_G7)
  (net 656 /TRIG_OUT_MUX_EQ)
  (net 657 /TEMP4_ALERT)
  (net 658 /MCU/LCD_R7)
  (net 659 /MCU/LCD_G0)
  (net 660 /MCU/LCD_G1)
  (net 661 /MCU/LCD_G4)
  (net 662 /MCU/LCD_G6)
  (net 663 /MCU/3V3_GOOD)
  (net 664 /TRIG_OUT_SEL)
  (net 665 /MCU/LCD_B3)
  (net 666 /MCU/LCD_B0)
  (net 667 /MCU/LCD_R5)
  (net 668 /MCU/5V0_EN)
  (net 669 /MCU/LCD_B2)
  (net 670 /MCU/LCD_B1)
  (net 671 /MCU/LCD_R4)
  (net 672 /MCU/VBACKLIGHT_EN)
  (net 673 /MCU/LCD_B4)
  (net 674 /MCU/RMII_TX_EN)
  (net 675 /Inputs/S7_SPI_MOSI)
  (net 676 /MCU/LCD_R2)
  (net 677 /MCU/LCD_R3)
  (net 678 /TEMP1_ALERT)
  (net 679 /TEMP2_ALERT)
  (net 680 /MCU/LCD_B5)
  (net 681 /MCU/5V0_N_EN)
  (net 682 /PLL_STATUS_LD)
  (net 683 /MCU/LCD_R1)
  (net 684 /MCU/2V5_GOOD)
  (net 685 /MCU/2V0_GOOD)
  (net 686 /MCU/LCD_B6)
  (net 687 /MCU/0V5_EN)
  (net 688 /MCU/RMII_RXD1)
  (net 689 /MCU/RMII_RXD0)
  (net 690 /MCU/LCD_HSYNC)
  (net 691 /MCU/LCD_B7)
  (net 692 /MCU/0V5_GOOD)
  (net 693 /Inputs/S7_SPI_SCK)
  (net 694 /Inputs/S7_SPI_CS_N)
  (net 695 /MCU/LCD_R0)
  (net 696 /MCU/LCD_VSYNC)
  (net 697 /MCU/LCD_EN)
  (net 698 /PLL_STATUS_CLKIN0)
  (net 699 /MCU/RMII_TXD1)
  (net 700 /MCU/RMII_CRS_DV)
  (net 701 /Inputs/S7_SPI_MISO)
  (net 702 /MCU/1V8_GOOD)
  (net 703 /MCU/LCD_CLK)
  (net 704 /MCU/RMII_TXD0)
  (net 705 /MCU/K7_SPI_SCK)
  (net 706 /MCU/RMII_REFCLK)
  (net 707 /MCU/VTT_EN)
  (net 708 /MCU/1V5_GOOD)
  (net 709 /MCU/1V2_GOOD)
  (net 710 /MCU/1V0_2_GOOD)
  (net 711 /MCU/1V0_1_GOOD)
  (net 712 /MCU/K7_SPI_MOSI)
  (net 713 /K7_DONE)
  (net 714 /MCU/VTT_GOOD)
  (net 715 /MCU/LCD_ON)
  (net 716 /MCU/K7_SPI_MISO)
  (net 717 /MCU/K7_SPI_CS_N)
  (net 718 "/RGMII PHY/RGMII_TX_EN")
  (net 719 "/RGMII PHY/RGMII_TXD1")
  (net 720 "/RGMII PHY/RGMII_TXD3")
  (net 721 "/RGMII PHY/RGMII_TXD0")
  (net 722 "/RGMII PHY/RGMII_TXD2")
  (net 723 /PLL_SYNC)
  (net 724 "/RGMII PHY/RGMII_RST_N")
  (net 725 /K7_QSPI_CS_N)
  (net 726 "/RGMII PHY/RGMII_MDC")
  (net 727 /RAM/DDR_DQ38)
  (net 728 /RAM/DDR_DQS6_N)
  (net 729 /RAM/DDR_DQS6_P)
  (net 730 /RAM/DDR_DQ52)
  (net 731 /RAM/DDR_DQ37)
  (net 732 /RAM/DDR_DQ54)
  (net 733 /RAM/DDR_DQ53)
  (net 734 /RAM/DDR_DQ55)
  (net 735 /RAM/DDR_DM6)
  (net 736 /RAM/DDR_DQS7_N)
  (net 737 /RAM/DDR_DQ61)
  (net 738 /RAM/DDR_DQS4_N)
  (net 739 /RAM/DDR_DQS4_P)
  (net 740 /RAM/DDR_DQ49)
  (net 741 /RAM/DDR_DQ48)
  (net 742 /RAM/DDR_DQ46)
  (net 743 /RAM/DDR_DQS7_P)
  (net 744 /RAM/DDR_DQ60)
  (net 745 /RAM/DDR_DQ32)
  (net 746 /RAM/DDR_DM4)
  (net 747 /RAM/DDR_DQ51)
  (net 748 /RAM/DDR_DQ50)
  (net 749 /RAM/DDR_DQ45)
  (net 750 /RAM/DDR_DM7)
  (net 751 /RAM/DDR_DQ57)
  (net 752 /RAM/DDR_DQ39)
  (net 753 /RAM/DDR_DQ47)
  (net 754 /RAM/DDR_DQS5_N)
  (net 755 /RAM/DDR_DQ59)
  (net 756 /RAM/DDR_DQ56)
  (net 757 "/Inputs/Right Pods/MUX1_EQ")
  (net 758 /RAM/DDR_DQ34)
  (net 759 /RAM/DDR_DQ36)
  (net 760 /RAM/DDR_DQ35)
  (net 761 /RAM/DDR_DQ44)
  (net 762 /RAM/DDR_DQ40)
  (net 763 /RAM/DDR_DQS5_P)
  (net 764 /RAM/DDR_DQ58)
  (net 765 "/Inputs/Right Pods/MUX1_SEL")
  (net 766 "/Inputs/Right Pods/MUX2_SEL")
  (net 767 "/Inputs/Right Pods/MUX2_EQ")
  (net 768 /RAM/DDR_DQ33)
  (net 769 /RAM/DDR_DQ42)
  (net 770 /RAM/DDR_DQ41)
  (net 771 /RAM/DDR_DQ43)
  (net 772 /RAM/DDR_DM5)
  (net 773 /RAM/DDR_DQ63)
  (net 774 /RAM/DDR_DQ62)
  (net 775 "/Inputs/Right Pods/MUX0_EQ")
  (net 776 /RAM/DDR_ODT_0)
  (net 777 "/Inputs/Right Pods/MUX3_SEL")
  (net 778 /RAM/DDR_CKE_0)
  (net 779 /RAM/DDR_CS_N_0)
  (net 780 "/Inputs/Right Pods/MUX3_EQ")
  (net 781 /RAM/DDR_A9)
  (net 782 /RAM/DDR_A14)
  (net 783 /RAM/DDR_A15)
  (net 784 /RAM/DDR_A8)
  (net 785 /RAM/DDR_CLK0_P)
  (net 786 /Clocking/K7_CLK_P)
  (net 787 /Clocking/K7_CLK_N)
  (net 788 /Clocking/TRIG_OUT_P)
  (net 789 /Clocking/TRIG_OUT_N)
  (net 790 /RAM/DDR_WE_N)
  (net 791 /RAM/DDR_CAS_N)
  (net 792 /RAM/DDR_RAS_N)
  (net 793 /RAM/DDR_BA0)
  (net 794 /RAM/DDR_CLK0_N)
  (net 795 /RAM/DDR_A7)
  (net 796 /RAM/DDR_A0)
  (net 797 /RAM/DDR_A1)
  (net 798 /RAM/DDR_A3)
  (net 799 /RAM/DDR_A11)
  (net 800 /RAM/DDR_A6)
  (net 801 /RAM/DDR_A13)
  (net 802 "/Inputs/Right Pods/MUX0_SEL")
  (net 803 /RAM/DDR_A4)
  (net 804 /RAM/DDR_A5)
  (net 805 /RAM/DDR_BA1)
  (net 806 /RAM/DDR_BA2)
  (net 807 /RAM/DDR_A2)
  (net 808 /RAM/DDR_A10)
  (net 809 /RAM/DDR_A12)
  (net 810 /RAM/DDR_DQ5)
  (net 811 /RAM/DDR_DQ28)
  (net 812 /RAM/DDR_DQ23)
  (net 813 /RAM/DDR_DQ20)
  (net 814 /RAM/DDR_DM2)
  (net 815 /RAM/DDR_DQ21)
  (net 816 /RAM/DDR_DQS0_P)
  (net 817 /RAM/DDR_DQ6)
  (net 818 /RAM/DDR_DM0)
  (net 819 "/Inputs/Right Pods/SERDES inputs/CH3_P")
  (net 820 /RAM/DDR_DQS3_P)
  (net 821 /RAM/DDR_DQ29)
  (net 822 /RAM/DDR_DQS2_N)
  (net 823 /RAM/DDR_DQS2_P)
  (net 824 /RAM/DDR_DQ22)
  (net 825 /RAM/DDR_DQS0_N)
  (net 826 /RAM/DDR_DQ0)
  (net 827 "/Inputs/Right Pods/SERDES inputs/CH3_N")
  (net 828 /RAM/DDR_DQS3_N)
  (net 829 /RAM/DDR_DM3)
  (net 830 /RAM/DDR_DQ18)
  (net 831 /RAM/DDR_DQ17)
  (net 832 /RAM/DDR_DQ16)
  (net 833 /RAM/DDR_DQ7)
  (net 834 "/Inputs/Right Pods/SERDES inputs/CH0_P")
  (net 835 "/Inputs/Right Pods/SERDES inputs/CH1_P")
  (net 836 "/Inputs/Right Pods/SERDES inputs/CH2_P")
  (net 837 /RAM/DDR_DQ30)
  (net 838 /RAM/DDR_DQ26)
  (net 839 /RAM/DDR_DQ19)
  (net 840 /RAM/DDR_DQ15)
  (net 841 /RAM/DDR_DM1)
  (net 842 /RAM/DDR_DQ4)
  (net 843 /RAM/DDR_DQ3)
  (net 844 "/Inputs/Right Pods/SERDES inputs/CH0_N")
  (net 845 "/Inputs/Right Pods/SERDES inputs/CH1_N")
  (net 846 "/Inputs/Right Pods/SERDES inputs/CH2_N")
  (net 847 /RAM/DDR_DQ31)
  (net 848 /RAM/DDR_DQ27)
  (net 849 /RAM/DDR_DQ14)
  (net 850 /RAM/DDR_DQ13)
  (net 851 /RAM/DDR_DQ8)
  (net 852 /RAM/DDR_DQ9)
  (net 853 /RAM/DDR_DQ1)
  (net 854 /Clocking/GTX_TRIG_OUT_P)
  (net 855 /RAM/DDR_DQ25)
  (net 856 /RAM/DDR_DQ24)
  (net 857 /RAM/DDR_DQS1_N)
  (net 858 /RAM/DDR_DQS1_P)
  (net 859 /RAM/DDR_DQ12)
  (net 860 /RAM/DDR_DQ11)
  (net 861 /RAM/DDR_DQ10)
  (net 862 /RAM/DDR_DQ2)
  (net 863 /Clocking/GTX_TRIG_OUT_N)
  (net 864 /Inputs/S7_QSPI_CS_N)
  (net 865 /Clocking/S7_CLK_P)
  (net 866 /Clocking/S7_CLK_N)
  (net 867 "/Inputs/Pod Power/P0_PWREN")
  (net 868 "/Inputs/Pod Power/P11_PWREN")
  (net 869 "/Inputs/Pod Power/P7_PWREN")
  (net 870 "/Inputs/Pod Power/P8_PWREN")
  (net 871 "/Inputs/Pod Power/P7_ALERT")
  (net 872 "/Inputs/Pod Power/P9_ALERT")
  (net 873 "/Inputs/Pod Power/P1_ALERT")
  (net 874 "/Inputs/Pod Power/P0_ALERT")
  (net 875 "/Inputs/Pod Power/P3_PWREN")
  (net 876 "/Inputs/Pod Power/P8_ALERT")
  (net 877 "/Inputs/Pod Power/P10_ALERT")
  (net 878 "/Inputs/Pod Power/P2_ALERT")
  (net 879 "/Inputs/Pod Power/P1_PWREN")
  (net 880 "/Inputs/Pod Power/P2_PWREN")
  (net 881 "/Inputs/Pod Power/P5_PWREN")
  (net 882 "/Inputs/Pod Power/P4_PWREN")
  (net 883 "/Inputs/Pod Power/P5_ALERT")
  (net 884 "/Inputs/Pod Power/P3_ALERT")
  (net 885 "/Inputs/Pod Power/P9_PWREN")
  (net 886 "/Inputs/Pod Power/P6_PWREN")
  (net 887 "/Inputs/Pod Power/P11_ALERT")
  (net 888 "/Inputs/Pod Power/P6_ALERT")
  (net 889 "/Inputs/Pod Power/P4_ALERT")
  (net 890 "/Inputs/Pod Power/P10_PWREN")
  (net 891 "/Inputs/Right Pods/SERDES inputs/IN0_BUF_P")
  (net 892 "/Inputs/Right Pods/SERDES inputs/IN0_BUF_N")
  (net 893 /Clocking/EXT_TRIG_1_P)
  (net 894 /Clocking/EXT_TRIG_1_N)
  (net 895 "/Inputs/Right Pods/SERDES inputs/IN1_BUF_P")
  (net 896 "/Inputs/Right Pods/SERDES inputs/IN1_BUF_N")
  (net 897 /Clocking/SYNC_CLK_1_P)
  (net 898 /Clocking/SYNC_CLK_1_N)
  (net 899 "/Inputs/Right Pods/SERDES inputs/IN2_BUF_P")
  (net 900 "/Inputs/Right Pods/SERDES inputs/IN2_BUF_N")
  (net 901 "/Inputs/Right Pods/SERDES inputs/IN3_BUF_P")
  (net 902 "/Inputs/Right Pods/SERDES inputs/IN3_BUF_N")
  (net 903 /Clocking/ETH_REFCLK)
  (net 904 /VBACKLIGHT_N)
  (net 905 /Clocking/CLK_OCXO_AC)
  (net 906 "Net-(C409-Pad2)")
  (net 907 "Net-(R76-Pad2)")
  (net 908 /MCU/FAN0_12V0)
  (net 909 /MCU/FAN1_12V0)
  (net 910 /MCU/FAN2_12V0)
  (net 911 /MCU/FAN3_12V0)
  (net 912 /MCU/I2C4_SCL)
  (net 913 /MCU/I2C4_SDA)
  (net 914 /I2C3_SDA)
  (net 915 /I2C3_SCL)
  (net 916 /I2C2_SDA)
  (net 917 /I2C2_SCL)
  (net 918 /Inputs/I2C1_SCL)
  (net 919 /Inputs/I2C1_SDA)
  (net 920 "/RGMII PHY/RGMII_TX_CLK")
  (net 921 "Net-(J11-Pad16)")
  (net 922 "Net-(J11-Pad14)")

  (net_class Default "This is the default net class."
    (clearance 0.1)
    (trace_width 0.1)
    (via_dia 0.45)
    (via_drill 0.25)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net /0V5)
    (add_net /12V0)
    (add_net /1V0_1)
    (add_net /1V0_2)
    (add_net /1V2)
    (add_net /1V5)
    (add_net /1V8)
    (add_net /2V0)
    (add_net /2V5)
    (add_net /3V3)
    (add_net /3V3_SB)
    (add_net /5V0)
    (add_net /5V0_N)
    (add_net /5V0_SB)
    (add_net /Clocking/CLK_OCXO_AC)
    (add_net /Clocking/CLK_OCXO_AC_N)
    (add_net /Clocking/CLK_OCXO_AC_P)
    (add_net /Clocking/CLK_OCXO_N)
    (add_net /Clocking/CLK_OCXO_P)
    (add_net /Clocking/ETH_REFCLK)
    (add_net /Clocking/EXT_TRIG_1_N)
    (add_net /Clocking/EXT_TRIG_1_P)
    (add_net /Clocking/EXT_TRIG_2_N)
    (add_net /Clocking/EXT_TRIG_2_P)
    (add_net /Clocking/GTX_TRIG_OUT_N)
    (add_net /Clocking/GTX_TRIG_OUT_P)
    (add_net /Clocking/K7_CLK_N)
    (add_net /Clocking/K7_CLK_P)
    (add_net /Clocking/LA_REFCLK_N)
    (add_net /Clocking/LA_REFCLK_P)
    (add_net /Clocking/RAM_CLK_N)
    (add_net /Clocking/RAM_CLK_P)
    (add_net /Clocking/REF_IN_AC_N)
    (add_net /Clocking/REF_IN_AC_P)
    (add_net /Clocking/REF_IN_N)
    (add_net /Clocking/REF_IN_P)
    (add_net /Clocking/REF_OUT)
    (add_net /Clocking/REF_OUT_N)
    (add_net /Clocking/REF_OUT_P)
    (add_net /Clocking/S7_CLK_N)
    (add_net /Clocking/S7_CLK_P)
    (add_net /Clocking/SYNC_CLK_1_N)
    (add_net /Clocking/SYNC_CLK_1_P)
    (add_net /Clocking/SYNC_CLK_2_N)
    (add_net /Clocking/SYNC_CLK_2_P)
    (add_net /Clocking/TRIG_OUT_MUX_N)
    (add_net /Clocking/TRIG_OUT_MUX_P)
    (add_net /Clocking/TRIG_OUT_N)
    (add_net /Clocking/TRIG_OUT_P)
    (add_net "/Clocking/Trigger and Reference Inputs/PPS_IN")
    (add_net "/Clocking/Trigger and Reference Inputs/PPS_IN_ATTEN")
    (add_net "/Clocking/Trigger and Reference Inputs/REFCLK_IN")
    (add_net "/Clocking/Trigger and Reference Inputs/REF_IN_AC")
    (add_net "/Clocking/Trigger and Reference Inputs/REF_IN_ATTEN")
    (add_net "/Clocking/Trigger and Reference Inputs/TRIG_IN")
    (add_net "/Clocking/Trigger and Reference Inputs/TRIG_IN_ATTEN")
    (add_net "/Clocking/Trigger and Reference Inputs/TRIG_IN_N")
    (add_net "/Clocking/Trigger and Reference Inputs/TRIG_IN_P")
    (add_net /Clocking/VCC_CLK23)
    (add_net /Clocking/VCC_CLK45)
    (add_net /Clocking/VCC_CLK67)
    (add_net /Clocking/VCC_CLK89)
    (add_net /Clocking/VCC_PLL1)
    (add_net /Clocking/VCC_PLL2)
    (add_net /Clocking/VCP1)
    (add_net /Clocking/VCP2)
    (add_net /Clocking/VCXO_AC_N)
    (add_net /Clocking/VCXO_AC_P)
    (add_net /Clocking/VCXO_N)
    (add_net /Clocking/VCXO_P)
    (add_net /Clocking/XG_REFCLK_N)
    (add_net /Clocking/XG_REFCLK_P)
    (add_net "/FPGA Support/GTX_1V0")
    (add_net "/FPGA Support/GTX_1V8")
    (add_net "/FPGA Support/K7_QSPI_SCK")
    (add_net "/FPGA Support/K7_TCK")
    (add_net "/FPGA Support/K7_TDI")
    (add_net "/FPGA Support/K7_TDO")
    (add_net "/FPGA Support/K7_TMS")
    (add_net /GND)
    (add_net /GTX_1V2)
    (add_net /I2C2_SCL)
    (add_net /I2C2_SDA)
    (add_net /I2C3_SCL)
    (add_net /I2C3_SDA)
    (add_net /Inputs/I2C1_SCL)
    (add_net /Inputs/I2C1_SDA)
    (add_net "/Inputs/IO FPGA/S6_TCK")
    (add_net "/Inputs/IO FPGA/S6_TDI")
    (add_net "/Inputs/IO FPGA/S6_TDO")
    (add_net "/Inputs/IO FPGA/S6_TMS")
    (add_net "/Inputs/IO FPGA/S7_QSPI_SCK")
    (add_net "/Inputs/Left Pods/P0_12V0")
    (add_net "/Inputs/Left Pods/P0_PRESENT")
    (add_net "/Inputs/Left Pods/P1_12V0")
    (add_net "/Inputs/Left Pods/P1_PRESENT")
    (add_net "/Inputs/Left Pods/P2_12V0")
    (add_net "/Inputs/Left Pods/P2_PRESENT")
    (add_net "/Inputs/Left Pods/P3_12V0")
    (add_net "/Inputs/Left Pods/P3_PRESENT")
    (add_net "/Inputs/Left Pods/P4_12V0")
    (add_net "/Inputs/Left Pods/P4_PRESENT")
    (add_net "/Inputs/Left Pods/P5_12V0")
    (add_net "/Inputs/Left Pods/P5_PRESENT")
    (add_net "/Inputs/Left Pods/POD0_D0_N")
    (add_net "/Inputs/Left Pods/POD0_D0_P")
    (add_net "/Inputs/Left Pods/POD0_D1_N")
    (add_net "/Inputs/Left Pods/POD0_D1_P")
    (add_net "/Inputs/Left Pods/POD0_D2_N")
    (add_net "/Inputs/Left Pods/POD0_D2_P")
    (add_net "/Inputs/Left Pods/POD0_D3_N")
    (add_net "/Inputs/Left Pods/POD0_D3_P")
    (add_net "/Inputs/Left Pods/POD0_D4_N")
    (add_net "/Inputs/Left Pods/POD0_D4_P")
    (add_net "/Inputs/Left Pods/POD0_D5_N")
    (add_net "/Inputs/Left Pods/POD0_D5_P")
    (add_net "/Inputs/Left Pods/POD0_D6_N")
    (add_net "/Inputs/Left Pods/POD0_D6_P")
    (add_net "/Inputs/Left Pods/POD0_D7_N")
    (add_net "/Inputs/Left Pods/POD0_D7_P")
    (add_net "/Inputs/Left Pods/POD1_D0_N")
    (add_net "/Inputs/Left Pods/POD1_D0_P")
    (add_net "/Inputs/Left Pods/POD1_D1_N")
    (add_net "/Inputs/Left Pods/POD1_D1_P")
    (add_net "/Inputs/Left Pods/POD1_D2_N")
    (add_net "/Inputs/Left Pods/POD1_D2_P")
    (add_net "/Inputs/Left Pods/POD1_D3_N")
    (add_net "/Inputs/Left Pods/POD1_D3_P")
    (add_net "/Inputs/Left Pods/POD1_D4_N")
    (add_net "/Inputs/Left Pods/POD1_D4_P")
    (add_net "/Inputs/Left Pods/POD1_D5_N")
    (add_net "/Inputs/Left Pods/POD1_D5_P")
    (add_net "/Inputs/Left Pods/POD1_D6_N")
    (add_net "/Inputs/Left Pods/POD1_D6_P")
    (add_net "/Inputs/Left Pods/POD1_D7_N")
    (add_net "/Inputs/Left Pods/POD1_D7_P")
    (add_net "/Inputs/Left Pods/POD2_D0_N")
    (add_net "/Inputs/Left Pods/POD2_D0_P")
    (add_net "/Inputs/Left Pods/POD2_D1_N")
    (add_net "/Inputs/Left Pods/POD2_D1_P")
    (add_net "/Inputs/Left Pods/POD2_D2_N")
    (add_net "/Inputs/Left Pods/POD2_D2_P")
    (add_net "/Inputs/Left Pods/POD2_D3_N")
    (add_net "/Inputs/Left Pods/POD2_D3_P")
    (add_net "/Inputs/Left Pods/POD2_D4_N")
    (add_net "/Inputs/Left Pods/POD2_D4_P")
    (add_net "/Inputs/Left Pods/POD2_D5_N")
    (add_net "/Inputs/Left Pods/POD2_D5_P")
    (add_net "/Inputs/Left Pods/POD2_D6_N")
    (add_net "/Inputs/Left Pods/POD2_D6_P")
    (add_net "/Inputs/Left Pods/POD2_D7_N")
    (add_net "/Inputs/Left Pods/POD2_D7_P")
    (add_net "/Inputs/Left Pods/POD3_D0_N")
    (add_net "/Inputs/Left Pods/POD3_D0_P")
    (add_net "/Inputs/Left Pods/POD3_D1_N")
    (add_net "/Inputs/Left Pods/POD3_D1_P")
    (add_net "/Inputs/Left Pods/POD3_D2_N")
    (add_net "/Inputs/Left Pods/POD3_D2_P")
    (add_net "/Inputs/Left Pods/POD3_D3_N")
    (add_net "/Inputs/Left Pods/POD3_D3_P")
    (add_net "/Inputs/Left Pods/POD3_D4_N")
    (add_net "/Inputs/Left Pods/POD3_D4_P")
    (add_net "/Inputs/Left Pods/POD3_D5_N")
    (add_net "/Inputs/Left Pods/POD3_D5_P")
    (add_net "/Inputs/Left Pods/POD3_D6_N")
    (add_net "/Inputs/Left Pods/POD3_D6_P")
    (add_net "/Inputs/Left Pods/POD3_D7_N")
    (add_net "/Inputs/Left Pods/POD3_D7_P")
    (add_net "/Inputs/Left Pods/POD4_D0_N")
    (add_net "/Inputs/Left Pods/POD4_D0_P")
    (add_net "/Inputs/Left Pods/POD4_D1_N")
    (add_net "/Inputs/Left Pods/POD4_D1_P")
    (add_net "/Inputs/Left Pods/POD4_D2_N")
    (add_net "/Inputs/Left Pods/POD4_D2_P")
    (add_net "/Inputs/Left Pods/POD4_D3_N")
    (add_net "/Inputs/Left Pods/POD4_D3_P")
    (add_net "/Inputs/Left Pods/POD4_D4_N")
    (add_net "/Inputs/Left Pods/POD4_D4_P")
    (add_net "/Inputs/Left Pods/POD4_D5_N")
    (add_net "/Inputs/Left Pods/POD4_D5_P")
    (add_net "/Inputs/Left Pods/POD4_D6_N")
    (add_net "/Inputs/Left Pods/POD4_D6_P")
    (add_net "/Inputs/Left Pods/POD4_D7_N")
    (add_net "/Inputs/Left Pods/POD4_D7_P")
    (add_net "/Inputs/Left Pods/POD5_D0_N")
    (add_net "/Inputs/Left Pods/POD5_D0_P")
    (add_net "/Inputs/Left Pods/POD5_D1_N")
    (add_net "/Inputs/Left Pods/POD5_D1_P")
    (add_net "/Inputs/Left Pods/POD5_D2_N")
    (add_net "/Inputs/Left Pods/POD5_D2_P")
    (add_net "/Inputs/Left Pods/POD5_D3_N")
    (add_net "/Inputs/Left Pods/POD5_D3_P")
    (add_net "/Inputs/Left Pods/POD5_D4_N")
    (add_net "/Inputs/Left Pods/POD5_D4_P")
    (add_net "/Inputs/Left Pods/POD5_D5_N")
    (add_net "/Inputs/Left Pods/POD5_D5_P")
    (add_net "/Inputs/Left Pods/POD5_D6_N")
    (add_net "/Inputs/Left Pods/POD5_D6_P")
    (add_net "/Inputs/Left Pods/POD5_D7_N")
    (add_net "/Inputs/Left Pods/POD5_D7_P")
    (add_net /Inputs/P0_UART_RX)
    (add_net /Inputs/P0_UART_TX)
    (add_net /Inputs/P10_UART_RX)
    (add_net /Inputs/P10_UART_TX)
    (add_net /Inputs/P11_UART_RX)
    (add_net /Inputs/P11_UART_TX)
    (add_net /Inputs/P1_UART_RX)
    (add_net /Inputs/P1_UART_TX)
    (add_net /Inputs/P2_UART_RX)
    (add_net /Inputs/P2_UART_TX)
    (add_net /Inputs/P3_UART_RX)
    (add_net /Inputs/P3_UART_TX)
    (add_net /Inputs/P4_UART_RX)
    (add_net /Inputs/P4_UART_TX)
    (add_net /Inputs/P5_UART_RX)
    (add_net /Inputs/P5_UART_TX)
    (add_net /Inputs/P6_UART_RX)
    (add_net /Inputs/P6_UART_TX)
    (add_net /Inputs/P7_UART_RX)
    (add_net /Inputs/P7_UART_TX)
    (add_net /Inputs/P8_UART_RX)
    (add_net /Inputs/P8_UART_TX)
    (add_net /Inputs/P9_UART_RX)
    (add_net /Inputs/P9_UART_TX)
    (add_net "/Inputs/Pod Power/P0_12V0")
    (add_net "/Inputs/Pod Power/P0_ALERT")
    (add_net "/Inputs/Pod Power/P0_PWREN")
    (add_net "/Inputs/Pod Power/P0_VSHUNT")
    (add_net "/Inputs/Pod Power/P10_12V0")
    (add_net "/Inputs/Pod Power/P10_ALERT")
    (add_net "/Inputs/Pod Power/P10_PRESENT")
    (add_net "/Inputs/Pod Power/P10_PWREN")
    (add_net "/Inputs/Pod Power/P10_VSHUNT")
    (add_net "/Inputs/Pod Power/P11_12V0")
    (add_net "/Inputs/Pod Power/P11_ALERT")
    (add_net "/Inputs/Pod Power/P11_PRESENT")
    (add_net "/Inputs/Pod Power/P11_PWREN")
    (add_net "/Inputs/Pod Power/P11_VSHUNT")
    (add_net "/Inputs/Pod Power/P1_12V0")
    (add_net "/Inputs/Pod Power/P1_ALERT")
    (add_net "/Inputs/Pod Power/P1_PWREN")
    (add_net "/Inputs/Pod Power/P1_VSHUNT")
    (add_net "/Inputs/Pod Power/P2_12V0")
    (add_net "/Inputs/Pod Power/P2_ALERT")
    (add_net "/Inputs/Pod Power/P2_PWREN")
    (add_net "/Inputs/Pod Power/P2_VSHUNT")
    (add_net "/Inputs/Pod Power/P3_12V0")
    (add_net "/Inputs/Pod Power/P3_ALERT")
    (add_net "/Inputs/Pod Power/P3_PWREN")
    (add_net "/Inputs/Pod Power/P3_VSHUNT")
    (add_net "/Inputs/Pod Power/P4_12V0")
    (add_net "/Inputs/Pod Power/P4_ALERT")
    (add_net "/Inputs/Pod Power/P4_PWREN")
    (add_net "/Inputs/Pod Power/P4_VSHUNT")
    (add_net "/Inputs/Pod Power/P5_12V0")
    (add_net "/Inputs/Pod Power/P5_ALERT")
    (add_net "/Inputs/Pod Power/P5_PWREN")
    (add_net "/Inputs/Pod Power/P5_VSHUNT")
    (add_net "/Inputs/Pod Power/P6_12V0")
    (add_net "/Inputs/Pod Power/P6_ALERT")
    (add_net "/Inputs/Pod Power/P6_PRESENT")
    (add_net "/Inputs/Pod Power/P6_PWREN")
    (add_net "/Inputs/Pod Power/P6_VSHUNT")
    (add_net "/Inputs/Pod Power/P7_12V0")
    (add_net "/Inputs/Pod Power/P7_ALERT")
    (add_net "/Inputs/Pod Power/P7_PRESENT")
    (add_net "/Inputs/Pod Power/P7_PWREN")
    (add_net "/Inputs/Pod Power/P7_VSHUNT")
    (add_net "/Inputs/Pod Power/P8_12V0")
    (add_net "/Inputs/Pod Power/P8_ALERT")
    (add_net "/Inputs/Pod Power/P8_PRESENT")
    (add_net "/Inputs/Pod Power/P8_PWREN")
    (add_net "/Inputs/Pod Power/P8_VSHUNT")
    (add_net "/Inputs/Pod Power/P9_12V0")
    (add_net "/Inputs/Pod Power/P9_ALERT")
    (add_net "/Inputs/Pod Power/P9_PRESENT")
    (add_net "/Inputs/Pod Power/P9_PWREN")
    (add_net "/Inputs/Pod Power/P9_VSHUNT")
    (add_net "/Inputs/Right Pods/MUX0_EQ")
    (add_net "/Inputs/Right Pods/MUX0_SEL")
    (add_net "/Inputs/Right Pods/MUX1_EQ")
    (add_net "/Inputs/Right Pods/MUX1_SEL")
    (add_net "/Inputs/Right Pods/MUX2_EQ")
    (add_net "/Inputs/Right Pods/MUX2_SEL")
    (add_net "/Inputs/Right Pods/MUX3_EQ")
    (add_net "/Inputs/Right Pods/MUX3_SEL")
    (add_net "/Inputs/Right Pods/P10_12V0")
    (add_net "/Inputs/Right Pods/P11_12V0")
    (add_net "/Inputs/Right Pods/P6_12V0")
    (add_net "/Inputs/Right Pods/P7_12V0")
    (add_net "/Inputs/Right Pods/P8_12V0")
    (add_net "/Inputs/Right Pods/P9_12V0")
    (add_net "/Inputs/Right Pods/POD10_D0_N")
    (add_net "/Inputs/Right Pods/POD10_D0_P")
    (add_net "/Inputs/Right Pods/POD10_D1_N")
    (add_net "/Inputs/Right Pods/POD10_D1_P")
    (add_net "/Inputs/Right Pods/POD10_D2_N")
    (add_net "/Inputs/Right Pods/POD10_D2_P")
    (add_net "/Inputs/Right Pods/POD10_D3_N")
    (add_net "/Inputs/Right Pods/POD10_D3_P")
    (add_net "/Inputs/Right Pods/POD10_D4_N")
    (add_net "/Inputs/Right Pods/POD10_D4_P")
    (add_net "/Inputs/Right Pods/POD10_D5_N")
    (add_net "/Inputs/Right Pods/POD10_D5_P")
    (add_net "/Inputs/Right Pods/POD10_D6_N")
    (add_net "/Inputs/Right Pods/POD10_D6_P")
    (add_net "/Inputs/Right Pods/POD10_D7_N")
    (add_net "/Inputs/Right Pods/POD10_D7_P")
    (add_net "/Inputs/Right Pods/POD11_D0_N")
    (add_net "/Inputs/Right Pods/POD11_D0_P")
    (add_net "/Inputs/Right Pods/POD11_D1_N")
    (add_net "/Inputs/Right Pods/POD11_D1_P")
    (add_net "/Inputs/Right Pods/POD11_D2_N")
    (add_net "/Inputs/Right Pods/POD11_D2_P")
    (add_net "/Inputs/Right Pods/POD11_D3_N")
    (add_net "/Inputs/Right Pods/POD11_D3_P")
    (add_net "/Inputs/Right Pods/POD11_D4_N")
    (add_net "/Inputs/Right Pods/POD11_D4_P")
    (add_net "/Inputs/Right Pods/POD11_D5_N")
    (add_net "/Inputs/Right Pods/POD11_D5_P")
    (add_net "/Inputs/Right Pods/POD11_D6_N")
    (add_net "/Inputs/Right Pods/POD11_D6_P")
    (add_net "/Inputs/Right Pods/POD11_D7_N")
    (add_net "/Inputs/Right Pods/POD11_D7_P")
    (add_net "/Inputs/Right Pods/POD6_D0_N")
    (add_net "/Inputs/Right Pods/POD6_D0_P")
    (add_net "/Inputs/Right Pods/POD6_D1_N")
    (add_net "/Inputs/Right Pods/POD6_D1_P")
    (add_net "/Inputs/Right Pods/POD6_D2_N")
    (add_net "/Inputs/Right Pods/POD6_D2_P")
    (add_net "/Inputs/Right Pods/POD6_D3_N")
    (add_net "/Inputs/Right Pods/POD6_D3_P")
    (add_net "/Inputs/Right Pods/POD6_D4_N")
    (add_net "/Inputs/Right Pods/POD6_D4_P")
    (add_net "/Inputs/Right Pods/POD6_D5_N")
    (add_net "/Inputs/Right Pods/POD6_D5_P")
    (add_net "/Inputs/Right Pods/POD6_D6_N")
    (add_net "/Inputs/Right Pods/POD6_D6_P")
    (add_net "/Inputs/Right Pods/POD6_D7_N")
    (add_net "/Inputs/Right Pods/POD6_D7_P")
    (add_net "/Inputs/Right Pods/POD7_D0_N")
    (add_net "/Inputs/Right Pods/POD7_D0_P")
    (add_net "/Inputs/Right Pods/POD7_D1_N")
    (add_net "/Inputs/Right Pods/POD7_D1_P")
    (add_net "/Inputs/Right Pods/POD7_D2_N")
    (add_net "/Inputs/Right Pods/POD7_D2_P")
    (add_net "/Inputs/Right Pods/POD7_D3_N")
    (add_net "/Inputs/Right Pods/POD7_D3_P")
    (add_net "/Inputs/Right Pods/POD7_D4_N")
    (add_net "/Inputs/Right Pods/POD7_D4_P")
    (add_net "/Inputs/Right Pods/POD7_D5_N")
    (add_net "/Inputs/Right Pods/POD7_D5_P")
    (add_net "/Inputs/Right Pods/POD7_D6_N")
    (add_net "/Inputs/Right Pods/POD7_D6_P")
    (add_net "/Inputs/Right Pods/POD7_D7_N")
    (add_net "/Inputs/Right Pods/POD7_D7_P")
    (add_net "/Inputs/Right Pods/POD8_D0_N")
    (add_net "/Inputs/Right Pods/POD8_D0_P")
    (add_net "/Inputs/Right Pods/POD8_D1_N")
    (add_net "/Inputs/Right Pods/POD8_D1_P")
    (add_net "/Inputs/Right Pods/POD8_D2_N")
    (add_net "/Inputs/Right Pods/POD8_D2_P")
    (add_net "/Inputs/Right Pods/POD8_D3_N")
    (add_net "/Inputs/Right Pods/POD8_D3_P")
    (add_net "/Inputs/Right Pods/POD8_D4_N")
    (add_net "/Inputs/Right Pods/POD8_D4_P")
    (add_net "/Inputs/Right Pods/POD8_D5_N")
    (add_net "/Inputs/Right Pods/POD8_D5_P")
    (add_net "/Inputs/Right Pods/POD8_D6_N")
    (add_net "/Inputs/Right Pods/POD8_D6_P")
    (add_net "/Inputs/Right Pods/POD8_D7_N")
    (add_net "/Inputs/Right Pods/POD8_D7_P")
    (add_net "/Inputs/Right Pods/POD9_D0_N")
    (add_net "/Inputs/Right Pods/POD9_D0_P")
    (add_net "/Inputs/Right Pods/POD9_D1_N")
    (add_net "/Inputs/Right Pods/POD9_D1_P")
    (add_net "/Inputs/Right Pods/POD9_D2_N")
    (add_net "/Inputs/Right Pods/POD9_D2_P")
    (add_net "/Inputs/Right Pods/POD9_D3_N")
    (add_net "/Inputs/Right Pods/POD9_D3_P")
    (add_net "/Inputs/Right Pods/POD9_D4_N")
    (add_net "/Inputs/Right Pods/POD9_D4_P")
    (add_net "/Inputs/Right Pods/POD9_D5_N")
    (add_net "/Inputs/Right Pods/POD9_D5_P")
    (add_net "/Inputs/Right Pods/POD9_D6_N")
    (add_net "/Inputs/Right Pods/POD9_D6_P")
    (add_net "/Inputs/Right Pods/POD9_D7_N")
    (add_net "/Inputs/Right Pods/POD9_D7_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/CH0_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/CH0_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/CH1_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/CH1_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/CH2_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/CH2_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/CH3_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/CH3_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/IN0_BUF_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/IN0_BUF_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/IN1_BUF_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/IN1_BUF_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/IN2_BUF_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/IN2_BUF_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/IN3_BUF_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/IN3_BUF_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/REFCLK_AC_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/REFCLK_AC_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/UNUSED1_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/UNUSED1_P")
    (add_net "/Inputs/Right Pods/SERDES inputs/UNUSED2_N")
    (add_net "/Inputs/Right Pods/SERDES inputs/UNUSED2_P")
    (add_net /Inputs/S7_DONE)
    (add_net /Inputs/S7_INIT_B)
    (add_net /Inputs/S7_QSPI_CS_N)
    (add_net /Inputs/S7_QSPI_DQ0)
    (add_net /Inputs/S7_QSPI_DQ1)
    (add_net /Inputs/S7_QSPI_DQ2)
    (add_net /Inputs/S7_QSPI_DQ3)
    (add_net /Inputs/S7_RST_N)
    (add_net /Inputs/S7_SPI_CS_N)
    (add_net /Inputs/S7_SPI_MISO)
    (add_net /Inputs/S7_SPI_MOSI)
    (add_net /Inputs/S7_SPI_SCK)
    (add_net /K7_DONE)
    (add_net /K7_INIT_B)
    (add_net /K7_QSPI_CS_N)
    (add_net /K7_QSPI_DQ0)
    (add_net /K7_QSPI_DQ1)
    (add_net /K7_QSPI_DQ2)
    (add_net /K7_QSPI_DQ3)
    (add_net /K7_RST_N)
    (add_net /MCU/0V5_EN)
    (add_net /MCU/0V5_GOOD)
    (add_net /MCU/1V0_1_GOOD)
    (add_net /MCU/1V0_2_GOOD)
    (add_net /MCU/1V0_EN)
    (add_net /MCU/1V2_EN)
    (add_net /MCU/1V2_GOOD)
    (add_net /MCU/1V5_EN)
    (add_net /MCU/1V5_GOOD)
    (add_net /MCU/1V8_EN)
    (add_net /MCU/1V8_GOOD)
    (add_net /MCU/2V0_EN)
    (add_net /MCU/2V0_GOOD)
    (add_net /MCU/2V5_EN)
    (add_net /MCU/2V5_GOOD)
    (add_net /MCU/3V3_EN)
    (add_net /MCU/3V3_GOOD)
    (add_net /MCU/5V0_EN)
    (add_net /MCU/5V0_GOOD)
    (add_net /MCU/5V0_N_EN)
    (add_net /MCU/BACKLIGHT_PWM)
    (add_net /MCU/CONSOLE_RX)
    (add_net /MCU/CONSOLE_TX)
    (add_net /MCU/ETH_PPS_OUT)
    (add_net /MCU/FAN0_12V0)
    (add_net /MCU/FAN0_PWM)
    (add_net /MCU/FAN0_PWM_SHIFTED)
    (add_net /MCU/FAN0_TACHO)
    (add_net /MCU/FAN1_12V0)
    (add_net /MCU/FAN1_PWM)
    (add_net /MCU/FAN1_PWM_SHIFTED)
    (add_net /MCU/FAN1_TACHO)
    (add_net /MCU/FAN2_12V0)
    (add_net /MCU/FAN2_PWM)
    (add_net /MCU/FAN2_PWM_SHIFTED)
    (add_net /MCU/FAN2_TACHO)
    (add_net /MCU/FAN3_12V0)
    (add_net /MCU/FAN3_PWM)
    (add_net /MCU/FAN3_PWM_SHIFTED)
    (add_net /MCU/FAN3_TACHO)
    (add_net /MCU/I2C4_SCL)
    (add_net /MCU/I2C4_SDA)
    (add_net /MCU/K7_SPI_CS_N)
    (add_net /MCU/K7_SPI_MISO)
    (add_net /MCU/K7_SPI_MOSI)
    (add_net /MCU/K7_SPI_SCK)
    (add_net /MCU/LCD_B0)
    (add_net /MCU/LCD_B1)
    (add_net /MCU/LCD_B2)
    (add_net /MCU/LCD_B3)
    (add_net /MCU/LCD_B4)
    (add_net /MCU/LCD_B5)
    (add_net /MCU/LCD_B6)
    (add_net /MCU/LCD_B7)
    (add_net /MCU/LCD_CLK)
    (add_net /MCU/LCD_EN)
    (add_net /MCU/LCD_G0)
    (add_net /MCU/LCD_G1)
    (add_net /MCU/LCD_G2)
    (add_net /MCU/LCD_G3)
    (add_net /MCU/LCD_G4)
    (add_net /MCU/LCD_G5)
    (add_net /MCU/LCD_G6)
    (add_net /MCU/LCD_G7)
    (add_net /MCU/LCD_HSYNC)
    (add_net /MCU/LCD_ON)
    (add_net /MCU/LCD_R0)
    (add_net /MCU/LCD_R1)
    (add_net /MCU/LCD_R2)
    (add_net /MCU/LCD_R3)
    (add_net /MCU/LCD_R4)
    (add_net /MCU/LCD_R5)
    (add_net /MCU/LCD_R6)
    (add_net /MCU/LCD_R7)
    (add_net /MCU/LCD_VSYNC)
    (add_net /MCU/LED0)
    (add_net /MCU/LED1)
    (add_net /MCU/LED2)
    (add_net /MCU/LED3)
    (add_net /MCU/MCU_VCAP1)
    (add_net /MCU/MCU_VCAP2)
    (add_net /MCU/OSC32_IN)
    (add_net /MCU/OSC32_OUT)
    (add_net /MCU/RMII_CRS_DV)
    (add_net /MCU/RMII_REFCLK)
    (add_net /MCU/RMII_RXD0)
    (add_net /MCU/RMII_RXD1)
    (add_net /MCU/RMII_TXD0)
    (add_net /MCU/RMII_TXD1)
    (add_net /MCU/RMII_TX_EN)
    (add_net /MCU/STM_RST_J)
    (add_net /MCU/STM_RST_N)
    (add_net /MCU/STM_TCK)
    (add_net /MCU/STM_TDI)
    (add_net /MCU/STM_TDO)
    (add_net /MCU/STM_TMS)
    (add_net /MCU/TOUCH_INT)
    (add_net /MCU/TOUCH_RST_N)
    (add_net /MCU/VBACKLIGHT_EN)
    (add_net /MCU/VBAT)
    (add_net /MCU/VTT_EN)
    (add_net /MCU/VTT_GOOD)
    (add_net /PLL_SPI_CLK)
    (add_net /PLL_SPI_DATA)
    (add_net /PLL_SPI_LE)
    (add_net /PLL_STATUS_CLKIN0)
    (add_net /PLL_STATUS_CLKIN1)
    (add_net /PLL_STATUS_HOLDOVER)
    (add_net /PLL_STATUS_LD)
    (add_net /PLL_SYNC)
    (add_net /PPS_IN_N)
    (add_net /PPS_IN_P)
    (add_net "/Power Supply/1.xV rails/1V0_1_SENSE")
    (add_net "/Power Supply/1.xV rails/1V0_1_SENSE_HI")
    (add_net "/Power Supply/1.xV rails/1V0_1_SENSE_LO")
    (add_net "/Power Supply/1.xV rails/1V0_2_SENSE")
    (add_net "/Power Supply/1.xV rails/1V0_2_SENSE_HI")
    (add_net "/Power Supply/1.xV rails/1V0_2_SENSE_LO")
    (add_net "/Power Supply/1.xV rails/1V0_EN_SHIFT")
    (add_net "/Power Supply/1.xV rails/1V2_EN_SHIFT")
    (add_net "/Power Supply/1.xV rails/1V2_SENSE_HI")
    (add_net "/Power Supply/1.xV rails/1V2_SENSE_LO")
    (add_net "/Power Supply/1.xV rails/1V5_EN_SHIFT")
    (add_net "/Power Supply/1.xV rails/1V5_SENSE")
    (add_net "/Power Supply/1.xV rails/1V5_SENSE_HI")
    (add_net "/Power Supply/1.xV rails/1V5_SENSE_LO")
    (add_net "/Power Supply/1.xV rails/1V8_EN_SHIFT")
    (add_net "/Power Supply/1.xV rails/1V8_SENSE_HI")
    (add_net "/Power Supply/1.xV rails/1V8_SENSE_LO")
    (add_net "/Power Supply/1.xV rails/5REFIN")
    (add_net "/Power Supply/1.xV rails/REFIN")
    (add_net "/Power Supply/5V0_SB")
    (add_net "/Power Supply/Higher voltage rails/2V0_EN_SHIFT")
    (add_net "/Power Supply/Higher voltage rails/2V0_SENSE_HI")
    (add_net "/Power Supply/Higher voltage rails/2V0_SENSE_LO")
    (add_net "/Power Supply/Higher voltage rails/2V5_EN_SHIFT")
    (add_net "/Power Supply/Higher voltage rails/2V5_SENSE_HI")
    (add_net "/Power Supply/Higher voltage rails/2V5_SENSE_LO")
    (add_net "/Power Supply/Higher voltage rails/3V3_EN_SHIFT")
    (add_net "/Power Supply/Higher voltage rails/3V3_SENSE_HI")
    (add_net "/Power Supply/Higher voltage rails/3V3_SENSE_LO")
    (add_net "/Power Supply/Higher voltage rails/5V0_N_FB")
    (add_net "/Power Supply/Higher voltage rails/5V0_SENSE_HI")
    (add_net "/Power Supply/Higher voltage rails/5V0_SENSE_LO")
    (add_net "/Power Supply/Higher voltage rails/BACKLIGHT_SENSE_HI")
    (add_net "/Power Supply/Higher voltage rails/BACKLIGHT_SENSE_LO")
    (add_net "/Power Supply/Intermediate and Standby Rails/12V0_ON_N")
    (add_net "/Power Supply/Intermediate and Standby Rails/12V0_SENSE_HI")
    (add_net "/Power Supply/Intermediate and Standby Rails/12V0_SENSE_LO")
    (add_net "/Power Supply/Intermediate and Standby Rails/3V3_SB_GOOD")
    (add_net "/Power Supply/Intermediate and Standby Rails/3V3_SB_SENSE_HI")
    (add_net "/Power Supply/Intermediate and Standby Rails/3V3_SB_SENSE_LO")
    (add_net "/Power Supply/Intermediate and Standby Rails/GND_IN")
    (add_net "/Power Supply/Intermediate and Standby Rails/VIN")
    (add_net "/Power Supply/Intermediate and Standby Rails/VIN_FILT")
    (add_net "/Power Supply/Intermediate and Standby Rails/VIN_FUSED")
    (add_net /QSFP+/QSFP_RX1_N)
    (add_net /QSFP+/QSFP_RX1_P)
    (add_net /QSFP+/QSFP_RX2_N)
    (add_net /QSFP+/QSFP_RX2_P)
    (add_net /QSFP+/QSFP_RX3_N)
    (add_net /QSFP+/QSFP_RX3_P)
    (add_net /QSFP+/QSFP_RX4_N)
    (add_net /QSFP+/QSFP_RX4_P)
    (add_net /QSFP+/QSFP_TX1_N)
    (add_net /QSFP+/QSFP_TX1_P)
    (add_net /QSFP+/QSFP_TX2_N)
    (add_net /QSFP+/QSFP_TX2_P)
    (add_net /QSFP+/QSFP_TX3_N)
    (add_net /QSFP+/QSFP_TX3_P)
    (add_net /QSFP+/QSFP_TX4_N)
    (add_net /QSFP+/QSFP_TX4_P)
    (add_net /QSFP+/QSFP_VCC1)
    (add_net /QSFP+/QSFP_VCC_RX)
    (add_net /QSFP+/QSFP_VCC_TX)
    (add_net /QSFP+/XG_REFCLK_AC_N)
    (add_net /QSFP+/XG_REFCLK_AC_P)
    (add_net /QSFP_INT_N)
    (add_net /QSFP_LP_MODE)
    (add_net /QSFP_MODSEL_N)
    (add_net /QSFP_PRESENT_N)
    (add_net /QSFP_RST_N)
    (add_net /RAM/DDR_A0)
    (add_net /RAM/DDR_A1)
    (add_net /RAM/DDR_A10)
    (add_net /RAM/DDR_A11)
    (add_net /RAM/DDR_A12)
    (add_net /RAM/DDR_A13)
    (add_net /RAM/DDR_A14)
    (add_net /RAM/DDR_A15)
    (add_net /RAM/DDR_A2)
    (add_net /RAM/DDR_A3)
    (add_net /RAM/DDR_A4)
    (add_net /RAM/DDR_A5)
    (add_net /RAM/DDR_A6)
    (add_net /RAM/DDR_A7)
    (add_net /RAM/DDR_A8)
    (add_net /RAM/DDR_A9)
    (add_net /RAM/DDR_BA0)
    (add_net /RAM/DDR_BA1)
    (add_net /RAM/DDR_BA2)
    (add_net /RAM/DDR_CAS_N)
    (add_net /RAM/DDR_CKE_0)
    (add_net /RAM/DDR_CLK0_N)
    (add_net /RAM/DDR_CLK0_P)
    (add_net /RAM/DDR_CS_N_0)
    (add_net /RAM/DDR_DM0)
    (add_net /RAM/DDR_DM1)
    (add_net /RAM/DDR_DM2)
    (add_net /RAM/DDR_DM3)
    (add_net /RAM/DDR_DM4)
    (add_net /RAM/DDR_DM5)
    (add_net /RAM/DDR_DM6)
    (add_net /RAM/DDR_DM7)
    (add_net /RAM/DDR_DQ0)
    (add_net /RAM/DDR_DQ1)
    (add_net /RAM/DDR_DQ10)
    (add_net /RAM/DDR_DQ11)
    (add_net /RAM/DDR_DQ12)
    (add_net /RAM/DDR_DQ13)
    (add_net /RAM/DDR_DQ14)
    (add_net /RAM/DDR_DQ15)
    (add_net /RAM/DDR_DQ16)
    (add_net /RAM/DDR_DQ17)
    (add_net /RAM/DDR_DQ18)
    (add_net /RAM/DDR_DQ19)
    (add_net /RAM/DDR_DQ2)
    (add_net /RAM/DDR_DQ20)
    (add_net /RAM/DDR_DQ21)
    (add_net /RAM/DDR_DQ22)
    (add_net /RAM/DDR_DQ23)
    (add_net /RAM/DDR_DQ24)
    (add_net /RAM/DDR_DQ25)
    (add_net /RAM/DDR_DQ26)
    (add_net /RAM/DDR_DQ27)
    (add_net /RAM/DDR_DQ28)
    (add_net /RAM/DDR_DQ29)
    (add_net /RAM/DDR_DQ3)
    (add_net /RAM/DDR_DQ30)
    (add_net /RAM/DDR_DQ31)
    (add_net /RAM/DDR_DQ32)
    (add_net /RAM/DDR_DQ33)
    (add_net /RAM/DDR_DQ34)
    (add_net /RAM/DDR_DQ35)
    (add_net /RAM/DDR_DQ36)
    (add_net /RAM/DDR_DQ37)
    (add_net /RAM/DDR_DQ38)
    (add_net /RAM/DDR_DQ39)
    (add_net /RAM/DDR_DQ4)
    (add_net /RAM/DDR_DQ40)
    (add_net /RAM/DDR_DQ41)
    (add_net /RAM/DDR_DQ42)
    (add_net /RAM/DDR_DQ43)
    (add_net /RAM/DDR_DQ44)
    (add_net /RAM/DDR_DQ45)
    (add_net /RAM/DDR_DQ46)
    (add_net /RAM/DDR_DQ47)
    (add_net /RAM/DDR_DQ48)
    (add_net /RAM/DDR_DQ49)
    (add_net /RAM/DDR_DQ5)
    (add_net /RAM/DDR_DQ50)
    (add_net /RAM/DDR_DQ51)
    (add_net /RAM/DDR_DQ52)
    (add_net /RAM/DDR_DQ53)
    (add_net /RAM/DDR_DQ54)
    (add_net /RAM/DDR_DQ55)
    (add_net /RAM/DDR_DQ56)
    (add_net /RAM/DDR_DQ57)
    (add_net /RAM/DDR_DQ58)
    (add_net /RAM/DDR_DQ59)
    (add_net /RAM/DDR_DQ6)
    (add_net /RAM/DDR_DQ60)
    (add_net /RAM/DDR_DQ61)
    (add_net /RAM/DDR_DQ62)
    (add_net /RAM/DDR_DQ63)
    (add_net /RAM/DDR_DQ7)
    (add_net /RAM/DDR_DQ8)
    (add_net /RAM/DDR_DQ9)
    (add_net /RAM/DDR_DQS0_N)
    (add_net /RAM/DDR_DQS0_P)
    (add_net /RAM/DDR_DQS1_N)
    (add_net /RAM/DDR_DQS1_P)
    (add_net /RAM/DDR_DQS2_N)
    (add_net /RAM/DDR_DQS2_P)
    (add_net /RAM/DDR_DQS3_N)
    (add_net /RAM/DDR_DQS3_P)
    (add_net /RAM/DDR_DQS4_N)
    (add_net /RAM/DDR_DQS4_P)
    (add_net /RAM/DDR_DQS5_N)
    (add_net /RAM/DDR_DQS5_P)
    (add_net /RAM/DDR_DQS6_N)
    (add_net /RAM/DDR_DQS6_P)
    (add_net /RAM/DDR_DQS7_N)
    (add_net /RAM/DDR_DQS7_P)
    (add_net /RAM/DDR_ODT_0)
    (add_net /RAM/DDR_RAS_N)
    (add_net /RAM/DDR_RST_N)
    (add_net /RAM/DDR_WE_N)
    (add_net /RAM_VREF)
    (add_net /RAM_VTT)
    (add_net "/RGMII PHY/A1V2")
    (add_net "/RGMII PHY/A1V2_PLL")
    (add_net "/RGMII PHY/A3V3")
    (add_net "/RGMII PHY/ETH_A_N")
    (add_net "/RGMII PHY/ETH_A_P")
    (add_net "/RGMII PHY/ETH_A_TAP")
    (add_net "/RGMII PHY/ETH_B_N")
    (add_net "/RGMII PHY/ETH_B_P")
    (add_net "/RGMII PHY/ETH_B_TAP")
    (add_net "/RGMII PHY/ETH_C_N")
    (add_net "/RGMII PHY/ETH_C_P")
    (add_net "/RGMII PHY/ETH_C_TAP")
    (add_net "/RGMII PHY/ETH_D_N")
    (add_net "/RGMII PHY/ETH_D_P")
    (add_net "/RGMII PHY/ETH_D_TAP")
    (add_net "/RGMII PHY/ETH_LED1_N")
    (add_net "/RGMII PHY/ETH_LED2_N")
    (add_net "/RGMII PHY/MAC_I2C_SCL")
    (add_net "/RGMII PHY/MAC_I2C_SDA")
    (add_net "/RGMII PHY/RGMII_MDC")
    (add_net "/RGMII PHY/RGMII_MDIO")
    (add_net "/RGMII PHY/RGMII_RST_N")
    (add_net "/RGMII PHY/RGMII_RXD0")
    (add_net "/RGMII PHY/RGMII_RXD1")
    (add_net "/RGMII PHY/RGMII_RXD2")
    (add_net "/RGMII PHY/RGMII_RXD3")
    (add_net "/RGMII PHY/RGMII_RX_CLK")
    (add_net "/RGMII PHY/RGMII_RX_DV")
    (add_net "/RGMII PHY/RGMII_TXD0")
    (add_net "/RGMII PHY/RGMII_TXD1")
    (add_net "/RGMII PHY/RGMII_TXD2")
    (add_net "/RGMII PHY/RGMII_TXD3")
    (add_net "/RGMII PHY/RGMII_TX_CLK")
    (add_net "/RGMII PHY/RGMII_TX_EN")
    (add_net /SCPI_UART_RX)
    (add_net /SCPI_UART_TX)
    (add_net /TEMP1_ALERT)
    (add_net /TEMP2_ALERT)
    (add_net /TEMP3_ALERT)
    (add_net /TEMP4_ALERT)
    (add_net /TRIG_OUT_MUX_EQ)
    (add_net /TRIG_OUT_SEL)
    (add_net /VBACKLIGHT_N)
    (add_net /VBACKLIGHT_P)
    (add_net "Net-(C101-Pad2)")
    (add_net "Net-(C155-Pad2)")
    (add_net "Net-(C156-Pad2)")
    (add_net "Net-(C157-Pad2)")
    (add_net "Net-(C19-Pad1)")
    (add_net "Net-(C20-Pad1)")
    (add_net "Net-(C21-Pad1)")
    (add_net "Net-(C22-Pad1)")
    (add_net "Net-(C229-Pad1)")
    (add_net "Net-(C23-Pad1)")
    (add_net "Net-(C230-Pad1)")
    (add_net "Net-(C24-Pad1)")
    (add_net "Net-(C282-Pad1)")
    (add_net "Net-(C287-Pad2)")
    (add_net "Net-(C288-Pad2)")
    (add_net "Net-(C31-Pad1)")
    (add_net "Net-(C32-Pad1)")
    (add_net "Net-(C327-Pad1)")
    (add_net "Net-(C328-Pad1)")
    (add_net "Net-(C33-Pad1)")
    (add_net "Net-(C34-Pad1)")
    (add_net "Net-(C340-Pad1)")
    (add_net "Net-(C345-Pad1)")
    (add_net "Net-(C346-Pad1)")
    (add_net "Net-(C347-Pad1)")
    (add_net "Net-(C35-Pad1)")
    (add_net "Net-(C36-Pad1)")
    (add_net "Net-(C383-Pad1)")
    (add_net "Net-(C384-Pad2)")
    (add_net "Net-(C385-Pad1)")
    (add_net "Net-(C387-Pad1)")
    (add_net "Net-(C390-Pad1)")
    (add_net "Net-(C390-Pad2)")
    (add_net "Net-(C392-Pad1)")
    (add_net "Net-(C409-Pad2)")
    (add_net "Net-(D1-Pad1)")
    (add_net "Net-(D26-Pad2)")
    (add_net "Net-(D27-Pad2)")
    (add_net "Net-(D28-Pad2)")
    (add_net "Net-(D29-Pad2)")
    (add_net "Net-(F1-Pad1)")
    (add_net "Net-(F10-Pad1)")
    (add_net "Net-(F11-Pad1)")
    (add_net "Net-(F12-Pad1)")
    (add_net "Net-(F2-Pad1)")
    (add_net "Net-(F3-Pad1)")
    (add_net "Net-(F4-Pad1)")
    (add_net "Net-(F5-Pad1)")
    (add_net "Net-(F6-Pad1)")
    (add_net "Net-(F7-Pad1)")
    (add_net "Net-(F8-Pad1)")
    (add_net "Net-(F9-Pad1)")
    (add_net "Net-(J11-Pad14)")
    (add_net "Net-(J11-Pad16)")
    (add_net "Net-(L7-Pad1)")
    (add_net "Net-(R1-Pad2)")
    (add_net "Net-(R100-Pad1)")
    (add_net "Net-(R101-Pad1)")
    (add_net "Net-(R118-Pad2)")
    (add_net "Net-(R120-Pad1)")
    (add_net "Net-(R13-Pad2)")
    (add_net "Net-(R131-Pad2)")
    (add_net "Net-(R14-Pad2)")
    (add_net "Net-(R142-Pad2)")
    (add_net "Net-(R143-Pad2)")
    (add_net "Net-(R144-Pad2)")
    (add_net "Net-(R145-Pad2)")
    (add_net "Net-(R146-Pad2)")
    (add_net "Net-(R147-Pad2)")
    (add_net "Net-(R148-Pad2)")
    (add_net "Net-(R149-Pad2)")
    (add_net "Net-(R15-Pad2)")
    (add_net "Net-(R151-Pad1)")
    (add_net "Net-(R152-Pad1)")
    (add_net "Net-(R153-Pad1)")
    (add_net "Net-(R16-Pad2)")
    (add_net "Net-(R167-Pad1)")
    (add_net "Net-(R168-Pad1)")
    (add_net "Net-(R17-Pad2)")
    (add_net "Net-(R171-Pad1)")
    (add_net "Net-(R175-Pad1)")
    (add_net "Net-(R176-Pad1)")
    (add_net "Net-(R177-Pad1)")
    (add_net "Net-(R18-Pad2)")
    (add_net "Net-(R182-Pad2)")
    (add_net "Net-(R183-Pad2)")
    (add_net "Net-(R184-Pad2)")
    (add_net "Net-(R185-Pad2)")
    (add_net "Net-(R188-Pad2)")
    (add_net "Net-(R190-Pad1)")
    (add_net "Net-(R191-Pad1)")
    (add_net "Net-(R195-Pad4)")
    (add_net "Net-(R196-Pad4)")
    (add_net "Net-(R197-Pad4)")
    (add_net "Net-(R2-Pad2)")
    (add_net "Net-(R207-Pad1)")
    (add_net "Net-(R208-Pad1)")
    (add_net "Net-(R209-Pad1)")
    (add_net "Net-(R210-Pad1)")
    (add_net "Net-(R211-Pad1)")
    (add_net "Net-(R212-Pad1)")
    (add_net "Net-(R213-Pad1)")
    (add_net "Net-(R26-Pad1)")
    (add_net "Net-(R27-Pad2)")
    (add_net "Net-(R29-Pad1)")
    (add_net "Net-(R3-Pad2)")
    (add_net "Net-(R30-Pad1)")
    (add_net "Net-(R31-Pad2)")
    (add_net "Net-(R32-Pad2)")
    (add_net "Net-(R4-Pad2)")
    (add_net "Net-(R42-Pad2)")
    (add_net "Net-(R43-Pad2)")
    (add_net "Net-(R44-Pad2)")
    (add_net "Net-(R45-Pad2)")
    (add_net "Net-(R46-Pad2)")
    (add_net "Net-(R47-Pad2)")
    (add_net "Net-(R48-Pad2)")
    (add_net "Net-(R49-Pad2)")
    (add_net "Net-(R5-Pad2)")
    (add_net "Net-(R54-Pad1)")
    (add_net "Net-(R55-Pad1)")
    (add_net "Net-(R58-Pad1)")
    (add_net "Net-(R59-Pad1)")
    (add_net "Net-(R6-Pad2)")
    (add_net "Net-(R60-Pad2)")
    (add_net "Net-(R61-Pad2)")
    (add_net "Net-(R62-Pad1)")
    (add_net "Net-(R63-Pad1)")
    (add_net "Net-(R64-Pad1)")
    (add_net "Net-(R65-Pad1)")
    (add_net "Net-(R66-Pad1)")
    (add_net "Net-(R67-Pad1)")
    (add_net "Net-(R73-Pad1)")
    (add_net "Net-(R73-Pad2)")
    (add_net "Net-(R74-Pad1)")
    (add_net "Net-(R74-Pad2)")
    (add_net "Net-(R75-Pad1)")
    (add_net "Net-(R75-Pad2)")
    (add_net "Net-(R76-Pad2)")
    (add_net "Net-(R77-Pad2)")
    (add_net "Net-(R78-Pad2)")
    (add_net "Net-(R79-Pad2)")
    (add_net "Net-(R80-Pad2)")
    (add_net "Net-(R81-Pad2)")
    (add_net "Net-(R82-Pad2)")
    (add_net "Net-(R83-Pad1)")
    (add_net "Net-(R83-Pad2)")
    (add_net "Net-(R92-Pad2)")
  )

  (module azonenberg_pcb:CONN_QSFP+_TE_2110819-1 (layer F.Cu) (tedit 5EF58193) (tstamp 5EF63FD4)
    (at 258 62 180)
    (path /5EDDB439/60D94B5A)
    (fp_text reference J29 (at 0 -5) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_QSFP_HOST (at 0 -6.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 9.5 -4) (end -9.5 -4) (layer F.SilkS) (width 0.15))
    (fp_line (start 9.5 8) (end 9.5 -4) (layer F.SilkS) (width 0.15))
    (fp_line (start -9.5 8) (end 9.5 8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9.5 -4) (end -9.5 8) (layer F.SilkS) (width 0.15))
    (pad "" np_thru_hole circle (at 8.4 5.18 180) (size 1.55 1.55) (drill 1.55) (layers *.Cu *.Mask))
    (pad "" np_thru_hole circle (at -8.4 5.18 180) (size 1.55 1.55) (drill 1.55) (layers *.Cu *.Mask))
    (pad 20 smd roundrect (at 7 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 21 smd roundrect (at 6.2 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 420 /QSFP+/QSFP_RX2_N))
    (pad 22 smd roundrect (at 5.4 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 421 /QSFP+/QSFP_RX2_P))
    (pad 23 smd roundrect (at 4.6 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 24 smd roundrect (at 3.8 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 423 /QSFP+/QSFP_RX4_N))
    (pad 25 smd roundrect (at 3 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 422 /QSFP+/QSFP_RX4_P))
    (pad 26 smd roundrect (at 2.2 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 27 smd roundrect (at 1.4 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 424 /QSFP_PRESENT_N))
    (pad 28 smd roundrect (at 0.6 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 425 /QSFP_INT_N))
    (pad 29 smd roundrect (at -0.2 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 67 /QSFP+/QSFP_VCC_TX))
    (pad 30 smd roundrect (at -1 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 68 /QSFP+/QSFP_VCC1))
    (pad 31 smd roundrect (at -1.8 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 426 /QSFP_LP_MODE))
    (pad 32 smd roundrect (at -2.6 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 33 smd roundrect (at -3.4 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 427 /QSFP+/QSFP_TX3_P))
    (pad 34 smd roundrect (at -4.2 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 428 /QSFP+/QSFP_TX3_N))
    (pad 35 smd roundrect (at -5 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 36 smd roundrect (at -5.8 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 429 /QSFP+/QSFP_TX1_P))
    (pad 37 smd roundrect (at -6.6 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 430 /QSFP+/QSFP_TX1_N))
    (pad 38 smd roundrect (at -7.4 -2.51 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 19 smd roundrect (at 7.4 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 18 smd roundrect (at 6.6 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 431 /QSFP+/QSFP_RX1_N))
    (pad 17 smd roundrect (at 5.8 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 432 /QSFP+/QSFP_RX1_P))
    (pad 16 smd roundrect (at 5 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 15 smd roundrect (at 4.2 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 433 /QSFP+/QSFP_RX3_N))
    (pad 14 smd roundrect (at 3.4 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 434 /QSFP+/QSFP_RX3_P))
    (pad 13 smd roundrect (at 2.6 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 12 smd roundrect (at 1.8 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 914 /I2C3_SDA))
    (pad 11 smd roundrect (at 1 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 915 /I2C3_SCL))
    (pad 10 smd roundrect (at 0.2 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 66 /QSFP+/QSFP_VCC_RX))
    (pad 9 smd roundrect (at -0.6 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 435 /QSFP_RST_N))
    (pad 8 smd roundrect (at -1.4 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 436 /QSFP_MODSEL_N))
    (pad 7 smd roundrect (at -2.2 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 6 smd roundrect (at -3 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 437 /QSFP+/QSFP_TX4_P))
    (pad 5 smd roundrect (at -3.8 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 438 /QSFP+/QSFP_TX4_N))
    (pad 4 smd roundrect (at -4.6 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad 3 smd roundrect (at -5.4 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 439 /QSFP+/QSFP_TX2_P))
    (pad 2 smd roundrect (at -6.2 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 440 /QSFP+/QSFP_TX2_N))
    (pad 1 smd roundrect (at -7 0 180) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:TE/QSFP/c-2110819-1-b-3d.stp
      (offset (xyz 0 -8 3.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_QSFP_CAGE_TE_2110487-1 (layer F.Cu) (tedit 5EF1B278) (tstamp 5EF63FE8)
    (at 257 62 270)
    (path /5EDDB439/60D94382)
    (fp_text reference J30 (at 0.5 -12 90) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value QSFP_CAGE (at -21.5 -12 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 7.5 -11) (end 7.5 11) (layer F.SilkS) (width 0.15))
    (fp_line (start -41.5 11) (end 7.5 11) (layer F.SilkS) (width 0.15))
    (fp_line (start -41.5 -11) (end 7.5 -11) (layer F.SilkS) (width 0.15))
    (fp_line (start -41.5 -11) (end -41.5 11) (layer F.SilkS) (width 0.15))
    (pad 1 thru_hole circle (at 2.5 9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -8.2 9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -17.2 9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -26.2 9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -35.2 9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 5.42 2.2 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 5.42 -5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -39.78 -9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -30.78 -9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -21.78 -9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -12.78 -9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -2.08 -9.5 270) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (model :datasheets:TE/QSFP/c-2110487-1-1-3d.stp
      (offset (xyz -52.5 0 5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5F07A13A)
    (at 278.1 59.75)
    (path /5EE2921B/6322FEEC)
    (fp_text reference C439 (at -2.3 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631C0)
    (at 282.55 63.9 90)
    (path /5EE2921B/5FA504ED)
    (fp_text reference C121 (at 2.25 -0.6 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F00272C)
    (at 352.51 65.575)
    (path /5EF1FA37/62E8D37C)
    (fp_text reference TP76 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 713 /K7_DONE))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002727)
    (at 339.61 78.865)
    (path /5EF1FA37/62E8CD7F)
    (fp_text reference TP75 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 516 /K7_RST_N))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002722)
    (at 351.01 65.575)
    (path /5EF1FA37/62E8B696)
    (fp_text reference TP74 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 515 /K7_INIT_B))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F00271D)
    (at 336.01 67.04)
    (path /5EF1FA37/62E7080B)
    (fp_text reference TP73 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002718)
    (at 324.61 80.33)
    (path /5EF1FA37/62E70800)
    (fp_text reference TP72 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002713)
    (at 330.31 75.9)
    (path /5EF1FA37/62E70816)
    (fp_text reference TP71 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F00270E)
    (at 324.61 67.04)
    (path /5EF1FA37/62DEBA3E)
    (fp_text reference TP70 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002709)
    (at 341.71 67.04)
    (path /5EF1FA37/62DD24EC)
    (fp_text reference TP69 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002704)
    (at 330.31 80.33)
    (path /5EF1FA37/62DECB59)
    (fp_text reference TP68 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026FF)
    (at 336.01 75.9)
    (path /5EF1FA37/62E704EC)
    (fp_text reference TP67 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026FA)
    (at 341.71 71.47)
    (path /5EF1FA37/62E5C099)
    (fp_text reference TP66 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026F5)
    (at 347.41 67.04)
    (path /5EF1FA37/62E5BC62)
    (fp_text reference TP65 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 36 "/FPGA Support/GTX_1V8"))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026F0)
    (at 336.01 80.33)
    (path /5EF1FA37/62E5B7DD)
    (fp_text reference TP64 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026EB)
    (at 341.71 75.9)
    (path /5EF1FA37/62E5B501)
    (fp_text reference TP63 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026E6)
    (at 347.41 71.47)
    (path /5EF1FA37/62DEC7A2)
    (fp_text reference TP62 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026E1)
    (at 336.01 71.47)
    (path /5EF1FA37/62DEC320)
    (fp_text reference TP61 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026DC)
    (at 324.61 71.47)
    (path /5EF1FA37/62DEBE0F)
    (fp_text reference TP60 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026D7)
    (at 330.31 71.47)
    (path /5EF1FA37/62DEB747)
    (fp_text reference TP59 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 32 /2V0))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026D2)
    (at 324.61 75.9)
    (path /5EF1FA37/62DEB23B)
    (fp_text reference TP58 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026CD)
    (at 330.31 67.04)
    (path /5EF1FA37/62DD0B15)
    (fp_text reference TP57 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026C8)
    (at 333.76 99.3)
    (path /5EDD71A3/62F844B0)
    (fp_text reference TP56 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 904 /VBACKLIGHT_N))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026C3)
    (at 339.46 99.3)
    (path /5EDD71A3/62F841D9)
    (fp_text reference TP55 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 594 /VBACKLIGHT_P))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0026BE)
    (at 346.45 94.15)
    (path /5EDD71A3/62F81999)
    (fp_text reference TP54 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x6 (layer F.Cu) (tedit 561C4F47) (tstamp 5F0026B9)
    (at 330.335001 89.360001)
    (path /5EDD71A3/62F57B1A)
    (fp_text reference TP53 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x06 (at 1 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -8 -2) (end -8 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -8 2) (end 8 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 8 2) (end 8 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 8 -2) (end -8 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -7 -2) (end -8 -1) (layer F.SilkS) (width 0.15))
    (pad 6 thru_hole circle (at 6.35 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 5 thru_hole circle (at 3.81 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 696 /MCU/LCD_VSYNC))
    (pad 4 thru_hole circle (at 1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 690 /MCU/LCD_HSYNC))
    (pad 3 thru_hole circle (at -1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 715 /MCU/LCD_ON))
    (pad 2 thru_hole circle (at -3.81 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 703 /MCU/LCD_CLK))
    (pad 1 thru_hole circle (at -6.35 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 697 /MCU/LCD_EN))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_6.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x4 (layer F.Cu) (tedit 594B5D58) (tstamp 5F0026AA)
    (at 328.335001 94.510001)
    (path /5EDD71A3/62F41397)
    (fp_text reference TP52 (at -3 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x04 (at 1 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -6 -2) (end -6 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -6 2) (end 5.54 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.54 2) (end 5.54 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.54 -2) (end -6 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -5 -2) (end -6 -1) (layer F.SilkS) (width 0.15))
    (pad 4 thru_hole circle (at 3.81 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 3 thru_hole circle (at 1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 912 /MCU/I2C4_SCL))
    (pad 2 thru_hole circle (at -1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 913 /MCU/I2C4_SDA))
    (pad 1 thru_hole circle (at -3.81 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 560 /MCU/TOUCH_RST_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_4.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x3 (layer F.Cu) (tedit 586463AC) (tstamp 5F00269D)
    (at 339.215001 94.510001)
    (path /5EDD71A3/62F353B1)
    (fp_text reference TP51 (at -1.54 3.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x03 (at 4.81 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -4.19 -2) (end -4.19 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.19 2) (end 3.81 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 2) (end 3.81 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 -2) (end -4.19 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.19 -2) (end -4.19 -1) (layer F.SilkS) (width 0.15))
    (pad 3 thru_hole circle (at 2.54 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 0 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 915 /I2C3_SCL))
    (pad 1 thru_hole circle (at -2.54 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 914 /I2C3_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x3 (layer F.Cu) (tedit 586463AC) (tstamp 5F002691)
    (at 326.525001 99.660001)
    (path /5EDD71A3/62F2D9E4)
    (fp_text reference TP50 (at -1.54 3.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x03 (at 4.81 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -4.19 -2) (end -4.19 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.19 2) (end 3.81 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 2) (end 3.81 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 -2) (end -4.19 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.19 -2) (end -4.19 -1) (layer F.SilkS) (width 0.15))
    (pad 3 thru_hole circle (at 2.54 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 0 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 917 /I2C2_SCL))
    (pad 1 thru_hole circle (at -2.54 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 916 /I2C2_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x3 (layer F.Cu) (tedit 586463AC) (tstamp 5F002685)
    (at 343.675001 89.360001)
    (path /5EDD71A3/62F28EBF)
    (fp_text reference TP49 (at -1.54 3.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x03 (at 4.81 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -4.19 -2) (end -4.19 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.19 2) (end 3.81 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 2) (end 3.81 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 -2) (end -4.19 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.19 -2) (end -4.19 -1) (layer F.SilkS) (width 0.15))
    (pad 3 thru_hole circle (at 2.54 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 0 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 918 /Inputs/I2C1_SCL))
    (pad 1 thru_hole circle (at -2.54 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 919 /Inputs/I2C1_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002679)
    (at -61.4 116.89)
    (path /5EEF3B79/5F303230/62EB5A43)
    (fp_text reference TP48 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002674)
    (at -61.4 121.32)
    (path /5EEF3B79/5F303230/62EB561F)
    (fp_text reference TP47 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F00266F)
    (at -56.7 102.89)
    (path /5EEF3B79/5F303230/62EB4AEE)
    (fp_text reference TP46 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F00266A)
    (at -56.7 107.32)
    (path /5EEF3B79/5F303230/62EB41B6)
    (fp_text reference TP45 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002665)
    (at -70.89 103.005)
    (path /5EEF3B79/62E9F8B7)
    (fp_text reference TP44 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 905 /Clocking/CLK_OCXO_AC))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002660)
    (at -80.19 104.47)
    (path /5EEF3B79/62E9D225)
    (fp_text reference TP43 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 641 /PLL_STATUS_CLKIN1))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F00265B)
    (at -74.49 100.04)
    (path /5EEF3B79/62E9CE6E)
    (fp_text reference TP42 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 698 /PLL_STATUS_CLKIN0))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002656)
    (at -80.19 100.04)
    (path /5EEF3B79/62E9CC1F)
    (fp_text reference TP41 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 682 /PLL_STATUS_LD))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002651)
    (at -80.19 108.9)
    (path /5EEF3B79/62E9C230)
    (fp_text reference TP40 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 647 /PLL_STATUS_HOLDOVER))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F00264C)
    (at -74.49 104.47)
    (path /5EEF3B79/62E9FD00)
    (fp_text reference TP39 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002647)
    (at -50.69 126.575)
    (path /5EEF3B79/62E9BDB1)
    (fp_text reference TP38 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 86 /Clocking/VCC_PLL2))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002642)
    (at -70.89 104.505)
    (path /5EEF3B79/62E9BB23)
    (fp_text reference TP37 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 79 /Clocking/VCC_CLK89))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F00263D)
    (at -49.19 126.575)
    (path /5EEF3B79/62E9B8AC)
    (fp_text reference TP36 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 87 /Clocking/VCC_CLK67))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002638)
    (at -50.69 128.075)
    (path /5EEF3B79/62E9B4B6)
    (fp_text reference TP35 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 80 /Clocking/VCC_CLK45))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002633)
    (at -69.39 103.005)
    (path /5EEF3B79/62E98E1C)
    (fp_text reference TP34 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 85 /Clocking/VCC_PLL1))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F00262E)
    (at -67.89 103.005)
    (path /5EEF3B79/62E9772F)
    (fp_text reference TP33 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 78 /Clocking/VCC_CLK23))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002629)
    (at -68.79 100.04)
    (path /5EEF3B79/62E93B95)
    (fp_text reference TP32 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002624)
    (at -74.49 108.9)
    (path /5EEF3B79/62E98254)
    (fp_text reference TP31 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F00261F)
    (at 289.45 58.35)
    (path /5EE2921B/62F0DD79)
    (fp_text reference TP30 (at 0 1.5) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 25 "/RGMII PHY/A3V3"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F00261A)
    (at 291.45 61.05)
    (path /5EE2921B/62F0DA17)
    (fp_text reference TP29 (at 1.85 0) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 27 "/RGMII PHY/A1V2_PLL"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002615)
    (at 286.45 55.9)
    (path /5EE2921B/62F0CCBD)
    (fp_text reference TP28 (at 0 1.5) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 26 "/RGMII PHY/A1V2"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002610)
    (at 285.8 65.2)
    (path /5EE2921B/62F0BF94)
    (fp_text reference TP27 (at 0 1.5) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 22 /1V2))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F00260B)
    (at 277 66.4)
    (path /5EE2921B/62F0B13B)
    (fp_text reference TP26 (at 0 1.5) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 2 /3V3))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002606)
    (at 271.25 59.3)
    (path /5EE2921B/62F0422F)
    (fp_text reference TP25 (at 0 3) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F002601)
    (at 275.4 65.25)
    (path /5EE2921B/62F13776)
    (fp_text reference TP24 (at 0 0.95) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 920 "/RGMII PHY/RGMII_TX_CLK"))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025FC)
    (at 236.5 51.5)
    (path /5EDDB439/62D972F6)
    (fp_text reference TP23 (at 0 3) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 68 /QSFP+/QSFP_VCC1))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025F7)
    (at 229.5 55)
    (path /5EDDB439/62D96ACE)
    (fp_text reference TP22 (at 0 3) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 67 /QSFP+/QSFP_VCC_TX))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025F2)
    (at 229.5 48)
    (path /5EDDB439/62D96120)
    (fp_text reference TP21 (at 0 3) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025ED)
    (at 236.5 58.5)
    (path /5EDDB439/62D95D24)
    (fp_text reference TP20 (at 0 3) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 66 /QSFP+/QSFP_VCC_RX))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x4 (layer F.Cu) (tedit 594B5D58) (tstamp 5F0025E8)
    (at 308.655001 145.400001)
    (path /5EDD723A/5F2B9784/62FF0263)
    (fp_text reference TP17 (at -3 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x04 (at 1 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -6 -2) (end -6 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -6 2) (end 5.54 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.54 2) (end 5.54 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.54 -2) (end -6 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -5 -2) (end -6 -1) (layer F.SilkS) (width 0.15))
    (pad 4 thru_hole circle (at 3.81 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 3 thru_hole circle (at 1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 398 /Inputs/P0_UART_RX))
    (pad 2 thru_hole circle (at -1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 397 /Inputs/P0_UART_TX))
    (pad 1 thru_hole circle (at -3.81 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 396 "/Inputs/Left Pods/P0_PRESENT"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_4.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025DB)
    (at 310.63 150.19)
    (path /5EDD723A/5F2B9784/62EC182E)
    (fp_text reference TP16 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 328 "/Inputs/Left Pods/P0_12V0"))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025D6)
    (at 304.93 150.19)
    (path /5EDD723A/5F2B9784/62EBF8B8)
    (fp_text reference TP15 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F0025D1)
    (at -63.5 129.045)
    (path /5EDD723A/5F297DD1/62EF891B)
    (fp_text reference TP14 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 644 /Inputs/S7_DONE))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F0025CC)
    (at -63.5 127.545)
    (path /5EDD723A/5F297DD1/62EF8608)
    (fp_text reference TP13 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 482 /Inputs/S7_INIT_B))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F0025C7)
    (at -62 127.545)
    (path /5EDD723A/5F297DD1/62EF7BAE)
    (fp_text reference TP12 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 478 /Inputs/S7_RST_N))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5F0025C2)
    (at -62 129.045)
    (path /5EDD723A/5F297DD1/62EF70E0)
    (fp_text reference TP11 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 1 /GND))
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025BD)
    (at 330.31 107.89)
    (path /5EDD723A/5F0BA462/62EE7062)
    (fp_text reference TP10 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025B8)
    (at 324.61 107.89)
    (path /5EDD723A/5F0BA462/62EC9C55)
    (fp_text reference TP9 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 867 "/Inputs/Pod Power/P0_PWREN"))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x3 (layer F.Cu) (tedit 586463AC) (tstamp 5F0025B3)
    (at 357.765001 89.360001)
    (path /5EDD71F2/62DC5193)
    (fp_text reference TP8 (at -1.54 3.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x03 (at 4.81 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -4.19 -2) (end -4.19 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.19 2) (end 3.81 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 2) (end 3.81 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.81 -2) (end -4.19 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.19 -2) (end -4.19 -1) (layer F.SilkS) (width 0.15))
    (pad 3 thru_hole circle (at 2.54 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 0 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 917 /I2C2_SCL))
    (pad 1 thru_hole circle (at -2.54 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 916 /I2C2_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025A7)
    (at -79.95 127.15)
    (path /5EDD71F2/62DA4EC4)
    (fp_text reference TP7 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F0025A2)
    (at -70.8 122)
    (path /5EDD71F2/62DA4A7E)
    (fp_text reference TP6 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F00259D)
    (at -74.25 126.43)
    (path /5EDD71F2/62DA480A)
    (fp_text reference TP5 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002598)
    (at 355.85 94.15)
    (path /5EDD71F2/62DA444D)
    (fp_text reference TP4 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_KEYSTONE_5016 (layer F.Cu) (tedit 5ED1D6C0) (tstamp 5F002593)
    (at -76.5 122)
    (path /5EDD71F2/62DA00AF)
    (fp_text reference TP3 (at 0 3) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTCLIP (at 0 4.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 0) (size 4.7 3.43) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :datasheets:Keystone/keystone-PN5016.STEP
      (offset (xyz -1 0 2.25))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EFF549D)
    (at 287.1 53.2 270)
    (path /5EE2921B/62D71190)
    (fp_text reference R252 (at -0.55 -1.4 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 220 (at 0 -3.5 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 921 "Net-(J11-Pad16)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EFF5497)
    (at 277.45 53.2 270)
    (path /5EE2921B/62D70AB3)
    (fp_text reference R251 (at 0 1.05 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 220 (at 0 -3.5 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 922 "Net-(J11-Pad14)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EFF3F57)
    (at 114.39 162)
    (path /5EDD723A/5F2B9784/62D203C6)
    (fp_text reference D35 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 413 /Inputs/P5_UART_RX))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 412 /Inputs/P5_UART_TX))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 410 /Inputs/P4_UART_RX))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 409 /Inputs/P4_UART_TX))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 411 "/Inputs/Left Pods/P5_PRESENT"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 408 "/Inputs/Left Pods/P4_PRESENT"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EFF3F3E)
    (at 108.09 164.8)
    (path /5EDD723A/5F2B9784/62D08DF0)
    (fp_text reference D34 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 407 /Inputs/P3_UART_RX))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 406 /Inputs/P3_UART_TX))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 404 /Inputs/P2_UART_RX))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 403 /Inputs/P2_UART_TX))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 405 "/Inputs/Left Pods/P3_PRESENT"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 402 "/Inputs/Left Pods/P2_PRESENT"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EFF3F25)
    (at 108.09 162)
    (path /5EDD723A/5F2B9784/62CE9F40)
    (fp_text reference D33 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 401 /Inputs/P1_UART_RX))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 400 /Inputs/P1_UART_TX))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 398 /Inputs/P0_UART_RX))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 397 /Inputs/P0_UART_TX))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 399 "/Inputs/Left Pods/P1_PRESENT"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 396 "/Inputs/Left Pods/P0_PRESENT"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EFF3F0C)
    (at 314.3 95)
    (path /5EDD723A/5F2BB4CD/62D44CA6)
    (fp_text reference D32 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 378 /Inputs/P11_UART_RX))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 377 /Inputs/P11_UART_TX))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 375 /Inputs/P10_UART_RX))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 374 /Inputs/P10_UART_TX))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 376 "/Inputs/Pod Power/P11_PRESENT"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 373 "/Inputs/Pod Power/P10_PRESENT"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EFF3EF3)
    (at 124 164.8)
    (path /5EDD723A/5F2BB4CD/62D44C8E)
    (fp_text reference D31 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 372 /Inputs/P9_UART_RX))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 371 /Inputs/P9_UART_TX))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 369 /Inputs/P8_UART_RX))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 368 /Inputs/P8_UART_TX))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 370 "/Inputs/Pod Power/P9_PRESENT"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 367 "/Inputs/Pod Power/P8_PRESENT"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EFF3EDA)
    (at 124 162)
    (path /5EDD723A/5F2BB4CD/62D44C76)
    (fp_text reference D30 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 366 /Inputs/P7_UART_RX))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 365 /Inputs/P7_UART_TX))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 363 /Inputs/P6_UART_RX))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 362 /Inputs/P6_UART_TX))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 364 "/Inputs/Pod Power/P7_PRESENT"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 361 "/Inputs/Pod Power/P6_PRESENT"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFE881D)
    (at 362.92 165.95)
    (path /5EDD723A/5F297DD1/62C85809)
    (fp_text reference R250 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 488 /Inputs/S7_QSPI_DQ3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFE8817)
    (at 360.42 167.45)
    (path /5EDD723A/5F297DD1/62C7F795)
    (fp_text reference R249 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 485 /Inputs/S7_QSPI_DQ2))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFE8811)
    (at 360.42 165.95)
    (path /5EDD723A/5F297DD1/62C79BAD)
    (fp_text reference R248 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 864 /Inputs/S7_QSPI_CS_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFE880B)
    (at 354.5 165.95)
    (path /5EF1FA37/62C5D576)
    (fp_text reference R247 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 522 /K7_QSPI_DQ3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFE8805)
    (at 352 167.45)
    (path /5EF1FA37/62C5D0A3)
    (fp_text reference R246 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 519 /K7_QSPI_DQ2))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFE87FF)
    (at 352 165.95)
    (path /5EF1FA37/62C5B6A4)
    (fp_text reference R245 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 725 /K7_QSPI_CS_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFE87F9)
    (at 352 172)
    (path /5EEF3B79/62C711DD)
    (fp_text reference R244 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 651 /PLL_SPI_LE))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDEC8)
    (at 380.19 151.64493)
    (path /5EDD7150/61580EA1/62C15C23)
    (fp_text reference R243 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 668 /MCU/5V0_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDEC2)
    (at 377.69 153.14493)
    (path /5EDD7150/61580EA1/62BEF1E0)
    (fp_text reference R242 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 681 /MCU/5V0_N_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDEBC)
    (at 377.69 151.64493)
    (path /5EDD7150/61580EA1/62BF560E)
    (fp_text reference R241 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 672 /MCU/VBACKLIGHT_EN))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDEB6)
    (at 395.43 39.73493)
    (path /5EDD7150/61296AEB/62BE5848)
    (fp_text reference R240 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 687 /MCU/0V5_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDEB0)
    (at 395.43 38.23493)
    (path /5EDD7150/61296AEB/62BE47A2)
    (fp_text reference R239 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 707 /MCU/VTT_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDEAA)
    (at 386.11 151.64493)
    (path /5EEF3B79/62B817A8)
    (fp_text reference R238 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 84 /Clocking/VCXO_AC_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 82 /Clocking/VCXO_AC_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDEA4)
    (at -39.31 127.81493)
    (path /5EDD7150/62B1C0EC)
    (fp_text reference R237 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 685 /MCU/2V0_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE9E)
    (at -39.31 129.31493)
    (path /5EDD7150/62B1B875)
    (fp_text reference R236 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 684 /MCU/2V5_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE98)
    (at -31.81 129.31493)
    (path /5EDD7150/62B1B86A)
    (fp_text reference R235 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 663 /MCU/3V3_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE92)
    (at -54.31 128.81493)
    (path /5EDD7150/62B1AEE7)
    (fp_text reference R234 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 597 /MCU/5V0_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE8C)
    (at -31.81 127.81493)
    (path /5EDD7150/62B1AEDC)
    (fp_text reference R233 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 692 /MCU/0V5_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE86)
    (at -34.31 129.31493)
    (path /5EDD7150/62B1A7A1)
    (fp_text reference R232 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 714 /MCU/VTT_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE80)
    (at -56.81 128.81493)
    (path /5EDD7150/62B1A796)
    (fp_text reference R231 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 702 /MCU/1V8_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE7A)
    (at -34.31 127.81493)
    (path /5EDD7150/62B19E2B)
    (fp_text reference R230 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 708 /MCU/1V5_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE74)
    (at -36.81 129.31493)
    (path /5EDD7150/62B19E20)
    (fp_text reference R229 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 709 /MCU/1V2_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE6E)
    (at -59.31 128.81493)
    (path /5EDD7150/62B19BFB)
    (fp_text reference R228 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 710 /MCU/1V0_2_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE68)
    (at -36.81 127.81493)
    (path /5EDD7150/62B14643)
    (fp_text reference R227 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 711 /MCU/1V0_1_GOOD))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDE62)
    (at 389.25 39.73493)
    (path /5EDD71A3/62ACB467)
    (fp_text reference R226 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDB8E)
    (at 389.25 38.23493)
    (path /5EDD71A3/62ACB2FC)
    (fp_text reference R158 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDDB6A)
    (at 386.75 39.73493)
    (path /5EDD71A3/62ACB163)
    (fp_text reference R154 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EFDD93E)
    (at 386.75 38.23493)
    (path /5EDD71A3/62ACAE19)
    (fp_text reference R98 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EFDC571)
    (at 388 31.9)
    (path /5EDD71F2/62B574B0)
    (fp_text reference C438 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EFDC56B)
    (at 388 28)
    (path /5EDD71F2/62B3C4F4)
    (fp_text reference C437 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EFDC565)
    (at 393 28)
    (path /5EDD71F2/62B3693E)
    (fp_text reference C436 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:LCD_MATRIX_MOP-TFT480116-38G-BLH-TPC (layer F.Cu) (tedit 5EF430D8) (tstamp 5EFCEB6B)
    (at -90 204)
    (path /62A8F952)
    (fp_text reference LCD1 (at 0 -3.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LCD (at 0 -4.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1.524 1.524) (layers Dwgs.User))
    (model :datasheets:MatrixOrbital/MOP-TFT480116-38G-TPC.step
      (offset (xyz -5 -30 4.5))
      (scale (xyz 1 1 1))
      (rotate (xyz 180 0 0))
    )
  )

  (module azonenberg_pcb:FAN_DELTA_EFB0412VHD-SP05 (layer F.Cu) (tedit 5EF42FCE) (tstamp 5EFBFFBC)
    (at 221 30)
    (path /62A7EC1B)
    (fp_text reference FAN4 (at 0 -5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FAN (at 0 -3.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 20 -10) (end -20 -10) (layer Dwgs.User) (width 0.12))
    (fp_line (start 20 10) (end 20 -10) (layer Dwgs.User) (width 0.12))
    (fp_line (start -20 10) (end 20 10) (layer Dwgs.User) (width 0.12))
    (fp_line (start -20 -10) (end -20 10) (layer Dwgs.User) (width 0.12))
    (pad 1 smd circle (at 0 0) (size 1.524 1.524) (layers Dwgs.User))
    (model :datasheets:Delta/Fan/EFB0412VHD-SP05.stp
      (offset (xyz 0 -10.5 20.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:FAN_DELTA_EFB0412VHD-SP05 (layer F.Cu) (tedit 5EF42FCE) (tstamp 5EFBFFB3)
    (at 77 30)
    (path /62A7C4D4)
    (fp_text reference FAN3 (at 0 -5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FAN (at 0 -3.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 20 -10) (end -20 -10) (layer Dwgs.User) (width 0.12))
    (fp_line (start 20 10) (end 20 -10) (layer Dwgs.User) (width 0.12))
    (fp_line (start -20 10) (end 20 10) (layer Dwgs.User) (width 0.12))
    (fp_line (start -20 -10) (end -20 10) (layer Dwgs.User) (width 0.12))
    (pad 1 smd circle (at 0 0) (size 1.524 1.524) (layers Dwgs.User))
    (model :datasheets:Delta/Fan/EFB0412VHD-SP05.stp
      (offset (xyz 0 -10.5 20.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:FAN_DELTA_EFB0412VHD-SP05 (layer F.Cu) (tedit 5EF42FCE) (tstamp 5EFBFFAA)
    (at -61 30)
    (path /62A79BFB)
    (fp_text reference FAN2 (at 0 -5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FAN (at 0 -3.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 20 -10) (end -20 -10) (layer Dwgs.User) (width 0.12))
    (fp_line (start 20 10) (end 20 -10) (layer Dwgs.User) (width 0.12))
    (fp_line (start -20 10) (end 20 10) (layer Dwgs.User) (width 0.12))
    (fp_line (start -20 -10) (end -20 10) (layer Dwgs.User) (width 0.12))
    (pad 1 smd circle (at 0 0) (size 1.524 1.524) (layers Dwgs.User))
    (model :datasheets:Delta/Fan/EFB0412VHD-SP05.stp
      (offset (xyz 0 -10.5 20.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:FAN_DELTA_EFB0412VHD-SP05 (layer F.Cu) (tedit 5EF42FCE) (tstamp 5EFBFFA1)
    (at -19 30)
    (path /62A77543)
    (fp_text reference FAN1 (at 0 -5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FAN (at 0 -3.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 20 -10) (end -20 -10) (layer Dwgs.User) (width 0.12))
    (fp_line (start 20 10) (end 20 -10) (layer Dwgs.User) (width 0.12))
    (fp_line (start -20 10) (end 20 10) (layer Dwgs.User) (width 0.12))
    (fp_line (start -20 -10) (end -20 10) (layer Dwgs.User) (width 0.12))
    (pad 1 smd circle (at 0 0) (size 1.524 1.524) (layers Dwgs.User))
    (model :datasheets:Delta/Fan/EFB0412VHD-SP05.stp
      (offset (xyz 0 -10.5 20.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_FUSE_NOSILK (layer F.Cu) (tedit 5EF3DA81) (tstamp 5EFAEB29)
    (at -66.7 52.6)
    (path /5EDD71A3/62A0E6E6)
    (fp_text reference F17 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0ZCJ0025AF2E (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 911 /MCU/FAN3_12V0))
    (pad 1 smd rect (at -1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :datasheets:BelFuse/Fuse/0ZCJ0010FF2E--3DModel-STEP-56544.step
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_FUSE_NOSILK (layer F.Cu) (tedit 5EF3DA81) (tstamp 5EFAEB23)
    (at -66.7 49.7)
    (path /5EDD71A3/62A0E410)
    (fp_text reference F16 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0ZCJ0025AF2E (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 910 /MCU/FAN2_12V0))
    (pad 1 smd rect (at -1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :datasheets:BelFuse/Fuse/0ZCJ0010FF2E--3DModel-STEP-56544.step
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_FUSE_NOSILK (layer F.Cu) (tedit 5EF3DA81) (tstamp 5EFAEB1D)
    (at -71.7 52.6)
    (path /5EDD71A3/62A0DF72)
    (fp_text reference F15 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0ZCJ0025AF2E (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 909 /MCU/FAN1_12V0))
    (pad 1 smd rect (at -1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :datasheets:BelFuse/Fuse/0ZCJ0010FF2E--3DModel-STEP-56544.step
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_FUSE_NOSILK (layer F.Cu) (tedit 5EF3DA81) (tstamp 5EFAEB17)
    (at -71.7 49.7)
    (path /5EDD71A3/62A08D02)
    (fp_text reference F14 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0ZCJ0025AF2E (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 908 /MCU/FAN0_12V0))
    (pad 1 smd rect (at -1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :datasheets:BelFuse/Fuse/0ZCJ0010FF2E--3DModel-STEP-56544.step
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB97)
    (at 340.78 201.55)
    (path /5EDD723A/5F0BA462/629AF4A0)
    (fp_text reference C435 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB91)
    (at 340.78 203.05)
    (path /5EDD723A/5F0BA462/629AF47A)
    (fp_text reference C434 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB8B)
    (at 343.28 201.55)
    (path /5EDD723A/5F0BA462/629AF454)
    (fp_text reference C433 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB85)
    (at 340.78 204.55)
    (path /5EDD723A/5F0BA462/629AF42E)
    (fp_text reference C432 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB7F)
    (at 343.28 203.05)
    (path /5EDD723A/5F0BA462/629AF494)
    (fp_text reference C431 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB79)
    (at 345.78 201.55)
    (path /5EDD723A/5F0BA462/629AF46E)
    (fp_text reference C430 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB73)
    (at 340.78 206.05)
    (path /5EDD723A/5F0BA462/629AF448)
    (fp_text reference C429 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB6D)
    (at 343.28 204.55)
    (path /5EDD723A/5F0BA462/629AF422)
    (fp_text reference C428 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB67)
    (at 345.78 203.05)
    (path /5EDD723A/5F0BA462/629AF488)
    (fp_text reference C427 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB61)
    (at 348.28 201.55)
    (path /5EDD723A/5F0BA462/629AF462)
    (fp_text reference C426 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB5B)
    (at 343.28 206.05)
    (path /5EDD723A/5F0BA462/629AF43C)
    (fp_text reference C425 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB55)
    (at 345.78 204.55)
    (path /5EDD723A/5F0BA462/629AF416)
    (fp_text reference C424 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB4F)
    (at 332.9 201.55)
    (path /5EEF3B79/62997BE3)
    (fp_text reference C423 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB49)
    (at 329.6 204.85)
    (path /5EEF3B79/6299779B)
    (fp_text reference C422 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF9BB43)
    (at 326.7 201.7)
    (path /5EEF3B79/62997436)
    (fp_text reference C421 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB3D)
    (at 332.1 203.35)
    (path /5EEF3B79/62996F7F)
    (fp_text reference C420 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF9BB37)
    (at 326.7 203.5)
    (path /5EEF3B79/62996C2E)
    (fp_text reference C419 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB31)
    (at 329.6 206.35)
    (path /5EEF3B79/62981F15)
    (fp_text reference C418 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB2B)
    (at 334.6 206.05)
    (path /5EEF3B79/6298F8D6)
    (fp_text reference C417 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF9BB25)
    (at 330 201.7)
    (path /5EEF3B79/6298F026)
    (fp_text reference C416 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB1F)
    (at 332.1 204.85)
    (path /5EEF3B79/62971BD1)
    (fp_text reference C415 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 79 /Clocking/VCC_CLK89))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB19)
    (at 334.6 203.05)
    (path /5EEF3B79/6296669A)
    (fp_text reference C414 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 87 /Clocking/VCC_CLK67))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB13)
    (at 332.1 206.35)
    (path /5EEF3B79/6295CD80)
    (fp_text reference C413 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB0D)
    (at 334.6 204.55)
    (path /5EEF3B79/6295C943)
    (fp_text reference C412 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF9BB07)
    (at 329.6 203.35)
    (path /5EEF3B79/6295BE85)
    (fp_text reference C411 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF9BB01)
    (at 326.7 205.3)
    (path /5EEF3B79/6295C31B)
    (fp_text reference C410 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x2 (layer F.Cu) (tedit 594CBE42) (tstamp 5EF8817E)
    (at 357.375001 202.689931)
    (path /5EDD71A3/628A0423)
    (fp_text reference J26 (at 0 3.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x02 (at 1 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -3.5 -2) (end -3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.46 2) (end 3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 2) (end 3.5 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 -2) (end -3.46 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -2) (end -3.5 -1) (layer F.SilkS) (width 0.15))
    (pad 2 thru_hole circle (at 1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 1 thru_hole circle (at -1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 59 /MCU/VBAT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_2.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_FUSE_NOSILK (layer F.Cu) (tedit 5EF3DA81) (tstamp 5EF63B51)
    (at -28 109.50507)
    (path /5EDD7150/611CBEBF/611CD699)
    (fp_text reference F13 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10A (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 325 "/Power Supply/Intermediate and Standby Rails/VIN_FUSED"))
    (pad 1 smd rect (at -1.5 0.01493) (size 1 1.9) (layers F.Cu F.Paste F.Mask)
      (net 326 "/Power Supply/Intermediate and Standby Rails/VIN"))
    (model :datasheets:BelFuse/Fuse/0ZCJ0010FF2E--3DModel-STEP-56544.step
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF736CC)
    (at 346.7 192)
    (path /5EEF3B79/625DCCAC)
    (fp_text reference C409 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 906 "Net-(C409-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 905 /Clocking/CLK_OCXO_AC))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF640CC)
    (at 6.38 158.53)
    (path /5EDD723A/5F0BA462/5F0AF6C3)
    (fp_text reference R2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 467 "Net-(R2-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 304 "Net-(F2-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF640D2)
    (at -0.7 165.13)
    (path /5EDD723A/5F0BA462/5F0B1DDC)
    (fp_text reference R3 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 468 "Net-(R3-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 306 "Net-(F3-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634EA)
    (at 362.66 145.43)
    (path /5EDD71A3/608E12E1)
    (fp_text reference C256 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634F0)
    (at 370.16 137.28)
    (path /5EDD71A3/608EF37D)
    (fp_text reference C257 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634F6)
    (at 2.51 207.88)
    (path /5EDD71A3/6099F2A8)
    (fp_text reference C258 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/STM_RST_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_INDUCTOR_NOSILK (layer B.Cu) (tedit 53D26553) (tstamp 5EF6401B)
    (at 243.6 58 180)
    (path /5EDDB439/60DE3353)
    (fp_text reference L4 (at 2.2 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "1 uH" (at 0.25 -2) (layer B.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)) (justify mirror))
    )
    (pad 2 smd rect (at 0.9 0 180) (size 0.8 1.2) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.9 0 180) (size 0.8 1.2) (layers B.Cu B.Paste B.Mask)
      (net 66 /QSFP+/QSFP_VCC_RX))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_INDUCTOR_NOSILK (layer B.Cu) (tedit 53D26553) (tstamp 5EF64021)
    (at 243.6 54.4 180)
    (path /5EDDB439/60DE6993)
    (fp_text reference L5 (at 2.2 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "1 uH" (at 0.25 -2) (layer B.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)) (justify mirror))
    )
    (pad 2 smd rect (at 0.9 0 180) (size 0.8 1.2) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.9 0 180) (size 0.8 1.2) (layers B.Cu B.Paste B.Mask)
      (net 67 /QSFP+/QSFP_VCC_TX))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CAP_SEIKO_CPH3225A (layer F.Cu) (tedit 5BE683D8) (tstamp 5EF63502)
    (at -15.704999 206.105001)
    (path /5EDD71A3/60A31C7A)
    (fp_text reference C259 (at 0 4.35) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CPH3225A-2K (at 0 3.35) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.5 -0.25) (end -2.5 0.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.25 0) (end -2.75 0) (layer F.SilkS) (width 0.15))
    (fp_line (start -2 -1.4) (end 2 -1.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -2 1.4) (end 2 1.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 2 -1.4) (end 2 1.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -2 -1.4) (end -2 1.4) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 1.1 0) (size 1.4 1.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.1 0) (size 1.4 1.4) (layers F.Cu F.Paste F.Mask)
      (net 59 /MCU/VBAT))
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6349C)
    (at 0.01 207.88)
    (path /5EDD71A3/608EF355)
    (fp_text reference C243 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF634A2)
    (at -12.89 208.98)
    (path /5EDD71A3/608D15B9)
    (fp_text reference C244 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "2.2 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 57 /MCU/MCU_VCAP2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF634A8)
    (at -16.19 208.98)
    (path /5EDD71A3/608D5D13)
    (fp_text reference C245 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FAE)
    (at 4.3 163.75)
    (path /5EDD723A/5F0BA462/5F0E0F4D)
    (fp_text reference C34 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 13 "Net-(C34-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63472)
    (at 362.66 137.93)
    (path /5EDD71A3/608DACB2)
    (fp_text reference C236 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63478)
    (at 369.57 131.28)
    (path /5EDD71A3/608E12AD)
    (fp_text reference C237 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6347E)
    (at -2.78 206.38)
    (path /5EDD71A3/608EF349)
    (fp_text reference C238 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F01429C)
    (at 193 200)
    (path /5EDD723A/5F2BB4CD/5F3EE49C)
    (fp_text reference J4 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 121 "/Inputs/Right Pods/POD7_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 129 "/Inputs/Right Pods/POD7_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 122 "/Inputs/Right Pods/POD7_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 130 "/Inputs/Right Pods/POD7_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 123 "/Inputs/Right Pods/POD7_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 131 "/Inputs/Right Pods/POD7_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 124 "/Inputs/Right Pods/POD7_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 132 "/Inputs/Right Pods/POD7_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 342 "/Inputs/Right Pods/P7_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 342 "/Inputs/Right Pods/P7_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 342 "/Inputs/Right Pods/P7_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 364 "/Inputs/Pod Power/P7_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 342 "/Inputs/Right Pods/P7_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 365 /Inputs/P7_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 342 "/Inputs/Right Pods/P7_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 366 /Inputs/P7_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 125 "/Inputs/Right Pods/POD7_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 133 "/Inputs/Right Pods/POD7_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 126 "/Inputs/Right Pods/POD7_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 134 "/Inputs/Right Pods/POD7_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 127 "/Inputs/Right Pods/POD7_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 135 "/Inputs/Right Pods/POD7_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 128 "/Inputs/Right Pods/POD7_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 136 "/Inputs/Right Pods/POD7_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6381C)
    (at -70.15 155.78)
    (path /5EDD7150/61580EA1/61979949)
    (fp_text reference C390 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 101 "Net-(C390-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 102 "Net-(C390-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63822)
    (at -51.61 150.43)
    (path /5EDD7150/61580EA1/6196D103)
    (fp_text reference C391 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63828)
    (at -47.48 144.9)
    (path /5EDD7150/61580EA1/6196C9E2)
    (fp_text reference C392 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 103 "Net-(C392-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6382E)
    (at -19.69 72.97)
    (path /5EDD7150/61296AEB/61AF5579)
    (fp_text reference C393 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF636C6)
    (at -24.99 80.97)
    (path /5EDD7150/61296AEB/614918BC)
    (fp_text reference C333 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 nF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 91 "/Power Supply/1.xV rails/REFIN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF636CC)
    (at -22.49 78.57)
    (path /5EDD7150/61296AEB/61491881)
    (fp_text reference C334 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF636D2)
    (at -52.77 89.57)
    (path /5EDD7150/61296AEB/61491890)
    (fp_text reference C335 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF636D8)
    (at -24.82 70.92)
    (path /5EDD7150/61296AEB/614918C7)
    (fp_text reference C336 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FBA)
    (at 383 116.03)
    (path /5EDD723A/5F0BA462/5F0E0FC1)
    (fp_text reference C36 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(C36-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF630F8)
    (at 379 81.09)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C998)
    (fp_text reference C89 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF630FE)
    (at 390.4 69.69)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C9C9)
    (fp_text reference C90 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F12)
    (at 6.8 165.25)
    (path /5EDD723A/5F0BA462/5F258F0E)
    (fp_text reference C8 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF633D6)
    (at 376.4 61.63)
    (path /5EEF3B79/5F303230/604FAB58)
    (fp_text reference C210 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633DC)
    (at 361.93 52.08)
    (path /5EEF3B79/5F303230/604EF6AE)
    (fp_text reference C211 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633E2)
    (at 371.05 48.93)
    (path /5EEF3B79/5F303230/604F394E)
    (fp_text reference C212 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_MURATA_OKL-T3-W12 (layer F.Cu) (tedit 5C8C8D11) (tstamp 5EF650A7)
    (at 32 83)
    (path /5EDD7150/61296AEB/6141C70E)
    (fp_text reference U58 (at 0 7.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value OKL-T/3-W12P-C (at 0 10.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -3.43 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 3 smd rect (at 1.14 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 4 smd rect (at 4.57 -3.43) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 90 "Net-(C328-Pad1)"))
    (pad 5 smd rect (at 4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad 11 smd rect (at 4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 583 "Net-(R168-Pad1)"))
    (pad 12 smd rect (at 2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at 0 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at -4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at -4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 702 /MCU/1V8_GOOD))
    (pad 1 smd rect (at -4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 453 "/Power Supply/1.xV rails/1V8_EN_SHIFT"))
    (model :datasheets:Murata/POL/mps_dcdc_okl_t3_a.step
      (offset (xyz 0 0 1.7))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EF641B6)
    (at 285.05 54.85 180)
    (path /5EE2921B/5F9FCC19)
    (fp_text reference R41 (at -1.85 0.05) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 1K (at 0 -3.5) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 383 "/RGMII PHY/ETH_LED2_N"))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641BC)
    (at 278.95 66.35 90)
    (path /5EE2921B/5FA10443)
    (fp_text reference R42 (at -3.8 -0.15 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 501 "Net-(R42-Pad2)"))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 495 "/RGMII PHY/RGMII_RXD3"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641C2)
    (at 279.75 66.35 90)
    (path /5EE2921B/5FA1D793)
    (fp_text reference R43 (at -3.8 0 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 502 "Net-(R43-Pad2)"))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 496 "/RGMII PHY/RGMII_RXD2"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641C8)
    (at 281.25 66.35 90)
    (path /5EE2921B/5FA1E195)
    (fp_text reference R44 (at -3.85 0 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 503 "Net-(R44-Pad2)"))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 497 "/RGMII PHY/RGMII_RXD1"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641CE)
    (at 281.75 68.25 90)
    (path /5EE2921B/5FA1EC4B)
    (fp_text reference R45 (at -4.05 0 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 504 "Net-(R45-Pad2)"))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 498 "/RGMII PHY/RGMII_RXD0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641D4)
    (at 282.25 66.35 90)
    (path /5EE2921B/5FA1F684)
    (fp_text reference R46 (at -3.85 0 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 505 "Net-(R46-Pad2)"))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 499 "/RGMII PHY/RGMII_RX_DV"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641DA)
    (at 283.25 66.35 90)
    (path /5EE2921B/5FA20099)
    (fp_text reference R47 (at -3.85 0 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 506 "Net-(R47-Pad2)"))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 500 "/RGMII PHY/RGMII_RX_CLK"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EF641E0)
    (at 285.65 61.75 180)
    (path /5EE2921B/5FA24B21)
    (fp_text reference R48 (at -2.3 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 10K (at 0 -3.5) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 507 "Net-(R48-Pad2)"))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF6364E)
    (at -42.04 74.87507)
    (path /5EDD7150/61296AEB/612AEE6F)
    (fp_text reference C313 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63654)
    (at -75.39 89.52507)
    (path /5EDD7150/61296AEB/6129FB72)
    (fp_text reference C314 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF6365A)
    (at -47.07 89.27507)
    (path /5EDD7150/61296AEB/6129FBE4)
    (fp_text reference C315 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63660)
    (at -65.39 89.85507)
    (path /5EDD7150/61296AEB/612AEE79)
    (fp_text reference C316 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63636)
    (at -34.12 69.70507)
    (path /5EDD7150/61296AEB/6129FBD8)
    (fp_text reference C309 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF6363C)
    (at -52.07 84.35507)
    (path /5EDD7150/61296AEB/612AEE65)
    (fp_text reference C310 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63642)
    (at -80.39 89.52507)
    (path /5EDD7150/61296AEB/6129FB6C)
    (fp_text reference C311 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63648)
    (at -70.39 89.85507)
    (path /5EDD7150/61296AEB/6129FBDE)
    (fp_text reference C312 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6387C)
    (at 374.22 161.57)
    (path /5EDD7150/61CCABE5)
    (fp_text reference C406 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63882)
    (at 376.72 161.57)
    (path /5EDD7150/61CCAC04)
    (fp_text reference C407 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63888)
    (at -36.67 116.37)
    (path /5EDD7150/611CBEBF/61CB85CF)
    (fp_text reference C408 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOD882 (layer F.Cu) (tedit 5BE684D4) (tstamp 5EF6388F)
    (at 360.135001 150.105001)
    (path /5EDD71A3/60A24F97)
    (fp_text reference D1 (at 0 3.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CTS520,L3F (at 0 2.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.75 -0.25) (end -0.75 0.25) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.325 0) (size 0.35 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -0.325 0) (size 0.35 0.6) (layers F.Cu F.Paste F.Mask)
      (net 104 "Net-(D1-Pad1)"))
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630D4)
    (at 381.4 82.74)
    (path /5EDD723A/5F2BB4CD/5F308105/5F34E8B6)
    (fp_text reference C83 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630DA)
    (at 389.2 74.94)
    (path /5EDD723A/5F2BB4CD/5F308105/5F365065)
    (fp_text reference C84 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63050)
    (at 372.79 34.94)
    (path /5EDD723A/5F297DD1/5F636002)
    (fp_text reference C61 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FA8)
    (at -7.6 175.6)
    (path /5EDD723A/5F0BA462/5F0E0F13)
    (fp_text reference C33 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 12 "Net-(C33-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63184)
    (at 386.9 81.24)
    (path /5EDD723A/5F2BB4CD/5F308105/5F382203)
    (fp_text reference C111 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6318A)
    (at 397.5 71.04)
    (path /5EDD723A/5F2BB4CD/5F308105/5F38229A)
    (fp_text reference C112 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631B4)
    (at 278.1 60.75)
    (path /5EE2921B/5FA6C234)
    (fp_text reference C119 (at -2.3 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF631BA)
    (at 291.2 58.35)
    (path /5EE2921B/5FA4B899)
    (fp_text reference C120 (at 2.9 0) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 25 "/RGMII PHY/A3V3"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63346)
    (at 351.13 30.57)
    (path /5EDD71F2/601EC9A1)
    (fp_text reference C186 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6334C)
    (at 303.98 75.87)
    (path /5EDD71F2/6013FBE3)
    (fp_text reference C187 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63352)
    (at 304.38 63.12)
    (path /5EDD71F2/601D02BD)
    (fp_text reference C188 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63310)
    (at 315.58 63.57)
    (path /5EDD71F2/601EC98D)
    (fp_text reference C177 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63316)
    (at 306.48 72.57)
    (path /5EDD71F2/6013DB5F)
    (fp_text reference C178 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6331C)
    (at 303.98 74.37)
    (path /5EDD71F2/601A2E58)
    (fp_text reference C179 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63A9C)
    (at 129 183)
    (path /5EDD723A/5F2B9784/60CAEF0F)
    (fp_text reference D22 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 265 "/Inputs/Left Pods/POD4_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 266 "/Inputs/Left Pods/POD4_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 267 "/Inputs/Left Pods/POD4_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 268 "/Inputs/Left Pods/POD4_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 269 "/Inputs/Left Pods/POD4_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 270 "/Inputs/Left Pods/POD4_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 271 "/Inputs/Left Pods/POD4_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 272 "/Inputs/Left Pods/POD4_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641E6)
    (at 286.2 58.25 180)
    (path /5EE2921B/5FA2806F)
    (fp_text reference R49 (at 0 -0.9) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "12.1K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 508 "Net-(R49-Pad2)"))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EF641EC)
    (at 273.55 51.8 90)
    (path /5EE2921B/5F9FFD74)
    (fp_text reference R50 (at 0 -0.9 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 1K (at 0 -3.5 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 384 "/RGMII PHY/ETH_LED1_N"))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641F2)
    (at 286.2 63.75 180)
    (path /5EE2921B/5FA224C2)
    (fp_text reference R51 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 509 "/RGMII PHY/RGMII_MDIO"))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641F8)
    (at 384.51 97.85)
    (path /5EE2921B/5FAB3568)
    (fp_text reference R52 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 510 "/RGMII PHY/MAC_I2C_SCL"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF641FE)
    (at 387.01 96.35)
    (path /5EE2921B/5FAB9BD7)
    (fp_text reference R53 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 511 "/RGMII PHY/MAC_I2C_SDA"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64204)
    (at 332.61 41.98)
    (path /5EF1FA37/5FEA57EC)
    (fp_text reference R54 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 380 "/FPGA Support/K7_TDO"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 512 "Net-(R54-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6420A)
    (at 329.31 43.18)
    (path /5EF1FA37/5FE81192)
    (fp_text reference R55 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 513 "/FPGA Support/K7_QSPI_SCK"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 514 "Net-(R55-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64210)
    (at 332.91 40.48)
    (path /5EF1FA37/5FEE98C8)
    (fp_text reference R56 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 515 /K7_INIT_B))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6360C)
    (at -19.12 63.75507)
    (path /5EDD7150/61296AEB/6129FB4D)
    (fp_text reference C302 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63612)
    (at -42.04 82.02507)
    (path /5EDD7150/61296AEB/6129FBC0)
    (fp_text reference C303 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63618)
    (at -27.04 74.15507)
    (path /5EDD7150/61296AEB/612AEE45)
    (fp_text reference C304 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63358)
    (at 306.48 74.07)
    (path /5EDD71F2/601E2ED0)
    (fp_text reference C189 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6335E)
    (at 313.08 64.17)
    (path /5EDD71F2/601EC9AB)
    (fp_text reference C190 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63364)
    (at 315.58 59.07)
    (path /5EDD71F2/6013BDBA)
    (fp_text reference C191 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF638C1)
    (at 174 183)
    (path /5EDD723A/5F2BB4CD/60BD10D5)
    (fp_text reference D3 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 113 "/Inputs/Right Pods/POD6_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 114 "/Inputs/Right Pods/POD6_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 115 "/Inputs/Right Pods/POD6_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 116 "/Inputs/Right Pods/POD6_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Inputs/Right Pods/POD6_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 118 "/Inputs/Right Pods/POD6_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 119 "/Inputs/Right Pods/POD6_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 120 "/Inputs/Right Pods/POD6_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F4E)
    (at -35.125 170.53)
    (path /5EDD723A/5F0BA462/5F0DB186)
    (fp_text reference C18 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63074)
    (at 372.7 85.89)
    (path /5EDD723A/5F2BB4CD/5F308105/616C9C3F)
    (fp_text reference C67 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FD8)
    (at 366.99 35.54)
    (path /5EDD723A/5F297DD1/5F6278E4)
    (fp_text reference C41 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631D2)
    (at 278.1 63.25)
    (path /5EE2921B/5FA67C56)
    (fp_text reference C124 (at -2.25 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631D8)
    (at 278.1 58.75)
    (path /5EE2921B/5FA6C23E)
    (fp_text reference C125 (at -2.3 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F0141F7)
    (at 127 200)
    (path /5EDD723A/5F2B9784/5F818CB7)
    (fp_text reference J19 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 265 "/Inputs/Left Pods/POD4_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 273 "/Inputs/Left Pods/POD4_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 266 "/Inputs/Left Pods/POD4_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 274 "/Inputs/Left Pods/POD4_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 267 "/Inputs/Left Pods/POD4_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 275 "/Inputs/Left Pods/POD4_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 268 "/Inputs/Left Pods/POD4_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 276 "/Inputs/Left Pods/POD4_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 336 "/Inputs/Left Pods/P4_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 336 "/Inputs/Left Pods/P4_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 336 "/Inputs/Left Pods/P4_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 408 "/Inputs/Left Pods/P4_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 336 "/Inputs/Left Pods/P4_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 409 /Inputs/P4_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 336 "/Inputs/Left Pods/P4_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 410 /Inputs/P4_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 269 "/Inputs/Left Pods/POD4_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 277 "/Inputs/Left Pods/POD4_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 270 "/Inputs/Left Pods/POD4_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 278 "/Inputs/Left Pods/POD4_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 271 "/Inputs/Left Pods/POD4_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 279 "/Inputs/Left Pods/POD4_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 272 "/Inputs/Left Pods/POD4_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 280 "/Inputs/Left Pods/POD4_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63062)
    (at 377.79 30.54)
    (path /5EDD723A/5F297DD1/5F601FE4)
    (fp_text reference C64 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F48)
    (at -21.225 158.53)
    (path /5EDD723A/5F0BA462/5F0D5D0C)
    (fp_text reference C17 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F014152)
    (at 83 200)
    (path /5EDD723A/5F2B9784/5F818C8B)
    (fp_text reference J17 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 233 "/Inputs/Left Pods/POD2_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 241 "/Inputs/Left Pods/POD2_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 234 "/Inputs/Left Pods/POD2_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 242 "/Inputs/Left Pods/POD2_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 235 "/Inputs/Left Pods/POD2_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 243 "/Inputs/Left Pods/POD2_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 236 "/Inputs/Left Pods/POD2_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 244 "/Inputs/Left Pods/POD2_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 332 "/Inputs/Left Pods/P2_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 332 "/Inputs/Left Pods/P2_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 332 "/Inputs/Left Pods/P2_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 402 "/Inputs/Left Pods/P2_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 332 "/Inputs/Left Pods/P2_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 403 /Inputs/P2_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 332 "/Inputs/Left Pods/P2_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 404 /Inputs/P2_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 237 "/Inputs/Left Pods/POD2_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 245 "/Inputs/Left Pods/POD2_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 238 "/Inputs/Left Pods/POD2_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 246 "/Inputs/Left Pods/POD2_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 239 "/Inputs/Left Pods/POD2_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 247 "/Inputs/Left Pods/POD2_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 240 "/Inputs/Left Pods/POD2_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 248 "/Inputs/Left Pods/POD2_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:CONN_MOLEX_KK_22-23-2041 (layer F.Cu) (tedit 5EF1A77B) (tstamp 5EF64015)
    (at -25.104999 202.855001)
    (path /5EDD71A3/62179CF1)
    (fp_text reference J33 (at 0 6.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value PCFAN_4WIRE (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 4 -2.5) (end 4 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4 -2.5) (end 4 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4 -3.5) (end -4 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 -3.5) (end -5.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 3.5) (end 5.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 3.5) (end 5.5 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 -3.5) (end -5.5 3.5) (layer F.SilkS) (width 0.15))
    (pad 1 thru_hole circle (at 3.81 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 1.27 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 911 /MCU/FAN3_12V0))
    (pad 3 thru_hole circle (at -1.27 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 445 /MCU/FAN3_TACHO))
    (pad 4 thru_hole circle (at -3.81 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 446 /MCU/FAN3_PWM_SHIFTED))
    (model :datasheets:Molex/KK/022232041.stp
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:BGA_196_15x15_FULLARRAY_1MM_FTGB196 (layer F.Cu) (tedit 5EF1DE78) (tstamp 5EF64B79)
    (at 166 168)
    (path /5EDD723A/5F293D5C)
    (fp_text reference U4 (at 0 12.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value XC7S6-1FTGB196C (at 0 11.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -6.5 -7.5) (end -7.5 -6.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -7.5 7.5) (end -7.5 -7.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 7.5 7.5) (end -7.5 7.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 7.5 -7.5) (end 7.5 7.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -7.5 -7.5) (end 7.5 -7.5) (layer F.SilkS) (width 0.15))
    (pad P14 smd circle (at 6.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N14 smd circle (at 6.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad M14 smd circle (at 6.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad L14 smd circle (at 6.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 368 /Inputs/P8_UART_TX))
    (pad K14 smd circle (at 6.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J14 smd circle (at 6.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 377 /Inputs/P11_UART_TX))
    (pad H14 smd circle (at 6.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 365 /Inputs/P7_UART_TX))
    (pad G14 smd circle (at 6.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 410 /Inputs/P4_UART_RX))
    (pad F14 smd circle (at 6.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 412 /Inputs/P5_UART_TX))
    (pad E14 smd circle (at 6.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D14 smd circle (at 6.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 363 /Inputs/P6_UART_RX))
    (pad C14 smd circle (at 6.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 701 /Inputs/S7_SPI_MISO))
    (pad B14 smd circle (at 6.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 401 /Inputs/P1_UART_RX))
    (pad A14 smd circle (at 6.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P13 smd circle (at 5.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad N13 smd circle (at 5.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad M13 smd circle (at 5.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 366 /Inputs/P7_UART_RX))
    (pad L13 smd circle (at 5.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 371 /Inputs/P9_UART_TX))
    (pad K13 smd circle (at 5.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad J13 smd circle (at 5.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 375 /Inputs/P10_UART_RX))
    (pad H13 smd circle (at 5.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 675 /Inputs/S7_SPI_MOSI))
    (pad G13 smd circle (at 5.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad F13 smd circle (at 5.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 413 /Inputs/P5_UART_RX))
    (pad E13 smd circle (at 5.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 362 /Inputs/P6_UART_TX))
    (pad D13 smd circle (at 5.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 409 /Inputs/P4_UART_TX))
    (pad C13 smd circle (at 5.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B13 smd circle (at 5.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 400 /Inputs/P1_UART_TX))
    (pad A13 smd circle (at 5.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 398 /Inputs/P0_UART_RX))
    (pad P12 smd circle (at 4.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad N12 smd circle (at 4.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M12 smd circle (at 4.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad L12 smd circle (at 4.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 369 /Inputs/P8_UART_RX))
    (pad K12 smd circle (at 4.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad J12 smd circle (at 4.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 374 /Inputs/P10_UART_TX))
    (pad H12 smd circle (at 4.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 694 /Inputs/S7_SPI_CS_N))
    (pad G12 smd circle (at 4.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F12 smd circle (at 4.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 404 /Inputs/P2_UART_RX))
    (pad E12 smd circle (at 4.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 406 /Inputs/P3_UART_TX))
    (pad D12 smd circle (at 4.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 407 /Inputs/P3_UART_RX))
    (pad C12 smd circle (at 4.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 403 /Inputs/P2_UART_TX))
    (pad B12 smd circle (at 4.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 483 /Inputs/S7_QSPI_DQ1))
    (pad A12 smd circle (at 4.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 397 /Inputs/P0_UART_TX))
    (pad P11 smd circle (at 3.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad N11 smd circle (at 3.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad M11 smd circle (at 3.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad L11 smd circle (at 3.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K11 smd circle (at 3.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 378 /Inputs/P11_UART_RX))
    (pad J11 smd circle (at 3.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 372 /Inputs/P9_UART_RX))
    (pad H11 smd circle (at 3.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 693 /Inputs/S7_SPI_SCK))
    (pad G11 smd circle (at 3.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 865 /Clocking/S7_CLK_P))
    (pad F11 smd circle (at 3.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 866 /Clocking/S7_CLK_N))
    (pad E11 smd circle (at 3.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad D11 smd circle (at 3.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C11 smd circle (at 3.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 864 /Inputs/S7_QSPI_CS_N))
    (pad B11 smd circle (at 3.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 490 /Inputs/S7_QSPI_DQ0))
    (pad A11 smd circle (at 3.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P10 smd circle (at 2.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad N10 smd circle (at 2.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad M10 smd circle (at 2.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad L10 smd circle (at 2.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K10 smd circle (at 2.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad J10 smd circle (at 2.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H10 smd circle (at 2.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad G10 smd circle (at 2.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F10 smd circle (at 2.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad E10 smd circle (at 2.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D10 smd circle (at 2.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 485 /Inputs/S7_QSPI_DQ2))
    (pad C10 smd circle (at 2.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 488 /Inputs/S7_QSPI_DQ3))
    (pad B10 smd circle (at 2.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 631 "Net-(R212-Pad1)"))
    (pad A10 smd circle (at 2.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad P9 smd circle (at 1.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 644 /Inputs/S7_DONE))
    (pad N9 smd circle (at 1.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M9 smd circle (at 1.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L9 smd circle (at 1.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad K9 smd circle (at 1.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J9 smd circle (at 1.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad H9 smd circle (at 1.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G9 smd circle (at 1.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad F9 smd circle (at 1.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E9 smd circle (at 1.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad D9 smd circle (at 1.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C9 smd circle (at 1.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B9 smd circle (at 1.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A9 smd circle (at 1.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P8 smd circle (at 0.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 482 /Inputs/S7_INIT_B))
    (pad N8 smd circle (at 0.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad M8 smd circle (at 0.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L8 smd circle (at 0.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K8 smd circle (at 0.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad J8 smd circle (at 0.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H8 smd circle (at 0.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G8 smd circle (at 0.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F8 smd circle (at 0.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad E8 smd circle (at 0.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D8 smd circle (at 0.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad C8 smd circle (at 0.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B8 smd circle (at 0.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad A8 smd circle (at 0.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 480 "Net-(R27-Pad2)"))
    (pad P7 smd circle (at -0.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 357 "/Inputs/IO FPGA/S6_TDI"))
    (pad N7 smd circle (at -0.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad M7 smd circle (at -0.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad L7 smd circle (at -0.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 478 /Inputs/S7_RST_N))
    (pad K7 smd circle (at -0.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J7 smd circle (at -0.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H7 smd circle (at -0.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G7 smd circle (at -0.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F7 smd circle (at -0.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E7 smd circle (at -0.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad D7 smd circle (at -0.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C7 smd circle (at -0.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B7 smd circle (at -0.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A7 smd circle (at -0.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 359 "/Inputs/IO FPGA/S6_TCK"))
    (pad P6 smd circle (at -1.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 479 "Net-(R26-Pad1)"))
    (pad N6 smd circle (at -1.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad M6 smd circle (at -1.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 360 "/Inputs/IO FPGA/S6_TMS"))
    (pad L6 smd circle (at -1.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K6 smd circle (at -1.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad J6 smd circle (at -1.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H6 smd circle (at -1.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad G6 smd circle (at -1.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F6 smd circle (at -1.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad E6 smd circle (at -1.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D6 smd circle (at -1.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad C6 smd circle (at -1.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B6 smd circle (at -1.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 867 "/Inputs/Pod Power/P0_PWREN"))
    (pad A6 smd circle (at -1.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P5 smd circle (at -2.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad N5 smd circle (at -2.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M5 smd circle (at -2.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad L5 smd circle (at -2.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad K5 smd circle (at -2.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J5 smd circle (at -2.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad H5 smd circle (at -2.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G5 smd circle (at -2.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad F5 smd circle (at -2.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E5 smd circle (at -2.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad D5 smd circle (at -2.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C5 smd circle (at -2.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 868 "/Inputs/Pod Power/P11_PWREN"))
    (pad B5 smd circle (at -2.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 869 "/Inputs/Pod Power/P7_PWREN"))
    (pad A5 smd circle (at -2.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 870 "/Inputs/Pod Power/P8_PWREN"))
    (pad P4 smd circle (at -3.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad N4 smd circle (at -3.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad M4 smd circle (at -3.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad L4 smd circle (at -3.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K4 smd circle (at -3.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 871 "/Inputs/Pod Power/P7_ALERT"))
    (pad J4 smd circle (at -3.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 872 "/Inputs/Pod Power/P9_ALERT"))
    (pad H4 smd circle (at -3.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 873 "/Inputs/Pod Power/P1_ALERT"))
    (pad G4 smd circle (at -3.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 376 "/Inputs/Pod Power/P11_PRESENT"))
    (pad F4 smd circle (at -3.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 874 "/Inputs/Pod Power/P0_ALERT"))
    (pad E4 smd circle (at -3.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 399 "/Inputs/Left Pods/P1_PRESENT"))
    (pad D4 smd circle (at -3.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 402 "/Inputs/Left Pods/P2_PRESENT"))
    (pad C4 smd circle (at -3.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 396 "/Inputs/Left Pods/P0_PRESENT"))
    (pad B4 smd circle (at -3.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A4 smd circle (at -3.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 875 "/Inputs/Pod Power/P3_PWREN"))
    (pad P3 smd circle (at -4.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad N3 smd circle (at -4.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M3 smd circle (at -4.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad L3 smd circle (at -4.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad K3 smd circle (at -4.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 876 "/Inputs/Pod Power/P8_ALERT"))
    (pad J3 smd circle (at -4.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 877 "/Inputs/Pod Power/P10_ALERT"))
    (pad H3 smd circle (at -4.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 878 "/Inputs/Pod Power/P2_ALERT"))
    (pad G3 smd circle (at -4.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F3 smd circle (at -4.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 405 "/Inputs/Left Pods/P3_PRESENT"))
    (pad E3 smd circle (at -4.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D3 smd circle (at -4.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 879 "/Inputs/Pod Power/P1_PWREN"))
    (pad C3 smd circle (at -4.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 880 "/Inputs/Pod Power/P2_PWREN"))
    (pad B3 smd circle (at -4.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 881 "/Inputs/Pod Power/P5_PWREN"))
    (pad A3 smd circle (at -4.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 882 "/Inputs/Pod Power/P4_PWREN"))
    (pad P2 smd circle (at -5.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad N2 smd circle (at -5.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad M2 smd circle (at -5.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad L2 smd circle (at -5.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad K2 smd circle (at -5.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad J2 smd circle (at -5.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 883 "/Inputs/Pod Power/P5_ALERT"))
    (pad H2 smd circle (at -5.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 884 "/Inputs/Pod Power/P3_ALERT"))
    (pad G2 smd circle (at -5.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad F2 smd circle (at -5.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 408 "/Inputs/Left Pods/P4_PRESENT"))
    (pad E2 smd circle (at -5.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 364 "/Inputs/Pod Power/P7_PRESENT"))
    (pad D2 smd circle (at -5.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 367 "/Inputs/Pod Power/P8_PRESENT"))
    (pad C2 smd circle (at -5.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B2 smd circle (at -5.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 885 "/Inputs/Pod Power/P9_PWREN"))
    (pad A2 smd circle (at -5.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 886 "/Inputs/Pod Power/P6_PWREN"))
    (pad P1 smd circle (at -6.5 6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N1 smd circle (at -6.5 5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad M1 smd circle (at -6.5 4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 887 "/Inputs/Pod Power/P11_ALERT"))
    (pad L1 smd circle (at -6.5 3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask))
    (pad K1 smd circle (at -6.5 2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J1 smd circle (at -6.5 1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 888 "/Inputs/Pod Power/P6_ALERT"))
    (pad H1 smd circle (at -6.5 0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 889 "/Inputs/Pod Power/P4_ALERT"))
    (pad G1 smd circle (at -6.5 -0.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 411 "/Inputs/Left Pods/P5_PRESENT"))
    (pad F1 smd circle (at -6.5 -1.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 361 "/Inputs/Pod Power/P6_PRESENT"))
    (pad E1 smd circle (at -6.5 -2.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D1 smd circle (at -6.5 -3.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 370 "/Inputs/Pod Power/P9_PRESENT"))
    (pad C1 smd circle (at -6.5 -4.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 373 "/Inputs/Pod Power/P10_PRESENT"))
    (pad B1 smd circle (at -6.5 -5.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 890 "/Inputs/Pod Power/P10_PWREN"))
    (pad A1 smd circle (at -6.5 -6.5) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model :walter:smd_bga/tfbga180.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 1.2 1.2))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6427F)
    (at 358.1 58.63)
    (path /5EEF3B79/5F303230/603295C3)
    (fp_text reference R74 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.99K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 538 "Net-(R74-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 539 "Net-(R74-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64285)
    (at 368.55 48.93)
    (path /5EEF3B79/5F303230/60354743)
    (fp_text reference R75 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.99K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 540 "Net-(R75-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 541 "Net-(R75-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6428B)
    (at 157.61 44.92)
    (path /5EEF3B79/60ECECC8)
    (fp_text reference R76 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 907 "Net-(R76-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 906 "Net-(C409-Pad2)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64291)
    (at 371.78 45.78)
    (path /5EEF3B79/5F303230/602FBFBF)
    (fp_text reference R77 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 542 "Net-(R77-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_24_0.5MM_4x4MM (layer F.Cu) (tedit 5E1D93C8) (tstamp 5EF64EEA)
    (at 365.305001 42.105001)
    (path /5EEF3B79/5F303230/5F039E67)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U37 (at 0.5 3.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LMH7322 (at 0 4.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -2.5 1.75) (end -2.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 2.5) (end -1.75 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -1.75) (end -2.5 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -2.5) (end -1.75 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -2.5) (end -2.5 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -2.5) (end 2.5 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -2.5) (end 2.5 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 2.5) (end 2.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 2.5) (end 2.5 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at 0.5 0.5 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at 0.5 -0.5 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at -0.5 -0.5 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at -0.5 0.5 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at 0 0 90) (size 2 2) (layers F.Cu F.Mask)
      (net 19 /5V0_N))
    (pad 24 smd rect (at -1.25 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 565 "/Clocking/Trigger and Reference Inputs/TRIG_IN_N"))
    (pad 23 smd rect (at -0.75 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 564 "/Clocking/Trigger and Reference Inputs/TRIG_IN_P"))
    (pad 22 smd rect (at -0.25 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 21 smd rect (at 0.25 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 20 smd rect (at 0.75 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 52 /Clocking/REF_IN_P))
    (pad 19 smd rect (at 1.25 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 54 /Clocking/REF_IN_N))
    (pad 18 smd rect (at 2 -1.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 17 smd rect (at 2 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 544 "Net-(R79-Pad2)"))
    (pad 16 smd rect (at 2 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 545 "Net-(R80-Pad2)"))
    (pad 15 smd rect (at 2 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 14 smd rect (at 2 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 13 smd rect (at 2 1.25 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 539 "Net-(R74-Pad1)"))
    (pad 12 smd rect (at 1.25 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 11 smd rect (at 0.75 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 44 "/Clocking/Trigger and Reference Inputs/REF_IN_AC"))
    (pad 10 smd rect (at 0.25 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 538 "Net-(R74-Pad2)"))
    (pad 9 smd rect (at -0.25 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 536 "Net-(R73-Pad2)"))
    (pad 8 smd rect (at -0.75 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 534 "/Clocking/Trigger and Reference Inputs/TRIG_IN_ATTEN"))
    (pad 7 smd rect (at -1.25 2) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at -2 1.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 537 "Net-(R73-Pad1)"))
    (pad 5 smd rect (at -2 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 4 smd rect (at -2 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 3 smd rect (at -2 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 543 "Net-(R78-Pad2)"))
    (pad 2 smd rect (at -2 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 542 "Net-(R77-Pad2)"))
    (pad 1 smd rect (at -2 -1.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-24.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64297)
    (at 364.43 56.58)
    (path /5EEF3B79/5F303230/602FC5C1)
    (fp_text reference R78 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 543 "Net-(R78-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6429D)
    (at 366.05 49.23)
    (path /5EEF3B79/5F303230/6032A45E)
    (fp_text reference R79 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 544 "Net-(R79-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642A3)
    (at 364.43 52.08)
    (path /5EEF3B79/5F303230/6032A468)
    (fp_text reference R80 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 545 "Net-(R80-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642A9)
    (at 372.13 44.28)
    (path /5EEF3B79/5F303230/6033BC13)
    (fp_text reference R81 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 546 "Net-(R81-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642AF)
    (at 359.36 57.03)
    (path /5EEF3B79/5F303230/6033BC1D)
    (fp_text reference R82 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 547 "Net-(R82-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F30)
    (at -28.175 158.53)
    (path /5EDD723A/5F0BA462/5F09F5DF)
    (fp_text reference C13 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF6322C)
    (at 315.16 41.73)
    (path /5EF1FA37/5FC7D7F7)
    (fp_text reference C139 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF63232)
    (at 333.36 35.13)
    (path /5EF1FA37/5FCA20A9)
    (fp_text reference C140 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 32 /2V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631F0)
    (at 283.9 60.25 180)
    (path /5EE2921B/5FA63BC1)
    (fp_text reference C129 (at -2.25 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 27 "/RGMII PHY/A1V2_PLL"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631F6)
    (at 283.75 58.1 270)
    (path /5EE2921B/5FA4D154)
    (fp_text reference C130 (at -2.3 0 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 25 "/RGMII PHY/A3V3"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF651C0)
    (at -56.669999 86.37)
    (path /5EDD7150/61296AEB/61BF6FA8)
    (fp_text reference U72 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 601 "/Power Supply/1.xV rails/1V0_1_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 600 "/Power Supply/1.xV rails/1V0_1_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF651D3)
    (at -56.669999 79.77)
    (path /5EDD7150/61296AEB/61C55328)
    (fp_text reference U73 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 604 "/Power Supply/1.xV rails/1V0_2_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 603 "/Power Supply/1.xV rails/1V0_2_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B4B)
    (at -7.52 172.6)
    (path /5EDD723A/5F0BA462/5F16AF0C)
    (fp_text reference F12 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 323 "/Inputs/Pod Power/P11_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 324 "Net-(F12-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B57)
    (at 291.2 59.5)
    (path /5EE2921B/5FA49FE3)
    (fp_text reference FB1 (at 2.6 0) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 25 "/RGMII PHY/A3V3"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B5D)
    (at 288.25 57)
    (path /5EE2921B/5FA5F939)
    (fp_text reference FB2 (at 2.4 0) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 26 "/RGMII PHY/A1V2"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63A6A)
    (at 100 183)
    (path /5EDD723A/5F2B9784/60CAEEEF)
    (fp_text reference D20 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 249 "/Inputs/Left Pods/POD3_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 250 "/Inputs/Left Pods/POD3_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 251 "/Inputs/Left Pods/POD3_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 252 "/Inputs/Left Pods/POD3_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 253 "/Inputs/Left Pods/POD3_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 254 "/Inputs/Left Pods/POD3_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 255 "/Inputs/Left Pods/POD3_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 256 "/Inputs/Left Pods/POD3_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6341E)
    (at 369.63 42.63)
    (path /5EEF3B79/5F303230/604FABC8)
    (fp_text reference C222 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63424)
    (at 372.2 39.78)
    (path /5EEF3B79/5F303230/6052F538)
    (fp_text reference C223 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6342A)
    (at 356.86 55.63)
    (path /5EEF3B79/5F303230/604EFE53)
    (fp_text reference C224 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6302C)
    (at 380.29 28.84)
    (path /5EDD723A/5F297DD1/5F630939)
    (fp_text reference C55 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6309E)
    (at 378.9 82.74)
    (path /5EDD723A/5F2BB4CD/5F308105/616C5D16)
    (fp_text reference C74 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63140)
    (at 150.02 53.37)
    (path /5EEF3B79/6113398E)
    (fp_text reference C101 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 23 "Net-(C101-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63146)
    (at 162.61 44.62)
    (path /5EEF3B79/6110E266)
    (fp_text reference C102 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630EC)
    (at 378.1 85.74)
    (path /5EDD723A/5F2BB4CD/5F308105/5F34F6CD)
    (fp_text reference C87 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630F2)
    (at 388.4 76.44)
    (path /5EDD723A/5F2BB4CD/5F308105/5F365079)
    (fp_text reference C88 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_AMPHENOL_901_10511_3 (layer F.Cu) (tedit 5EC13C71) (tstamp 5EF63F65)
    (at 118.020001 23 270)
    (path /5EEF3B79/5F303230/6028AF26)
    (fp_text reference J22 (at 0 6.1 90) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 901-10511-3 (at 0 7.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.8 -3.65) (end -2.8 3.65) (layer Dwgs.User) (width 0.05))
    (pad ~ smd rect (at -2.05 0 270) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 0 1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 -1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 0 0 270) (size 5.6 0.3) (layers F.Cu F.Mask)
      (net 415 /Clocking/REF_OUT_N))
    (model :datasheets:Amphenol/SMA/901-10511-3.step
      (offset (xyz -12 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_AMPHENOL_901_10511_3 (layer F.Cu) (tedit 5EC13C71) (tstamp 5EF63F6E)
    (at 148 23 270)
    (path /5EEF3B79/5F303230/6028FD24)
    (fp_text reference J23 (at 0 6.1 90) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 901-10511-3 (at 0 7.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.8 -3.65) (end -2.8 3.65) (layer Dwgs.User) (width 0.05))
    (pad ~ smd rect (at -2.05 0 270) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 0 1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 -1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 0 0 270) (size 5.6 0.3) (layers F.Cu F.Mask)
      (net 416 /Clocking/REF_OUT))
    (model :datasheets:Amphenol/SMA/901-10511-3.step
      (offset (xyz -12 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_MOLEX_MINIFITJR_39-30-1080 (layer F.Cu) (tedit 5EF1A57E) (tstamp 5EF63F80)
    (at 39 33 180)
    (path /5EDD7150/611CBEBF/611CD68D)
    (fp_text reference J24 (at 0 -8.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value VES180_MINIFITJR (at 0 -9.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 9.5 -7) (end -9.5 -7) (layer F.SilkS) (width 0.15))
    (fp_line (start 9.5 13.75) (end 9.5 -7) (layer F.SilkS) (width 0.15))
    (fp_line (start -9.5 13.75) (end 9.5 13.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -9.5 -7) (end -9.5 13.75) (layer F.SilkS) (width 0.15))
    (pad "" np_thru_hole circle (at 6.3 7.3 180) (size 3 3) (drill 3) (layers *.Cu *.Mask))
    (pad "" np_thru_hole circle (at -6.3 7.3 180) (size 3 3) (drill 3) (layers *.Cu *.Mask))
    (pad 1 thru_hole circle (at 6.3 0 180) (size 2.3 2.3) (drill 1.8) (layers *.Cu *.Mask)
      (net 351 "/Power Supply/Intermediate and Standby Rails/GND_IN"))
    (pad 2 thru_hole circle (at 2.1 0 180) (size 2.3 2.3) (drill 1.8) (layers *.Cu *.Mask)
      (net 351 "/Power Supply/Intermediate and Standby Rails/GND_IN"))
    (pad 3 thru_hole circle (at -2.1 0 180) (size 2.3 2.3) (drill 1.8) (layers *.Cu *.Mask)
      (net 351 "/Power Supply/Intermediate and Standby Rails/GND_IN"))
    (pad 4 thru_hole circle (at -6.3 0 180) (size 2.3 2.3) (drill 1.8) (layers *.Cu *.Mask)
      (net 351 "/Power Supply/Intermediate and Standby Rails/GND_IN"))
    (pad 5 thru_hole circle (at 6.3 -5.5 180) (size 2.3 2.3) (drill 1.8) (layers *.Cu *.Mask)
      (net 326 "/Power Supply/Intermediate and Standby Rails/VIN"))
    (pad 6 thru_hole circle (at 2.1 -5.5 180) (size 2.3 2.3) (drill 1.8) (layers *.Cu *.Mask)
      (net 326 "/Power Supply/Intermediate and Standby Rails/VIN"))
    (pad 7 thru_hole circle (at -2.1 -5.5 180) (size 2.3 2.3) (drill 1.8) (layers *.Cu *.Mask)
      (net 326 "/Power Supply/Intermediate and Standby Rails/VIN"))
    (pad 8 thru_hole circle (at -6.3 -5.5 180) (size 2.3 2.3) (drill 1.8) (layers *.Cu *.Mask)
      (net 326 "/Power Supply/Intermediate and Standby Rails/VIN"))
    (model ":datasheets:Molex/Mini-Fit Jr/039301080.stp"
      (offset (xyz 0 -14 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63104)
    (at 380.6 85.74)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C965)
    (fp_text reference C91 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6310A)
    (at 383.9 82.74)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C98B)
    (fp_text reference C92 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF635AC)
    (at 154.71 43.57)
    (path /5EEF3B79/60F66D93)
    (fp_text reference C286 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF635B2)
    (at 141.21 55.57)
    (path /5EEF3B79/60F5D26D)
    (fp_text reference C287 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "270 nF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 76 "Net-(C287-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 74 /Clocking/VCP1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF632CE)
    (at 309.38 59.22)
    (path /5EDD71F2/60146A27)
    (fp_text reference C166 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF632D4)
    (at 320.68 45.57)
    (path /5EDD71F2/601AD9F0)
    (fp_text reference C167 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF632DA)
    (at 305.23 60.25507)
    (path /5EDD71F2/601B62BC)
    (fp_text reference C168 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK25 (layer F.Cu) (tedit 56440006) (tstamp 5EF645A9)
    (at -45.12 115.09)
    (path /5EDD7150/611CBEBF/61CBB686)
    (fp_text reference R206 (at 0 7) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK25R002FER (at 0 5.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 4 smd rect (at 1.8 2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 73 "Net-(C282-Pad1)"))
    (pad 2 smd rect (at -1.8 2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 1 smd rect (at -1.8 -2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 624 "/Power Supply/Intermediate and Standby Rails/12V0_SENSE_LO"))
    (pad 3 smd rect (at 1.8 -2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 625 "/Power Supply/Intermediate and Standby Rails/12V0_SENSE_HI"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_2512.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645AF)
    (at 310.58 62.67)
    (path /5EDD71F2/61D6F8B3)
    (fp_text reference R207 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 626 "Net-(R207-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645B5)
    (at 310.58 64.17)
    (path /5EDD71F2/61D7A2D1)
    (fp_text reference R208 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 627 "Net-(R208-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645BB)
    (at 318.08 59.07)
    (path /5EDD71F2/61D7A4AF)
    (fp_text reference R209 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 628 "Net-(R209-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645C1)
    (at 303.98 72.87)
    (path /5EDD71F2/61D9E87A)
    (fp_text reference R210 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 629 "Net-(R210-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645C7)
    (at 320.28 47.22)
    (path /5EDD71F2/61D9EA9C)
    (fp_text reference R211 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 630 "Net-(R211-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645CD)
    (at 393.4 123.52)
    (path /5EDD723A/61DE8149)
    (fp_text reference R212 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 631 "Net-(R212-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645D3)
    (at 332.16 173.95)
    (path /5EE2921B/61DFD9AC)
    (fp_text reference R213 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 632 "Net-(R213-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645D9)
    (at -7.49 208.18)
    (path /5EDD71A3/620EEEA6)
    (fp_text reference R214 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 418 /MCU/FAN0_TACHO))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_24_0.5MM_4x4MM (layer F.Cu) (tedit 5E1D93C8) (tstamp 5EF64F15)
    (at 142.395001 51.595001)
    (path /5EEF3B79/60ECECA1)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U38 (at 0.5 3.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LMH7322 (at 0 4.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -2.5 1.75) (end -2.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 2.5) (end -1.75 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -1.75) (end -2.5 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -2.5) (end -1.75 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -2.5) (end -2.5 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -2.5) (end 2.5 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -2.5) (end 2.5 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 2.5) (end 2.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 2.5) (end 2.5 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at 0.5 0.5 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at 0.5 -0.5 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at -0.5 -0.5 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at -0.5 0.5 90) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 19 /5V0_N))
    (pad PAD smd rect (at 0 0 90) (size 2 2) (layers F.Cu F.Mask)
      (net 19 /5V0_N))
    (pad 24 smd rect (at -1.25 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 556 /PPS_IN_N))
    (pad 23 smd rect (at -0.75 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 555 /PPS_IN_P))
    (pad 22 smd rect (at -0.25 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 21 smd rect (at 0.25 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 20 smd rect (at 0.75 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 48 /Clocking/CLK_OCXO_P))
    (pad 19 smd rect (at 1.25 -2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 50 /Clocking/CLK_OCXO_N))
    (pad 18 smd rect (at 2 -1.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 17 smd rect (at 2 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 554 "Net-(R92-Pad2)"))
    (pad 16 smd rect (at 2 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 566 "Net-(R131-Pad2)"))
    (pad 15 smd rect (at 2 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 14 smd rect (at 2 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 13 smd rect (at 2 1.25 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 549 "Net-(R83-Pad1)"))
    (pad 12 smd rect (at 1.25 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 11 smd rect (at 0.75 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 905 /Clocking/CLK_OCXO_AC))
    (pad 10 smd rect (at 0.25 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 548 "Net-(R83-Pad2)"))
    (pad 9 smd rect (at -0.25 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 540 "Net-(R75-Pad2)"))
    (pad 8 smd rect (at -0.75 2 180) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 535 "/Clocking/Trigger and Reference Inputs/PPS_IN_ATTEN"))
    (pad 7 smd rect (at -1.25 2) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at -2 1.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 541 "Net-(R75-Pad1)"))
    (pad 5 smd rect (at -2 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 4 smd rect (at -2 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 3 smd rect (at -2 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 547 "Net-(R82-Pad2)"))
    (pad 2 smd rect (at -2 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 546 "Net-(R81-Pad2)"))
    (pad 1 smd rect (at -2 -1.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-24.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6359A)
    (at -42.07 85.92507)
    (path /5EDD7150/61296AEB/6129FB41)
    (fp_text reference C283 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF635FA)
    (at -12.09 61.20507)
    (path /5EDD7150/61296AEB/6129FB47)
    (fp_text reference C299 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635A0)
    (at 163.62 46.12)
    (path /5EEF3B79/60F5C688)
    (fp_text reference C284 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "5.6 nF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 74 /Clocking/VCP1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635A6)
    (at 160.11 42.22)
    (path /5EEF3B79/60F5FA10)
    (fp_text reference C285 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "39 pF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 75 /Clocking/VCP2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635E2)
    (at 152.41 55.57)
    (path /5EEF3B79/60F790E9)
    (fp_text reference C295 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 86 /Clocking/VCC_PLL2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF6356E)
    (at 258.2 65.45 270)
    (path /5EDDB439/60DE69A7)
    (fp_text reference C277 (at 2.25 0.05 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.1 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 67 /QSFP+/QSFP_VCC_TX))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF63574)
    (at 259 65.45 270)
    (path /5EDDB439/60DE96F2)
    (fp_text reference C278 (at 2.25 -0.05 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.1 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 68 /QSFP+/QSFP_VCC1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF635EE)
    (at -32.04 78.05507)
    (path /5EDD7150/61296AEB/6129FBB4)
    (fp_text reference C297 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63514)
    (at 370.16 138.78)
    (path /5EDD71A3/609CA863)
    (fp_text reference C262 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 59 /MCU/VBAT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6351A)
    (at 365.16 143.93)
    (path /5EDD71A3/60A56991)
    (fp_text reference C263 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 pF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 60 /MCU/OSC32_IN))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63520)
    (at 367.66 140.93)
    (path /5EDD71A3/60A5CFF6)
    (fp_text reference C264 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 pF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 61 /MCU/OSC32_OUT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64180)
    (at 370.29 33.44)
    (path /5EDD723A/5F297DD1/5F5AE86C)
    (fp_text reference R32 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 489 "Net-(R32-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 490 /Inputs/S7_QSPI_DQ0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64186)
    (at 332.16 172.45)
    (path /5EE2921B/5F6E3E94)
    (fp_text reference R33 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 491 /Clocking/EXT_TRIG_2_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 492 /Clocking/EXT_TRIG_2_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6418C)
    (at 396.91 90.35)
    (path /5EE2921B/5F6E3E9C)
    (fp_text reference R34 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 493 /Clocking/SYNC_CLK_2_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 494 /Clocking/SYNC_CLK_2_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EF64192)
    (at 278.95 66.35 270)
    (path /5EE2921B/5FA3635C)
    (fp_text reference R35 (at 3.85 0.1 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 10K (at 0 -3.5 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 495 "/RGMII PHY/RGMII_RXD3"))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63190)
    (at 271.25 62.4)
    (path /5EE2921B/5FA48C06)
    (fp_text reference C113 (at 0 1.15) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5F085895)
    (at 285.55 66.85)
    (path /5EE2921B/5FA4FD84)
    (fp_text reference C114 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF62FC6)
    (at 364.09 33.89)
    (path /5EDD723A/5F297DD1/5F60BCB7)
    (fp_text reference C38 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63430)
    (at 359.43 52.53)
    (path /5EEF3B79/5F303230/604F396C)
    (fp_text reference C225 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63436)
    (at 371.05 47.43)
    (path /5EEF3B79/5F303230/604FAB82)
    (fp_text reference C226 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6343C)
    (at 353.1 59.38)
    (path /5EEF3B79/5F303230/604FABD2)
    (fp_text reference C227 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF651E6)
    (at -73.629999 133.43)
    (path /5EDD7150/61580EA1/61A68DDA)
    (fp_text reference U74 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 613 "/Power Supply/Higher voltage rails/2V5_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 612 "/Power Supply/Higher voltage rails/2V5_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF651F9)
    (at -61.229999 142.43)
    (path /5EDD7150/61580EA1/61A80AFC)
    (fp_text reference U75 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 615 "/Power Supply/Higher voltage rails/2V0_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 614 "/Power Supply/Higher voltage rails/2V0_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 32 /2V0))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF637D4)
    (at -22.74 73.52)
    (path /5EDD7150/61296AEB/617BDDE4)
    (fp_text reference C378 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF637DA)
    (at -16.22 67.07)
    (path /5EDD7150/61296AEB/617BDE33)
    (fp_text reference C379 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF637E0)
    (at -27.74 77.42)
    (path /5EDD7150/61296AEB/617BDE3D)
    (fp_text reference C380 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF637E6)
    (at -27.89 79.62)
    (path /5EDD7150/61296AEB/617BDE52)
    (fp_text reference C381 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6411A)
    (at -7.9 174.1)
    (path /5EDD723A/5F0BA462/5F0E0F1F)
    (fp_text reference R15 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 474 "Net-(R15-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 318 "Net-(F9-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64120)
    (at 5.5 160.75)
    (path /5EDD723A/5F0BA462/5F0E0F59)
    (fp_text reference R16 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 475 "Net-(R16-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 320 "Net-(F10-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64126)
    (at -5.02 172.6)
    (path /5EDD723A/5F0BA462/5F0E0F93)
    (fp_text reference R17 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 476 "Net-(R17-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 322 "Net-(F11-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63484)
    (at -11.48 205.03)
    (path /5EDD71A3/608CDC79)
    (fp_text reference C239 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "2.2 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 56 /MCU/MCU_VCAP1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6348A)
    (at -8.18 205.03)
    (path /5EDD71A3/608D57D7)
    (fp_text reference C240 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6367E)
    (at -8.34 61.32)
    (path /5EDD7150/61296AEB/6129FBF0)
    (fp_text reference C321 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63684)
    (at -37.22 89.54)
    (path /5EDD7150/61296AEB/612AEE8D)
    (fp_text reference C322 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF6368A)
    (at -25 106.92)
    (path /5EDD7150/611CBEBF/61463DA2)
    (fp_text reference C323 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF 25V" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63690)
    (at -46.47 120.29)
    (path /5EDD7150/611CBEBF/61463DAD)
    (fp_text reference C324 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63080)
    (at 381.9 80.94)
    (path /5EDD723A/5F2BB4CD/5F308105/5F34CEB4)
    (fp_text reference C69 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6311C)
    (at 390.9 76.44)
    (path /5EDD723A/5F2BB4CD/5F308105/5F3821DB)
    (fp_text reference C95 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63122)
    (at 384.4 81.24)
    (path /5EDD723A/5F2BB4CD/5F308105/5F382272)
    (fp_text reference C96 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_DCDC_DOSA_EIGHTHBRICK (layer F.Cu) (tedit 5EF1F6BC) (tstamp 5EF6503D)
    (at 55 63)
    (path /5EDD7150/611CBEBF/611D31C4)
    (fp_text reference U52 (at 0 -12.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value E36SC12009NRFA (at 0 -13.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 29.2 -11.4) (end -29.2 -11.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 29.2 -11.4) (end 29.2 11.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -29.2 11.4) (end 29.2 11.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -29.2 -11.4) (end -29.2 11.4) (layer F.SilkS) (width 0.15))
    (pad 8 thru_hole circle (at 25.4 -7.62) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 73 "Net-(C282-Pad1)"))
    (pad 7 thru_hole circle (at 25.4 -3.8) (size 2 2) (drill 1.6) (layers *.Cu *.Mask)
      (net 3 /12V0))
    (pad 6 thru_hole circle (at 25.4 0) (size 2 2) (drill 1.6) (layers *.Cu *.Mask))
    (pad 5 thru_hole circle (at 25.4 3.8) (size 2 2) (drill 1.6) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 4 thru_hole circle (at 25.4 7.62) (size 2.5 2.5) (drill 2.1) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 3 thru_hole circle (at -25.4 7.62) (size 2 2) (drill 1.6) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at -25.4 0) (size 2 2) (drill 1.6) (layers *.Cu *.Mask)
      (net 638 "/Power Supply/Intermediate and Standby Rails/12V0_ON_N"))
    (pad 1 thru_hole circle (at -25.4 -7.62) (size 2 2) (drill 1.6) (layers *.Cu *.Mask)
      (net 24 "/Power Supply/Intermediate and Standby Rails/VIN_FILT"))
    (model :datasheets:Artesyn/ado300-48s12-6l_3d_stp_1477293948.stp
      (offset (xyz -28.9 -11 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK12 (layer F.Cu) (tedit 5642E860) (tstamp 5EF64571)
    (at -11.84 57.52)
    (path /5EDD7150/61296AEB/61B6A091)
    (fp_text reference R199 (at 0 4.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK12R012FER (at 0 2.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad 1 smd rect (at -1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 610 "/Power Supply/1.xV rails/1V8_SENSE_LO"))
    (pad 3 smd rect (at 1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 611 "/Power Supply/1.xV rails/1V8_SENSE_HI"))
    (pad 4 smd rect (at 1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 90 "Net-(C328-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK12 (layer F.Cu) (tedit 5642E860) (tstamp 5EF64579)
    (at -21.25 143.8)
    (path /5EDD7150/61580EA1/61A4367F)
    (fp_text reference R200 (at 0 4.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK12R012FER (at 0 2.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 1 smd rect (at -1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 612 "/Power Supply/Higher voltage rails/2V5_SENSE_LO"))
    (pad 3 smd rect (at 1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 613 "/Power Supply/Higher voltage rails/2V5_SENSE_HI"))
    (pad 4 smd rect (at 1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 93 "Net-(C345-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK12 (layer F.Cu) (tedit 5642E860) (tstamp 5EF64581)
    (at -60.58 147.48)
    (path /5EDD7150/61580EA1/61A7A70D)
    (fp_text reference R201 (at 0 4.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK12R012FER (at 0 2.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 32 /2V0))
    (pad 1 smd rect (at -1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 614 "/Power Supply/Higher voltage rails/2V0_SENSE_LO"))
    (pad 3 smd rect (at 1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 615 "/Power Supply/Higher voltage rails/2V0_SENSE_HI"))
    (pad 4 smd rect (at 1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 94 "Net-(C346-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK12 (layer F.Cu) (tedit 5642E860) (tstamp 5EF64589)
    (at -32.25 143.8)
    (path /5EDD7150/61580EA1/61A96FB2)
    (fp_text reference R202 (at 0 4.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK12R012FER (at 0 2.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 616 "/Power Supply/Higher voltage rails/3V3_SENSE_LO"))
    (pad 3 smd rect (at 1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 617 "/Power Supply/Higher voltage rails/3V3_SENSE_HI"))
    (pad 4 smd rect (at 1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 95 "Net-(C347-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_DCDC_TDK_IAF (layer F.Cu) (tedit 5EF1FE22) (tstamp 5EF65061)
    (at 87 85)
    (path /5EDD7150/61296AEB/6129FB94)
    (fp_text reference U54 (at 0 -8) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value IAF12020A007V-003-R (at 0 -9) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -16.5 -6.75) (end 16.5 -6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 16.5 6.75) (end 16.5 -6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -16.5 6.75) (end 16.5 6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -16.5 -6.75) (end -16.5 6.75) (layer F.SilkS) (width 0.15))
    (pad 8 smd rect (at -15.23 -1.25 180) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -15.23 4.84 180) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 449 "/Power Supply/1.xV rails/1V0_EN_SHIFT"))
    (pad 9 smd rect (at 1.92 5.48 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 710 /MCU/1V0_2_GOOD))
    (pad 2 smd rect (at 14.61 5.48 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at 14.6 0.02 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask))
    (pad 3 smd rect (at 11.57 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 4 smd rect (at 6.74 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 1.91 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 602 "Net-(R196-Pad4)"))
    (pad 6 smd rect (at -2.91 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 577 "Net-(R152-Pad1)"))
    (pad 7 smd rect (at -7.74 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 580 "/Power Supply/1.xV rails/1V0_2_SENSE"))
    (model :datasheets:Murata/POL/mps_dcdc_oky_t10_t16_d12_a.step
      (offset (xyz 16.5 -6.5 3))
      (scale (xyz 1 1 1))
      (rotate (xyz 180 0 180))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK12 (layer F.Cu) (tedit 5642E860) (tstamp 5EF64591)
    (at -75.01 145.08)
    (path /5EDD7150/61580EA1/61AA4B58)
    (fp_text reference R203 (at 0 4.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK12R100CER (at 0 2.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 594 /VBACKLIGHT_P))
    (pad 1 smd rect (at -1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 618 "/Power Supply/Higher voltage rails/BACKLIGHT_SENSE_LO"))
    (pad 3 smd rect (at 1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 619 "/Power Supply/Higher voltage rails/BACKLIGHT_SENSE_HI"))
    (pad 4 smd rect (at 1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 99 "Net-(C385-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK12 (layer F.Cu) (tedit 5642E860) (tstamp 5EF64599)
    (at -26.75 143.8)
    (path /5EDD7150/61580EA1/61ABC39B)
    (fp_text reference R204 (at 0 4.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK12R100CER (at 0 2.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 1 smd rect (at -1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 620 "/Power Supply/Higher voltage rails/5V0_SENSE_LO"))
    (pad 3 smd rect (at 1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 621 "/Power Supply/Higher voltage rails/5V0_SENSE_HI"))
    (pad 4 smd rect (at 1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 100 "Net-(C387-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK12 (layer F.Cu) (tedit 5642E860) (tstamp 5EF645A1)
    (at -33.25 109.97)
    (path /5EDD7150/611CBEBF/61C8039F)
    (fp_text reference R205 (at 0 4.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK12R012FER (at 0 2.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 622 "/Power Supply/Intermediate and Standby Rails/3V3_SB_SENSE_LO"))
    (pad 3 smd rect (at 1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 623 "/Power Supply/Intermediate and Standby Rails/3V3_SB_SENSE_HI"))
    (pad 4 smd rect (at 1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 92 "Net-(C340-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644D1)
    (at 7.84 143.78)
    (path /5EDD7150/61580EA1/615D980D)
    (fp_text reference R174 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 456 "/Power Supply/Higher voltage rails/2V5_EN_SHIFT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644D7)
    (at -53.71 154.18)
    (path /5EDD7150/61580EA1/615D7A58)
    (fp_text reference R175 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "3.09K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 586 "Net-(R175-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644DD)
    (at -57.01 155.98)
    (path /5EDD7150/61580EA1/615F3326)
    (fp_text reference R176 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.22K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 587 "Net-(R176-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644E3)
    (at 7.84 145.28)
    (path /5EDD7150/61580EA1/61606B59)
    (fp_text reference R177 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "2.2K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 588 "Net-(R177-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644E9)
    (at -47.88 148.05)
    (path /5EDD7150/61580EA1/615F58C5)
    (fp_text reference R178 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 458 /MCU/2V0_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644EF)
    (at 12.75 154.33)
    (path /5EDD7150/61580EA1/615F58B7)
    (fp_text reference R179 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 457 "/Power Supply/Higher voltage rails/2V0_EN_SHIFT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644F5)
    (at -54.51 155.98)
    (path /5EDD7150/61580EA1/616028A9)
    (fp_text reference R180 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 461 /MCU/3V3_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644FB)
    (at -3.55 144.93)
    (path /5EDD7150/61580EA1/6160289D)
    (fp_text reference R181 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 460 "/Power Supply/Higher voltage rails/3V3_EN_SHIFT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64501)
    (at 385.2 78.24)
    (path /5EDD723A/5F2BB4CD/5F308105/617655CF)
    (fp_text reference R182 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 750 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 589 "Net-(R182-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64507)
    (at 375.6 85.74)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F825)
    (fp_text reference R183 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 590 "Net-(R183-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6338E)
    (at 311.48 69.57)
    (path /5EDD71F2/601EC9BF)
    (fp_text reference C198 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63394)
    (at 312.28 67.17)
    (path /5EDD71F2/601E3850)
    (fp_text reference C199 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6339A)
    (at 314.78 65.67)
    (path /5EDD71F2/601EC9C9)
    (fp_text reference C200 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF6393E)
    (at 239 183)
    (path /5EDD723A/5F2BB4CD/60C18DC0)
    (fp_text reference D8 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 153 "/Inputs/Right Pods/POD9_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 154 "/Inputs/Right Pods/POD9_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 155 "/Inputs/Right Pods/POD9_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 156 "/Inputs/Right Pods/POD9_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 157 "/Inputs/Right Pods/POD9_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 158 "/Inputs/Right Pods/POD9_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 159 "/Inputs/Right Pods/POD9_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 160 "/Inputs/Right Pods/POD9_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63002)
    (at 377.79 33.54)
    (path /5EDD723A/5F297DD1/5F627E89)
    (fp_text reference C48 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F7E)
    (at -35.125 174.53)
    (path /5EDD723A/5F0BA462/5F0E0EF3)
    (fp_text reference C26 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63A1F)
    (at 58 183)
    (path /5EDD723A/5F2B9784/60CAEEBF)
    (fp_text reference D17 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 225 "/Inputs/Left Pods/POD1_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 226 "/Inputs/Left Pods/POD1_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 227 "/Inputs/Left Pods/POD1_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 228 "/Inputs/Left Pods/POD1_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 229 "/Inputs/Left Pods/POD1_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 230 "/Inputs/Left Pods/POD1_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 231 "/Inputs/Left Pods/POD1_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 232 "/Inputs/Left Pods/POD1_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6361E)
    (at -32.04 74.15507)
    (path /5EDD7150/61296AEB/6129FB53)
    (fp_text reference C305 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63624)
    (at -37.04 75.52507)
    (path /5EDD7150/61296AEB/6129FBC6)
    (fp_text reference C306 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6362A)
    (at -42.04 78.12507)
    (path /5EDD7150/61296AEB/612AEE4F)
    (fp_text reference C307 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63630)
    (at -52.07 86.95507)
    (path /5EDD7150/61296AEB/6129FB66)
    (fp_text reference C308 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF639A2)
    (at 284 183)
    (path /5EDD723A/5F2BB4CD/60C7C2B2)
    (fp_text reference D12 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 185 "/Inputs/Right Pods/POD11_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 186 "/Inputs/Right Pods/POD11_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 187 "/Inputs/Right Pods/POD11_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 188 "/Inputs/Right Pods/POD11_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 189 "/Inputs/Right Pods/POD11_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 190 "/Inputs/Right Pods/POD11_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 191 "/Inputs/Right Pods/POD11_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 192 "/Inputs/Right Pods/POD11_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF638DA)
    (at 188 183)
    (path /5EDD723A/5F2BB4CD/60BDE007)
    (fp_text reference D4 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 121 "/Inputs/Right Pods/POD7_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 122 "/Inputs/Right Pods/POD7_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 123 "/Inputs/Right Pods/POD7_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 124 "/Inputs/Right Pods/POD7_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 125 "/Inputs/Right Pods/POD7_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 126 "/Inputs/Right Pods/POD7_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 127 "/Inputs/Right Pods/POD7_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 128 "/Inputs/Right Pods/POD7_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63989)
    (at 260 183)
    (path /5EDD723A/5F2BB4CD/60C30818)
    (fp_text reference D11 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 177 "/Inputs/Right Pods/POD10_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 178 "/Inputs/Right Pods/POD10_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 179 "/Inputs/Right Pods/POD10_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 180 "/Inputs/Right Pods/POD10_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 181 "/Inputs/Right Pods/POD10_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 182 "/Inputs/Right Pods/POD10_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 183 "/Inputs/Right Pods/POD10_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 184 "/Inputs/Right Pods/POD10_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x3MM_TALL (layer F.Cu) (tedit 5EF1E0CE) (tstamp 5EF65259)
    (at 372.620001 158.27)
    (path /5EDD7150/61CA6312)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U80 (at 0.25 2.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value AT30TS74_UDFN (at -3.75 -1.1) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 2) (end 1 2) (layer F.SilkS) (width 0.1))
    (fp_line (start -1 -1.5) (end -1 1.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 1 -1.5) (end 1 1.5) (layer F.SilkS) (width 0.1))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.4 1.4) (layers F.Cu F.Mask))
    (pad 1 smd rect (at -0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 2 smd rect (at -0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 3 smd rect (at 0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 678 /TEMP1_ALERT))
    (pad 4 smd rect (at 0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 6 smd rect (at 0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 7 smd rect (at -0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x3MM_TALL (layer F.Cu) (tedit 5EF1E0CE) (tstamp 5EF6526D)
    (at 375.720001 158.27)
    (path /5EDD7150/61CC9F8C)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U81 (at 0.25 2.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value AT30TS74_UDFN (at -3.75 -1.1) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 2) (end 1 2) (layer F.SilkS) (width 0.1))
    (fp_line (start -1 -1.5) (end -1 1.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 1 -1.5) (end 1 1.5) (layer F.SilkS) (width 0.1))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.4 1.4) (layers F.Cu F.Mask))
    (pad 1 smd rect (at -0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 2 smd rect (at -0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 3 smd rect (at 0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 679 /TEMP2_ALERT))
    (pad 4 smd rect (at 0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 6 smd rect (at 0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 7 smd rect (at -0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 8 smd rect (at -0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x3MM_TALL (layer F.Cu) (tedit 5EF1E0CE) (tstamp 5EF65281)
    (at 378.820001 158.27)
    (path /5EDD7150/61CCABD4)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U82 (at 0.25 2.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value AT30TS74_UDFN (at -3.75 -1.1) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 2) (end 1 2) (layer F.SilkS) (width 0.1))
    (fp_line (start -1 -1.5) (end -1 1.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 1 -1.5) (end 1 1.5) (layer F.SilkS) (width 0.1))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.4 1.4) (layers F.Cu F.Mask))
    (pad 1 smd rect (at -0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 2 smd rect (at -0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 3 smd rect (at 0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 650 /TEMP3_ALERT))
    (pad 4 smd rect (at 0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 6 smd rect (at 0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 7 smd rect (at -0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_DCDC_RECOM_RPM (layer F.Cu) (tedit 5EF20DF1) (tstamp 5EF65160)
    (at 60 83)
    (path /5EDD7150/61580EA1/6190ED1B)
    (fp_text reference U67 (at 0 8.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value RPM5.0-2.0 (at 0 7.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -5 -6.5) (end -6.5 -5) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.5 -6.5) (end -6.5 -6.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.5 6.5) (end 6.5 -6.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.5 6.5) (end 6.5 6.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.5 -6.5) (end -6.5 6.5) (layer F.SilkS) (width 0.15))
    (pad E5 smd rect (at 4.58 4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask))
    (pad D5 smd rect (at 4.58 2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C5 smd rect (at 4.58 0) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad B5 smd rect (at 4.58 -2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 100 "Net-(C387-Pad1)"))
    (pad A5 smd rect (at 4.58 -4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 100 "Net-(C387-Pad1)"))
    (pad E4 smd rect (at 2.29 4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D4 smd rect (at 2.29 2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C4 smd rect (at 2.29 0) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B4 smd rect (at 2.29 -2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A4 smd rect (at 2.29 -4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E3 smd rect (at 0 4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D3 smd rect (at 0 2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C3 smd rect (at 0 0) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B3 smd rect (at 0 -2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A3 smd rect (at 0 -4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E2 smd rect (at -2.29 4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask))
    (pad D2 smd rect (at -2.29 2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C2 smd rect (at -2.29 0) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B2 smd rect (at -2.29 -2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A2 smd rect (at -2.29 -4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad E1 smd rect (at -4.58 4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask))
    (pad D1 smd rect (at -4.58 2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 597 /MCU/5V0_GOOD))
    (pad C1 smd rect (at -4.58 0) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 668 /MCU/5V0_EN))
    (pad B1 smd rect (at -4.58 -2.29) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A1 smd rect (at -4.58 -4.58) (size 1.06 1.06) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :datasheets:Recom/RPMB3.3-2.0--3DModel-STEP-56544.STEP
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:DFN_10_0.5MM_3x3MM (layer F.Cu) (tedit 5642EA1C) (tstamp 5EF650C3)
    (at -37.214999 83.79)
    (path /5EDD7150/61296AEB/6149187A)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U59 (at 1 2.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value RT9088A (at -3.75 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.25 -1.75) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0.775 0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.775 -0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.025 -0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.025 0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.825 0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.825 -0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 2.5 1.7) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 10 smd rect (at -1 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 9 smd rect (at -0.5 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 714 /MCU/VTT_GOOD))
    (pad 8 smd rect (at 0 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 7 smd rect (at 0.5 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 707 /MCU/VTT_EN))
    (pad 6 smd rect (at 1 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (pad 5 smd rect (at 1 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (pad 4 smd rect (at 0.5 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at 0 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (pad 2 smd rect (at -0.5 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 1 smd rect (at -1 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 91 "/Power Supply/1.xV rails/REFIN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn10_3x3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 -90))
    )
  )

  (module azonenberg_pcb:DFN_6_0.5MM_1.6x1.0MM (layer F.Cu) (tedit 5EF1F149) (tstamp 5EF64F48)
    (at 356.985001 50.4555)
    (path /5EEF3B79/5F303230/607206C7)
    (fp_text reference U41 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value RCLAMP0542T (at 0 4.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.8 0.8) (end -0.6 1) (layer F.SilkS) (width 0.15))
    (pad 3 smd rect (at 0.5 0.438) (size 0.4 0.675) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 43 "/Clocking/Trigger and Reference Inputs/REF_IN_ATTEN"))
    (pad 1 smd rect (at -0.5 0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 534 "/Clocking/Trigger and Reference Inputs/TRIG_IN_ATTEN"))
    (pad 4 smd rect (at 0.5 -0.438) (size 0.4 0.675) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0 -0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 43 "/Clocking/Trigger and Reference Inputs/REF_IN_ATTEN"))
    (pad 6 smd rect (at -0.5 -0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 534 "/Clocking/Trigger and Reference Inputs/TRIG_IN_ATTEN"))
    (model :walter:smd_qfn/dfn6-3x3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.5 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.5MM_1.6x1.0MM (layer F.Cu) (tedit 5EF1F149) (tstamp 5EF64F53)
    (at 369.755001 40.3055)
    (path /5EEF3B79/5F303230/6074CBB0)
    (fp_text reference U42 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value RCLAMP0542T (at 0 4.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.8 0.8) (end -0.6 1) (layer F.SilkS) (width 0.15))
    (pad 3 smd rect (at 0.5 0.438) (size 0.4 0.675) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -0.5 0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 535 "/Clocking/Trigger and Reference Inputs/PPS_IN_ATTEN"))
    (pad 4 smd rect (at 0.5 -0.438) (size 0.4 0.675) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0 -0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at -0.5 -0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 535 "/Clocking/Trigger and Reference Inputs/PPS_IN_ATTEN"))
    (model :walter:smd_qfn/dfn6-3x3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.5 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.5MM_1.6x1.0MM (layer F.Cu) (tedit 5EF1F149) (tstamp 5EF64F5E)
    (at 363.605001 48.2555)
    (path /5EEF3B79/5F303230/6075D7E1)
    (fp_text reference U43 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value RCLAMP0542T (at 0 4.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.8 0.8) (end -0.6 1) (layer F.SilkS) (width 0.15))
    (pad 3 smd rect (at 0.5 0.438) (size 0.4 0.675) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 415 /Clocking/REF_OUT_N))
    (pad 1 smd rect (at -0.5 0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 414 /Clocking/REF_OUT_P))
    (pad 4 smd rect (at 0.5 -0.438) (size 0.4 0.675) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0 -0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 415 /Clocking/REF_OUT_N))
    (pad 6 smd rect (at -0.5 -0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 414 /Clocking/REF_OUT_P))
    (model :walter:smd_qfn/dfn6-3x3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.5 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF65187)
    (at -46.639999 76.89)
    (path /5EDD7150/61296AEB/61AF556A)
    (fp_text reference U69 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 609 "/Power Supply/1.xV rails/1V2_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 608 "/Power Supply/1.xV rails/1V2_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF6519A)
    (at -34.519999 65.12)
    (path /5EDD7150/61296AEB/61B719D5)
    (fp_text reference U70 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 611 "/Power Supply/1.xV rails/1V8_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 610 "/Power Supply/1.xV rails/1V8_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOT23_6 (layer F.Cu) (tedit 594DAAAD) (tstamp 5EF6513E)
    (at -47.054999 141.43)
    (path /5EDD7150/61580EA1/6186613D)
    (fp_text reference U66 (at 0 3.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TSCR421 (at 4.2 0) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 1.9) (end -1.4 2) (layer F.SilkS) (width 0.15))
    (pad 5 smd rect (at 0 -1.3) (size 0.65 1) (layers F.Cu F.Paste F.Mask)
      (net 904 /VBACKLIGHT_N))
    (pad 6 smd rect (at -0.95 -1.3) (size 0.65 1) (layers F.Cu F.Paste F.Mask)
      (net 595 "Net-(R190-Pad1)"))
    (pad 4 smd rect (at 0.95 -1.3) (size 0.65 1) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at 0.95 1.3) (size 0.65 1) (layers F.Cu F.Paste F.Mask)
      (net 904 /VBACKLIGHT_N))
    (pad 2 smd rect (at 0 1.3) (size 0.65 1) (layers F.Cu F.Paste F.Mask)
      (net 904 /VBACKLIGHT_N))
    (pad 1 smd rect (at -0.95 1.3) (size 0.65 1) (layers F.Cu F.Paste F.Mask)
      (net 649 /MCU/BACKLIGHT_PWM))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_trans/sot23-6.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64327)
    (at 3 162.25)
    (path /5EDD723A/5F0BA462/6091F61A)
    (fp_text reference R103 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 402 "/Inputs/Left Pods/P2_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6432D)
    (at -10.4 172.96)
    (path /5EDD723A/5F0BA462/6091F626)
    (fp_text reference R104 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 405 "/Inputs/Left Pods/P3_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64333)
    (at -15.1 176.83)
    (path /5EDD723A/5F0BA462/609278DA)
    (fp_text reference R105 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 408 "/Inputs/Left Pods/P4_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64339)
    (at -22 167.88)
    (path /5EDD723A/5F0BA462/609278E6)
    (fp_text reference R106 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 411 "/Inputs/Left Pods/P5_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6433F)
    (at -19.25 161.28)
    (path /5EDD723A/5F0BA462/609278F2)
    (fp_text reference R107 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 361 "/Inputs/Pod Power/P6_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64345)
    (at -26.2 165.28)
    (path /5EDD723A/5F0BA462/609278FE)
    (fp_text reference R108 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 364 "/Inputs/Pod Power/P7_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6434B)
    (at 6.8 163.75)
    (path /5EDD723A/5F0BA462/609317AE)
    (fp_text reference R109 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 367 "/Inputs/Pod Power/P8_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64351)
    (at -12.6 178.33)
    (path /5EDD723A/5F0BA462/609317BA)
    (fp_text reference R110 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 370 "/Inputs/Pod Power/P9_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64357)
    (at -10.1 175.96)
    (path /5EDD723A/5F0BA462/609317C6)
    (fp_text reference R111 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 373 "/Inputs/Pod Power/P10_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63532)
    (at 369.57 129.78)
    (path /5EDD71A3/6098761A)
    (fp_text reference C267 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63538)
    (at 360.06 148.53)
    (path /5EDD71A3/60987C12)
    (fp_text reference C268 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6353E)
    (at 391.7 74.34)
    (path /5EDD723A/5F2BB4CD/5F308105/60DAE45C)
    (fp_text reference C269 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 62 /Clocking/LA_REFCLK_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 63 "/Inputs/Right Pods/SERDES inputs/REFCLK_AC_P"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64C11)
    (at -29.549999 174.43)
    (path /5EDD723A/5F0BA462/5F229B8D)
    (fp_text reference U12 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 315 "/Inputs/Pod Power/P7_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 341 "/Inputs/Pod Power/P7_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 341 "/Inputs/Pod Power/P7_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 871 "/Inputs/Pod Power/P7_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64C24)
    (at -8.699999 155.83)
    (path /5EDD723A/5F0BA462/5F229BA2)
    (fp_text reference U13 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 317 "/Inputs/Pod Power/P8_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 343 "/Inputs/Pod Power/P8_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 343 "/Inputs/Pod Power/P8_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 876 "/Inputs/Pod Power/P8_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64C37)
    (at -15.649999 159.83)
    (path /5EDD723A/5F0BA462/5F229BB7)
    (fp_text reference U14 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 319 "/Inputs/Pod Power/P9_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 345 "/Inputs/Pod Power/P9_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 345 "/Inputs/Pod Power/P9_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 872 "/Inputs/Pod Power/P9_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64C4A)
    (at -22.599999 163.83)
    (path /5EDD723A/5F0BA462/5F229BCC)
    (fp_text reference U15 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 321 "/Inputs/Pod Power/P10_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 347 "/Inputs/Pod Power/P10_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 347 "/Inputs/Pod Power/P10_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 877 "/Inputs/Pod Power/P10_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64C5D)
    (at -29.549999 167.83)
    (path /5EDD723A/5F0BA462/5F229BE1)
    (fp_text reference U16 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 323 "/Inputs/Pod Power/P11_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 349 "/Inputs/Pod Power/P11_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 349 "/Inputs/Pod Power/P11_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 887 "/Inputs/Pod Power/P11_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64C71)
    (at -25.6 175.605001)
    (path /5EDD723A/5F0BA462/5F08A13F)
    (fp_text reference U17 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 302 "Net-(F1-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 302 "Net-(F1-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 4 "Net-(C19-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 466 "Net-(R1-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 867 "/Inputs/Pod Power/P0_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63A51)
    (at 86 183)
    (path /5EDD723A/5F2B9784/60CAEEDF)
    (fp_text reference D19 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 241 "/Inputs/Left Pods/POD2_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 242 "/Inputs/Left Pods/POD2_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 243 "/Inputs/Left Pods/POD2_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 244 "/Inputs/Left Pods/POD2_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 245 "/Inputs/Left Pods/POD2_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 246 "/Inputs/Left Pods/POD2_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 247 "/Inputs/Left Pods/POD2_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 248 "/Inputs/Left Pods/POD2_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6304A)
    (at 375.29 32.04)
    (path /5EDD723A/5F297DD1/5F630943)
    (fp_text reference C60 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63158)
    (at 160.11 43.72)
    (path /5EEF3B79/6110E278)
    (fp_text reference C105 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CAP_AL_10MM_SMT (layer F.Cu) (tedit 56442031) (tstamp 5EF63166)
    (at -15.3 131.9)
    (path /5EDD7150/611CBEBF/611F0163)
    (fp_text reference C106 (at 0 7) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF 63V" (at 0 9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -5.5 5.5) (end -5.5 -3.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -5.5 -3.5) (end -3.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -3.5 -5.5) (end -1.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start -5.5 5.5) (end -1.5 5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 5.5) (end 5.5 5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 5.5 5.5) (end 5.5 -3.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 5.5 -3.5) (end 3.5 -5.5) (layer F.SilkS) (width 0.2))
    (fp_line (start 3.5 -5.5) (end 1.5 -5.5) (layer F.SilkS) (width 0.2))
    (pad 2 smd rect (at 0 4) (size 1.6 3.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND) (solder_paste_margin 0.01))
    (pad 1 smd rect (at 0 -4) (size 1.6 3.5) (layers F.Cu F.Paste F.Mask)
      (net 24 "/Power Supply/Intermediate and Standby Rails/VIN_FILT") (solder_paste_margin 0.01))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_elec_10x10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 270))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF62FC0)
    (at 376.09 23.72507)
    (path /5EDD723A/5F297DD1/5F5F6D58)
    (fp_text reference C37 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F18)
    (at -2.6 175.6)
    (path /5EDD723A/5F0BA462/5F247B7D)
    (fp_text reference C9 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62EF4)
    (at -7.6 178.6)
    (path /5EDD723A/5F0BA462/5F258EDC)
    (fp_text reference C3 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF62FF6)
    (at 372.39 29.99)
    (path /5EDD723A/5F297DD1/5F61666D)
    (fp_text reference C46 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62EFA)
    (at 3.31 168.25)
    (path /5EDD723A/5F0BA462/5F258F02)
    (fp_text reference C4 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6445F)
    (at -13.17 68.02)
    (path /5EDD7150/61296AEB/6129FB21)
    (fp_text reference R155 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 579 "/Power Supply/1.xV rails/1V0_1_SENSE"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64F3D)
    (at 369.6 62.605001)
    (path /5EEF3B79/5F303230/60370C57)
    (fp_text reference U40 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SY89835U (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 893 /Clocking/EXT_TRIG_1_P))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 894 /Clocking/EXT_TRIG_1_N))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 491 /Clocking/EXT_TRIG_2_P))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 492 /Clocking/EXT_TRIG_2_N))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 565 "/Clocking/Trigger and Reference Inputs/TRIG_IN_N"))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 564 "/Clocking/Trigger and Reference Inputs/TRIG_IN_P"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64465)
    (at -20.79 75.57)
    (path /5EDD7150/61296AEB/6129FB9D)
    (fp_text reference R156 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 580 "/Power Supply/1.xV rails/1V0_2_SENSE"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6446B)
    (at -32.22 85.89)
    (path /5EDD7150/61296AEB/612AEE12)
    (fp_text reference R157 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 581 "/Power Supply/1.xV rails/1V5_SENSE"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64477)
    (at -34.72 89.94)
    (path /5EDD7150/61296AEB/613A438E)
    (fp_text reference R159 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 451 /MCU/1V5_EN))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6447D)
    (at -22.19 77.07)
    (path /5EDD7150/61296AEB/613939AC)
    (fp_text reference R160 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 448 "/Power Supply/1.xV rails/1V5_EN_SHIFT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_DCDC_TDK_IAF (layer F.Cu) (tedit 5EF1FE22) (tstamp 5EF6504F)
    (at 87 102)
    (path /5EDD7150/61296AEB/6129FB18)
    (fp_text reference U53 (at 0 -8) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value IAF12020A007V-003-R (at 0 -9) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -16.5 -6.75) (end 16.5 -6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 16.5 6.75) (end 16.5 -6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -16.5 6.75) (end 16.5 6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -16.5 -6.75) (end -16.5 6.75) (layer F.SilkS) (width 0.15))
    (pad 8 smd rect (at -15.23 -1.25 180) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -15.23 4.84 180) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 449 "/Power Supply/1.xV rails/1V0_EN_SHIFT"))
    (pad 9 smd rect (at 1.92 5.48 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 711 /MCU/1V0_1_GOOD))
    (pad 2 smd rect (at 14.61 5.48 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at 14.6 0.02 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask))
    (pad 3 smd rect (at 11.57 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 4 smd rect (at 6.74 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 1.91 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 599 "Net-(R195-Pad4)"))
    (pad 6 smd rect (at -2.91 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 576 "Net-(R151-Pad1)"))
    (pad 7 smd rect (at -7.74 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 579 "/Power Supply/1.xV rails/1V0_1_SENSE"))
    (model :datasheets:Murata/POL/mps_dcdc_oky_t10_t16_d12_a.step
      (offset (xyz 16.5 -6.5 3))
      (scale (xyz 1 1 1))
      (rotate (xyz 180 0 180))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64483)
    (at -15.67 70.62)
    (path /5EDD7150/61296AEB/613A8872)
    (fp_text reference R161 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 450 /MCU/1V0_EN))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64489)
    (at -27.79 82.77)
    (path /5EDD7150/61296AEB/613A8864)
    (fp_text reference R162 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 449 "/Power Supply/1.xV rails/1V0_EN_SHIFT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6448F)
    (at -5.84 61.32)
    (path /5EDD7150/61296AEB/613B0FB1)
    (fp_text reference R163 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 455 /MCU/1V2_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F0140AD)
    (at 281 200)
    (path /5EDD723A/5F2BB4CD/5F405F3D)
    (fp_text reference J8 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 185 "/Inputs/Right Pods/POD11_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 193 "/Inputs/Right Pods/POD11_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 186 "/Inputs/Right Pods/POD11_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 194 "/Inputs/Right Pods/POD11_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 187 "/Inputs/Right Pods/POD11_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 195 "/Inputs/Right Pods/POD11_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 188 "/Inputs/Right Pods/POD11_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 196 "/Inputs/Right Pods/POD11_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 350 "/Inputs/Right Pods/P11_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 350 "/Inputs/Right Pods/P11_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 350 "/Inputs/Right Pods/P11_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 376 "/Inputs/Pod Power/P11_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 350 "/Inputs/Right Pods/P11_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 377 /Inputs/P11_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 350 "/Inputs/Right Pods/P11_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 378 /Inputs/P11_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 189 "/Inputs/Right Pods/POD11_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 197 "/Inputs/Right Pods/POD11_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 190 "/Inputs/Right Pods/POD11_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 198 "/Inputs/Right Pods/POD11_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 191 "/Inputs/Right Pods/POD11_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 199 "/Inputs/Right Pods/POD11_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 192 "/Inputs/Right Pods/POD11_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 200 "/Inputs/Right Pods/POD11_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63550)
    (at 241.9 49)
    (path /5EDDB439/60DE1396)
    (fp_text reference C272 (at -2.5 0) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5F0A490F)
    (at 243 58.5 180)
    (path /5EDDB439/60DE4423)
    (fp_text reference C273 (at 2.75 0 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493 180) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493 180) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 66 /QSFP+/QSFP_VCC_RX))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63600)
    (at -24.12 67.65507)
    (path /5EDD7150/61296AEB/6129FBBA)
    (fp_text reference C300 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF639BB)
    (at 276 183)
    (path /5EDD723A/5F2BB4CD/60C7C2C6)
    (fp_text reference D13 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 193 "/Inputs/Right Pods/POD11_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 194 "/Inputs/Right Pods/POD11_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 195 "/Inputs/Right Pods/POD11_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 196 "/Inputs/Right Pods/POD11_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 197 "/Inputs/Right Pods/POD11_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 198 "/Inputs/Right Pods/POD11_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 199 "/Inputs/Right Pods/POD11_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 200 "/Inputs/Right Pods/POD11_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F014008)
    (at 149 200)
    (path /5EDD723A/5F2B9784/5F818CCD)
    (fp_text reference J20 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 281 "/Inputs/Left Pods/POD5_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 289 "/Inputs/Left Pods/POD5_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 282 "/Inputs/Left Pods/POD5_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 290 "/Inputs/Left Pods/POD5_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 283 "/Inputs/Left Pods/POD5_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 291 "/Inputs/Left Pods/POD5_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 284 "/Inputs/Left Pods/POD5_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 292 "/Inputs/Left Pods/POD5_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 338 "/Inputs/Left Pods/P5_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 338 "/Inputs/Left Pods/P5_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 338 "/Inputs/Left Pods/P5_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 411 "/Inputs/Left Pods/P5_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 338 "/Inputs/Left Pods/P5_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 412 /Inputs/P5_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 338 "/Inputs/Left Pods/P5_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 413 /Inputs/P5_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 285 "/Inputs/Left Pods/POD5_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 293 "/Inputs/Left Pods/POD5_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 286 "/Inputs/Left Pods/POD5_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 294 "/Inputs/Left Pods/POD5_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 287 "/Inputs/Left Pods/POD5_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 295 "/Inputs/Left Pods/POD5_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 288 "/Inputs/Left Pods/POD5_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 296 "/Inputs/Left Pods/POD5_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF64D99)
    (at 370.15 71.19)
    (path /5EDD723A/5F2BB4CD/5F308105/5F32AA2A)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U30 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SY56017R (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 802 "/Inputs/Right Pods/MUX0_SEL"))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 891 "/Inputs/Right Pods/SERDES inputs/IN0_BUF_P"))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 892 "/Inputs/Right Pods/SERDES inputs/IN0_BUF_N"))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 893 /Clocking/EXT_TRIG_1_P))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 894 /Clocking/EXT_TRIG_1_N))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 775 "/Inputs/Right Pods/MUX0_EQ"))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 844 "/Inputs/Right Pods/SERDES inputs/CH0_N"))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 834 "/Inputs/Right Pods/SERDES inputs/CH0_P"))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x3MM_TALL (layer F.Cu) (tedit 5EF1E0CE) (tstamp 5EF65087)
    (at -21.049999 101.22)
    (path /5EDD7150/611CBEBF/61463D9C)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U56 (at 0.25 2.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value MCP1755S-DFN (at -3.75 -1.1) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 2) (end 1 2) (layer F.SilkS) (width 0.1))
    (fp_line (start -1 -1.5) (end -1 1.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 1 -1.5) (end 1 1.5) (layer F.SilkS) (width 0.1))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 1.4 1.4) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (pad 2 smd rect (at -0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask))
    (pad 3 smd rect (at 0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask))
    (pad 4 smd rect (at 0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at -0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask))
    (pad 8 smd rect (at -0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF64DBB)
    (at 370.15 75.99)
    (path /5EDD723A/5F2BB4CD/5F308105/5F364FFC)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U31 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SY56017R (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 765 "/Inputs/Right Pods/MUX1_SEL"))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 895 "/Inputs/Right Pods/SERDES inputs/IN1_BUF_P"))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 896 "/Inputs/Right Pods/SERDES inputs/IN1_BUF_N"))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 897 /Clocking/SYNC_CLK_1_P))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 898 /Clocking/SYNC_CLK_1_N))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 757 "/Inputs/Right Pods/MUX1_EQ"))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 845 "/Inputs/Right Pods/SERDES inputs/CH1_N"))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 835 "/Inputs/Right Pods/SERDES inputs/CH1_P"))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF64DDD)
    (at 370.15 80.79)
    (path /5EDD723A/5F2BB4CD/5F308105/5F382186)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U32 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SY56017R (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 766 "/Inputs/Right Pods/MUX2_SEL"))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 899 "/Inputs/Right Pods/SERDES inputs/IN2_BUF_P"))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 900 "/Inputs/Right Pods/SERDES inputs/IN2_BUF_N"))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 550 "/Inputs/Right Pods/SERDES inputs/UNUSED1_P"))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 551 "/Inputs/Right Pods/SERDES inputs/UNUSED1_N"))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 767 "/Inputs/Right Pods/MUX2_EQ"))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 846 "/Inputs/Right Pods/SERDES inputs/CH2_N"))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 836 "/Inputs/Right Pods/SERDES inputs/CH2_P"))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_DCDC_TDK_IAF (layer F.Cu) (tedit 5EF1FE22) (tstamp 5EF65073)
    (at 87 118)
    (path /5EDD7150/61296AEB/612AEE05)
    (fp_text reference U55 (at 0 -8) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value IAF12020A007V-003-R (at 0 -9) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -16.5 -6.75) (end 16.5 -6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 16.5 6.75) (end 16.5 -6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -16.5 6.75) (end 16.5 6.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -16.5 -6.75) (end -16.5 6.75) (layer F.SilkS) (width 0.15))
    (pad 8 smd rect (at -15.23 -1.25 180) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -15.23 4.84 180) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 448 "/Power Supply/1.xV rails/1V5_EN_SHIFT"))
    (pad 9 smd rect (at 1.92 5.48 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 708 /MCU/1V5_GOOD))
    (pad 2 smd rect (at 14.61 5.48 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at 14.6 0.02 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask))
    (pad 3 smd rect (at 11.57 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 4 smd rect (at 6.74 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 1.91 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 605 "Net-(R197-Pad4)"))
    (pad 6 smd rect (at -2.91 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 578 "Net-(R153-Pad1)"))
    (pad 7 smd rect (at -7.74 -5.44 90) (size 1.78 3.1) (layers F.Cu F.Paste F.Mask)
      (net 581 "/Power Supply/1.xV rails/1V5_SENSE"))
    (model :datasheets:Murata/POL/mps_dcdc_oky_t10_t16_d12_a.step
      (offset (xyz 16.5 -6.5 3))
      (scale (xyz 1 1 1))
      (rotate (xyz 180 0 180))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF64DFF)
    (at 374.95 80.79)
    (path /5EDD723A/5F2BB4CD/5F308105/5F382221)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U33 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SY56017R (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 777 "/Inputs/Right Pods/MUX3_SEL"))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 901 "/Inputs/Right Pods/SERDES inputs/IN3_BUF_P"))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 902 "/Inputs/Right Pods/SERDES inputs/IN3_BUF_N"))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 552 "/Inputs/Right Pods/SERDES inputs/UNUSED2_P"))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 553 "/Inputs/Right Pods/SERDES inputs/UNUSED2_N"))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 780 "/Inputs/Right Pods/MUX3_EQ"))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 827 "/Inputs/Right Pods/SERDES inputs/CH3_N"))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 819 "/Inputs/Right Pods/SERDES inputs/CH3_P"))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF637B6)
    (at 398.4 75.54)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F85F)
    (fp_text reference C373 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF637BC)
    (at 400 72.54)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F89D)
    (fp_text reference C374 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF637C2)
    (at -14.82 64.47)
    (path /5EDD7150/61296AEB/617BDE0B)
    (fp_text reference C375 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF637C8)
    (at -21.22 70.92)
    (path /5EDD7150/61296AEB/617BDE15)
    (fp_text reference C376 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF637CE)
    (at -57.64 90.57)
    (path /5EDD7150/61296AEB/617BDE24)
    (fp_text reference C377 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 nF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 96 "/Power Supply/1.xV rails/5REFIN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63AE7)
    (at 144 183)
    (path /5EDD723A/5F2B9784/60CAEF3F)
    (fp_text reference D25 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 289 "/Inputs/Left Pods/POD5_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 290 "/Inputs/Left Pods/POD5_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 291 "/Inputs/Left Pods/POD5_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 292 "/Inputs/Left Pods/POD5_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 293 "/Inputs/Left Pods/POD5_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 294 "/Inputs/Left Pods/POD5_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 295 "/Inputs/Left Pods/POD5_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 296 "/Inputs/Left Pods/POD5_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5EF63AF5)
    (at -23.204999 210.455001)
    (path /5EDD71A3/621AC5F1)
    (fp_text reference D27 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 298 "Net-(D27-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5EF63AFC)
    (at -16.414999 194.805001)
    (path /5EDD71A3/621B753D)
    (fp_text reference D28 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 299 "Net-(D28-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5EF63B03)
    (at -19.484999 209.255001)
    (path /5EDD71A3/621B7554)
    (fp_text reference D29 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 300 "Net-(D29-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B09)
    (at -5.4 174.1)
    (path /5EDD723A/5F0BA462/5F114CFF)
    (fp_text reference F1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 301 "/Inputs/Pod Power/P0_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 302 "Net-(F1-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B0F)
    (at 383 114.53)
    (path /5EDD723A/5F0BA462/5F138601)
    (fp_text reference F2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 303 "/Inputs/Pod Power/P1_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 304 "Net-(F2-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_FFC_0.5MM_1x40_H125755CT-ND (layer F.Cu) (tedit 5EF214A7) (tstamp 5EF63DB5)
    (at 29 147 270)
    (path /5EDD71A3/60866B6D)
    (solder_paste_margin -20)
    (fp_text reference J9 (at 0 6.5 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value MOP-TFT480116-38G-BLH-TPC_HM_DISPLAY (at 0 5.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad ~ smd rect (at -10.75 2.5 270) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 10.75 2.5 270) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 40 smd rect (at -9.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 39 smd rect (at -9.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 38 smd rect (at -8.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 37 smd rect (at -8.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 36 smd rect (at -7.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 35 smd rect (at -7.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 34 smd rect (at -6.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 697 /MCU/LCD_EN))
    (pad 33 smd rect (at -6.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 696 /MCU/LCD_VSYNC))
    (pad 32 smd rect (at -5.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 690 /MCU/LCD_HSYNC))
    (pad 31 smd rect (at -5.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 715 /MCU/LCD_ON))
    (pad 30 smd rect (at -4.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 703 /MCU/LCD_CLK))
    (pad 29 smd rect (at -4.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 28 smd rect (at -3.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 691 /MCU/LCD_B7))
    (pad 27 smd rect (at -3.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 686 /MCU/LCD_B6))
    (pad 26 smd rect (at -2.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 680 /MCU/LCD_B5))
    (pad 25 smd rect (at -2.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 673 /MCU/LCD_B4))
    (pad 24 smd rect (at -1.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 665 /MCU/LCD_B3))
    (pad 23 smd rect (at -1.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 669 /MCU/LCD_B2))
    (pad 22 smd rect (at -0.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 670 /MCU/LCD_B1))
    (pad 21 smd rect (at -0.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 666 /MCU/LCD_B0))
    (pad 20 smd rect (at 0.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 655 /MCU/LCD_G7))
    (pad 19 smd rect (at 0.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 662 /MCU/LCD_G6))
    (pad 18 smd rect (at 1.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 654 /MCU/LCD_G5))
    (pad 17 smd rect (at 1.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 661 /MCU/LCD_G4))
    (pad 16 smd rect (at 2.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 653 /MCU/LCD_G3))
    (pad 15 smd rect (at 2.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 652 /MCU/LCD_G2))
    (pad 14 smd rect (at 3.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 660 /MCU/LCD_G1))
    (pad 13 smd rect (at 3.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 659 /MCU/LCD_G0))
    (pad 12 smd rect (at 4.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 658 /MCU/LCD_R7))
    (pad 11 smd rect (at 4.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 645 /MCU/LCD_R6))
    (pad 10 smd rect (at 5.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 667 /MCU/LCD_R5))
    (pad 9 smd rect (at 5.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 671 /MCU/LCD_R4))
    (pad 8 smd rect (at 6.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 677 /MCU/LCD_R3))
    (pad 7 smd rect (at 6.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 676 /MCU/LCD_R2))
    (pad 6 smd rect (at 7.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 683 /MCU/LCD_R1))
    (pad 5 smd rect (at 7.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 695 /MCU/LCD_R0))
    (pad 4 smd rect (at 8.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 3 smd rect (at 8.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 9.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 594 /VBACKLIGHT_P))
    (pad 1 smd rect (at 9.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 904 /VBACKLIGHT_N))
    (model :datasheets:Hirose/FH34SRJ-40S-0.5SH.stp
      (offset (xyz 0 -1 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63B99)
    (at 417.65 112.12)
    (path /5EDD723A/619C179E)
    (fp_text reference FB12 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 331 "/Inputs/Pod Power/P2_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 332 "/Inputs/Left Pods/P2_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63B9F)
    (at 407.45 119.22)
    (path /5EDD723A/619C1B8C)
    (fp_text reference FB13 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 333 "/Inputs/Pod Power/P3_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 334 "/Inputs/Left Pods/P3_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BA5)
    (at 401.5 126.32)
    (path /5EDD723A/619C1EF8)
    (fp_text reference FB14 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 335 "/Inputs/Pod Power/P4_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 336 "/Inputs/Left Pods/P4_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BAB)
    (at 391.3 128.27)
    (path /5EDD723A/619C21E5)
    (fp_text reference FB15 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 337 "/Inputs/Pod Power/P5_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 338 "/Inputs/Left Pods/P5_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BB1)
    (at 381.1 128.27)
    (path /5EDD723A/619CB54A)
    (fp_text reference FB16 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 339 "/Inputs/Pod Power/P6_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 340 "/Inputs/Right Pods/P6_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B2D)
    (at 3.31 166.75)
    (path /5EDD723A/5F0BA462/5F14F3B9)
    (fp_text reference F7 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 313 "/Inputs/Pod Power/P6_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 314 "Net-(F7-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B33)
    (at 4.3 165.25)
    (path /5EDD723A/5F0BA462/5F15692F)
    (fp_text reference F8 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 315 "/Inputs/Pod Power/P7_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 316 "Net-(F8-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B39)
    (at -7.6 177.1)
    (path /5EDD723A/5F0BA462/5F15BB6C)
    (fp_text reference F9 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 317 "/Inputs/Pod Power/P8_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 318 "Net-(F9-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B3F)
    (at -5.1 175.6)
    (path /5EDD723A/5F0BA462/5F160ACF)
    (fp_text reference F10 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 319 "/Inputs/Pod Power/P9_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 320 "Net-(F10-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B45)
    (at -0.02 170.38)
    (path /5EDD723A/5F0BA462/5F165D26)
    (fp_text reference F11 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 321 "/Inputs/Pod Power/P10_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 322 "Net-(F11-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6461B)
    (at 362.66 139.43)
    (path /5EDD71A3/621B754A)
    (fp_text reference R225 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 637 /MCU/LED3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 300 "Net-(D29-Pad2)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SWITCH_RAFI_MICON_5 (layer F.Cu) (tedit 590FD624) (tstamp 5EF64629)
    (at 358.860001 141.730001)
    (path /5EDD71A3/60999074)
    (fp_text reference SW1 (at 0 5.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SW_Push (at 0 7.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start 2 4) (end -2 4) (layer F.SilkS) (width 0.1))
    (fp_line (start 2 -4) (end 2 4) (layer F.SilkS) (width 0.1))
    (fp_line (start -2 -4) (end 2 -4) (layer F.SilkS) (width 0.1))
    (fp_line (start -2 -4) (end -2 4) (layer F.SilkS) (width 0.1))
    (pad 1 smd rect (at 1.27 2.9) (size 0.55 1.6) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/STM_RST_N))
    (pad 2 smd rect (at 0 2.9) (size 0.55 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.27 2.9) (size 0.55 1.6) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/STM_RST_N))
    (pad 1 smd rect (at 1.27 -2.9) (size 0.55 1.6) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/STM_RST_N))
    (pad 2 smd rect (at 0 -2.9) (size 0.55 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.27 -2.9) (size 0.55 1.6) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/STM_RST_N))
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x2 (layer F.Cu) (tedit 594CBE42) (tstamp 5EF64634)
    (at -9.444999 100.645001)
    (path /5EDD7150/611CBEBF/61205A23)
    (fp_text reference SW2 (at 0 3.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SW_SPST (at 1 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -3.5 -2) (end -3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.46 2) (end 3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 2) (end 3.5 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 -2) (end -3.46 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -2) (end -3.5 -1) (layer F.SilkS) (width 0.15))
    (pad 2 thru_hole circle (at 1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 638 "/Power Supply/Intermediate and Standby Rails/12V0_ON_N"))
    (pad 1 thru_hole circle (at -1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_2.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_HEADER_2.54MM_1x4 (layer F.Cu) (tedit 594B5D58) (tstamp 5EF64641)
    (at -24.604999 196.205001)
    (path /5EDD71A3/6089DD84)
    (fp_text reference TP1 (at -3 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value Conn_01x04 (at 1 -3) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -6 -2) (end -6 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -6 2) (end 5.54 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.54 2) (end 5.54 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.54 -2) (end -6 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -5 -2) (end -6 -1) (layer F.SilkS) (width 0.15))
    (pad 4 thru_hole circle (at 3.81 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 3 thru_hole circle (at 1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 639 /MCU/CONSOLE_RX))
    (pad 2 thru_hole circle (at -1.27 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 640 /MCU/CONSOLE_TX))
    (pad 1 thru_hole circle (at -3.81 0) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask F.SilkS)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/pin_strip/pin_strip_4.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:TESTPOINT_SMT_0.5MM (layer F.Cu) (tedit 53C661B2) (tstamp 5EF64646)
    (at -38.87 118.14)
    (path /5EDD7150/611CBEBF/6160F22C)
    (fp_text reference TP2 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value TESTPAD (at 0.1 2.9) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 0.5 0.5) (layers F.Cu F.Mask)
      (net 585 "/Power Supply/Intermediate and Standby Rails/3V3_SB_GOOD"))
  )

  (module azonenberg_pcb:BGA_216_13x13_DEPOP3x3_0.8MM (layer F.Cu) (tedit 5EF1E21F) (tstamp 5EF64727)
    (at 75 143)
    (path /5EDD71A3/5EFA3355)
    (fp_text reference U1 (at 0 8.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value STM32F777NIH6 (at 0 7.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 6.4 -6.4) (end -5.6 -6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.4 6.4) (end 6.4 -6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.4 6.4) (end 6.4 6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.4 -5.6) (end -6.4 6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.6 -6.4) (end -6.4 -5.6) (layer F.SilkS) (width 0.15))
    (pad R15 smd circle (at 5.6 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 559 "Net-(R101-Pad1)"))
    (pad P15 smd circle (at 5.6 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N15 smd circle (at 5.6 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M15 smd circle (at 5.6 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 634 /MCU/LED0))
    (pad L15 smd circle (at 5.6 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K15 smd circle (at 5.6 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J15 smd circle (at 5.6 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 641 /PLL_STATUS_CLKIN1))
    (pad H15 smd circle (at 5.6 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 642 /SCPI_UART_TX))
    (pad G15 smd circle (at 5.6 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 643 /SCPI_UART_RX))
    (pad F15 smd circle (at 5.6 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 478 /Inputs/S7_RST_N))
    (pad E15 smd circle (at 5.6 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 482 /Inputs/S7_INIT_B))
    (pad D15 smd circle (at 5.6 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 644 /Inputs/S7_DONE))
    (pad C15 smd circle (at 5.6 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 639 /MCU/CONSOLE_RX))
    (pad B15 smd circle (at 5.6 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 640 /MCU/CONSOLE_TX))
    (pad A15 smd circle (at 5.6 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 356 /MCU/STM_TMS))
    (pad R14 smd circle (at 4.8 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P14 smd circle (at 4.8 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 914 /I2C3_SDA))
    (pad N14 smd circle (at 4.8 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M14 smd circle (at 4.8 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 645 /MCU/LCD_R6))
    (pad L14 smd circle (at 4.8 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K14 smd circle (at 4.8 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 646 /PLL_SPI_CLK))
    (pad J14 smd circle (at 4.8 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 647 /PLL_STATUS_HOLDOVER))
    (pad H14 smd circle (at 4.8 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 648 /MCU/ETH_PPS_OUT))
    (pad G14 smd circle (at 4.8 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F14 smd circle (at 4.8 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 649 /MCU/BACKLIGHT_PWM))
    (pad E14 smd circle (at 4.8 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D14 smd circle (at 4.8 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C14 smd circle (at 4.8 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 445 /MCU/FAN3_TACHO))
    (pad B14 smd circle (at 4.8 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A14 smd circle (at 4.8 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 355 /MCU/STM_TCK))
    (pad R13 smd circle (at 4 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad P13 smd circle (at 4 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 435 /QSFP_RST_N))
    (pad N13 smd circle (at 4 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 915 /I2C3_SCL))
    (pad M13 smd circle (at 4 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 650 /TEMP3_ALERT))
    (pad L13 smd circle (at 4 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 651 /PLL_SPI_LE))
    (pad K13 smd circle (at 4 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 561 /MCU/TOUCH_INT))
    (pad J13 smd circle (at 4 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 652 /MCU/LCD_G2))
    (pad H13 smd circle (at 4 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 653 /MCU/LCD_G3))
    (pad G13 smd circle (at 4 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 654 /MCU/LCD_G5))
    (pad F13 smd circle (at 4 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 655 /MCU/LCD_G7))
    (pad E13 smd circle (at 4 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 636 /MCU/LED2))
    (pad D13 smd circle (at 4 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 637 /MCU/LED3))
    (pad C13 smd circle (at 4 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B13 smd circle (at 4 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A13 smd circle (at 4 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 353 /MCU/STM_TDI))
    (pad R12 smd circle (at 3.2 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 462 /MCU/FAN2_PWM))
    (pad P12 smd circle (at 3.2 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad N12 smd circle (at 3.2 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 656 /TRIG_OUT_MUX_EQ))
    (pad M12 smd circle (at 3.2 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 657 /TEMP4_ALERT))
    (pad L12 smd circle (at 3.2 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 560 /MCU/TOUCH_RST_N))
    (pad K12 smd circle (at 3.2 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 658 /MCU/LCD_R7))
    (pad J12 smd circle (at 3.2 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 659 /MCU/LCD_G0))
    (pad H12 smd circle (at 3.2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 660 /MCU/LCD_G1))
    (pad G12 smd circle (at 3.2 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 661 /MCU/LCD_G4))
    (pad F12 smd circle (at 3.2 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 662 /MCU/LCD_G6))
    (pad E12 smd circle (at 3.2 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 635 /MCU/LED1))
    (pad D12 smd circle (at 3.2 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C12 smd circle (at 3.2 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B12 smd circle (at 3.2 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A12 smd circle (at 3.2 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R11 smd circle (at 2.4 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 663 /MCU/3V3_GOOD))
    (pad P11 smd circle (at 2.4 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 465 /MCU/FAN3_PWM))
    (pad N11 smd circle (at 2.4 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 664 /TRIG_OUT_SEL))
    (pad M11 smd circle (at 2.4 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 913 /MCU/I2C4_SDA))
    (pad L11 smd circle (at 2.4 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 56 /MCU/MCU_VCAP1))
    (pad K11 smd circle (at 2.4 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad J11 smd circle (at 2.4 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad H11 smd circle (at 2.4 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad G11 smd circle (at 2.4 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad F11 smd circle (at 2.4 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad E11 smd circle (at 2.4 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 57 /MCU/MCU_VCAP2))
    (pad D11 smd circle (at 2.4 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C11 smd circle (at 2.4 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B11 smd circle (at 2.4 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A11 smd circle (at 2.4 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R10 smd circle (at 1.6 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P10 smd circle (at 1.6 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 463 /MCU/FAN1_PWM))
    (pad N10 smd circle (at 1.6 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M10 smd circle (at 1.6 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 912 /MCU/I2C4_SCL))
    (pad L10 smd circle (at 1.6 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad K10 smd circle (at 1.6 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J10 smd circle (at 1.6 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H10 smd circle (at 1.6 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G10 smd circle (at 1.6 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F10 smd circle (at 1.6 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E10 smd circle (at 1.6 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad D10 smd circle (at 1.6 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 665 /MCU/LCD_B3))
    (pad C10 smd circle (at 1.6 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B10 smd circle (at 1.6 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 666 /MCU/LCD_B0))
    (pad A10 smd circle (at 1.6 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 557 "Net-(R100-Pad1)"))
    (pad R9 smd circle (at 0.8 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P9 smd circle (at 0.8 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 464 /MCU/FAN0_PWM))
    (pad N9 smd circle (at 0.8 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M9 smd circle (at 0.8 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 667 /MCU/LCD_R5))
    (pad L9 smd circle (at 0.8 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad K9 smd circle (at 0.8 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F9 smd circle (at 0.8 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E9 smd circle (at 0.8 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad D9 smd circle (at 0.8 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 668 /MCU/5V0_EN))
    (pad C9 smd circle (at 0.8 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 669 /MCU/LCD_B2))
    (pad B9 smd circle (at 0.8 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 670 /MCU/LCD_B1))
    (pad A9 smd circle (at 0.8 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 596 "Net-(R191-Pad1)"))
    (pad R8 smd circle (at 0 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P8 smd circle (at 0 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 458 /MCU/2V0_EN))
    (pad N8 smd circle (at 0 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 671 /MCU/LCD_R4))
    (pad M8 smd circle (at 0 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 672 /MCU/VBACKLIGHT_EN))
    (pad L8 smd circle (at 0 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad K8 smd circle (at 0 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F8 smd circle (at 0 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E8 smd circle (at 0 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad D8 smd circle (at 0 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 673 /MCU/LCD_B4))
    (pad C8 smd circle (at 0 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 597 /MCU/5V0_GOOD))
    (pad B8 smd circle (at 0 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 674 /MCU/RMII_TX_EN))
    (pad A8 smd circle (at 0 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 675 /Inputs/S7_SPI_MOSI))
    (pad R7 smd circle (at -0.8 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 676 /MCU/LCD_R2))
    (pad P7 smd circle (at -0.8 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 677 /MCU/LCD_R3))
    (pad N7 smd circle (at -0.8 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 678 /TEMP1_ALERT))
    (pad M7 smd circle (at -0.8 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 679 /TEMP2_ALERT))
    (pad L7 smd circle (at -0.8 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad K7 smd circle (at -0.8 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F7 smd circle (at -0.8 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E7 smd circle (at -0.8 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad D7 smd circle (at -0.8 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 680 /MCU/LCD_B5))
    (pad C7 smd circle (at -0.8 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 681 /MCU/5V0_N_EN))
    (pad B7 smd circle (at -0.8 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 461 /MCU/3V3_EN))
    (pad A7 smd circle (at -0.8 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 682 /PLL_STATUS_LD))
    (pad R6 smd circle (at -1.6 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 683 /MCU/LCD_R1))
    (pad P6 smd circle (at -1.6 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 684 /MCU/2V5_GOOD))
    (pad N6 smd circle (at -1.6 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 459 /MCU/2V5_EN))
    (pad M6 smd circle (at -1.6 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 685 /MCU/2V0_GOOD))
    (pad L6 smd circle (at -1.6 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K6 smd circle (at -1.6 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J6 smd circle (at -1.6 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H6 smd circle (at -1.6 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G6 smd circle (at -1.6 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F6 smd circle (at -1.6 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E6 smd circle (at -1.6 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 562 "Net-(R118-Pad2)"))
    (pad D6 smd circle (at -1.6 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 441 /MCU/FAN1_TACHO))
    (pad C6 smd circle (at -1.6 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 686 /MCU/LCD_B6))
    (pad B6 smd circle (at -1.6 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad A6 smd circle (at -1.6 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 516 /K7_RST_N))
    (pad R5 smd circle (at -2.4 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 687 /MCU/0V5_EN))
    (pad P5 smd circle (at -2.4 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 688 /MCU/RMII_RXD1))
    (pad N5 smd circle (at -2.4 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 689 /MCU/RMII_RXD0))
    (pad M5 smd circle (at -2.4 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad L5 smd circle (at -2.4 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K5 smd circle (at -2.4 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad J5 smd circle (at -2.4 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad H5 smd circle (at -2.4 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad G5 smd circle (at -2.4 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad F5 smd circle (at -2.4 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad E5 smd circle (at -2.4 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad D5 smd circle (at -2.4 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 690 /MCU/LCD_HSYNC))
    (pad C5 smd circle (at -2.4 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 691 /MCU/LCD_B7))
    (pad B5 smd circle (at -2.4 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad A5 smd circle (at -2.4 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 515 /K7_INIT_B))
    (pad R4 smd circle (at -3.2 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 692 /MCU/0V5_GOOD))
    (pad P4 smd circle (at -3.2 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 693 /Inputs/S7_SPI_SCK))
    (pad N4 smd circle (at -3.2 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 694 /Inputs/S7_SPI_CS_N))
    (pad M4 smd circle (at -3.2 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad L4 smd circle (at -3.2 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K4 smd circle (at -3.2 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 425 /QSFP_INT_N))
    (pad J4 smd circle (at -3.2 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 424 /QSFP_PRESENT_N))
    (pad H4 smd circle (at -3.2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 436 /QSFP_MODSEL_N))
    (pad G4 smd circle (at -3.2 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 695 /MCU/LCD_R0))
    (pad F4 smd circle (at -3.2 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad E4 smd circle (at -3.2 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 696 /MCU/LCD_VSYNC))
    (pad D4 smd circle (at -3.2 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 443 /MCU/FAN2_TACHO))
    (pad C4 smd circle (at -3.2 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 697 /MCU/LCD_EN))
    (pad B4 smd circle (at -3.2 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 698 /PLL_STATUS_CLKIN0))
    (pad A4 smd circle (at -3.2 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 699 /MCU/RMII_TXD1))
    (pad R3 smd circle (at -4 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 700 /MCU/RMII_CRS_DV))
    (pad P3 smd circle (at -4 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 701 /Inputs/S7_SPI_MISO))
    (pad N3 smd circle (at -4 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M3 smd circle (at -4 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad L3 smd circle (at -4 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 702 /MCU/1V8_GOOD))
    (pad K3 smd circle (at -4 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 451 /MCU/1V5_EN))
    (pad J3 smd circle (at -4 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 426 /QSFP_LP_MODE))
    (pad H3 smd circle (at -4 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 703 /MCU/LCD_CLK))
    (pad G3 smd circle (at -4 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F3 smd circle (at -4 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E3 smd circle (at -4 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D3 smd circle (at -4 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 418 /MCU/FAN0_TACHO))
    (pad C3 smd circle (at -4 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B3 smd circle (at -4 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 704 /MCU/RMII_TXD0))
    (pad A3 smd circle (at -4 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 705 /MCU/K7_SPI_SCK))
    (pad R2 smd circle (at -4.8 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P2 smd circle (at -4.8 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N2 smd circle (at -4.8 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 706 /MCU/RMII_REFCLK))
    (pad M2 smd circle (at -4.8 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad L2 smd circle (at -4.8 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 707 /MCU/VTT_EN))
    (pad K2 smd circle (at -4.8 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 708 /MCU/1V5_GOOD))
    (pad J2 smd circle (at -4.8 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 709 /MCU/1V2_GOOD))
    (pad H2 smd circle (at -4.8 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 455 /MCU/1V2_EN))
    (pad G2 smd circle (at -4.8 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 710 /MCU/1V0_2_GOOD))
    (pad F2 smd circle (at -4.8 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E2 smd circle (at -4.8 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 711 /MCU/1V0_1_GOOD))
    (pad D2 smd circle (at -4.8 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 450 /MCU/1V0_EN))
    (pad C2 smd circle (at -4.8 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B2 smd circle (at -4.8 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 712 /MCU/K7_SPI_MOSI))
    (pad A2 smd circle (at -4.8 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 713 /K7_DONE))
    (pad R1 smd circle (at -5.6 5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad P1 smd circle (at -5.6 4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad N1 smd circle (at -5.6 4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M1 smd circle (at -5.6 3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L1 smd circle (at -5.6 2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 714 /MCU/VTT_GOOD))
    (pad K1 smd circle (at -5.6 1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 454 /MCU/1V8_EN))
    (pad J1 smd circle (at -5.6 0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/STM_RST_N))
    (pad H1 smd circle (at -5.6 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G1 smd circle (at -5.6 -0.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 715 /MCU/LCD_ON))
    (pad F1 smd circle (at -5.6 -1.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 61 /MCU/OSC32_OUT))
    (pad E1 smd circle (at -5.6 -2.4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 60 /MCU/OSC32_IN))
    (pad D1 smd circle (at -5.6 -3.2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C1 smd circle (at -5.6 -4) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 59 /MCU/VBAT))
    (pad B1 smd circle (at -5.6 -4.8) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 716 /MCU/K7_SPI_MISO))
    (pad A1 smd circle (at -5.6 -5.6) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 717 /MCU/K7_SPI_CS_N))
    (model :walter:smd_bga/lfbga217.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.8 0.8 0.8))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF640EA)
    (at -33.2315 178.662)
    (path /5EDD723A/5F0BA462/5F12A5D5)
    (fp_text reference R7 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 301 "/Inputs/Pod Power/P0_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 327 "/Inputs/Pod Power/P0_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF640F0)
    (at -29.9015 178.662)
    (path /5EDD723A/5F0BA462/5F13860B)
    (fp_text reference R8 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 303 "/Inputs/Pod Power/P1_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 329 "/Inputs/Pod Power/P1_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF640F6)
    (at -10.4315 167.562)
    (path /5EDD723A/5F0BA462/5F13C7F6)
    (fp_text reference R9 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 305 "/Inputs/Pod Power/P2_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 331 "/Inputs/Pod Power/P2_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF640FC)
    (at -10.4315 169.422)
    (path /5EDD723A/5F0BA462/5F140D35)
    (fp_text reference R10 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 307 "/Inputs/Pod Power/P3_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 333 "/Inputs/Pod Power/P3_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642B5)
    (at 162.41 40.12)
    (path /5EEF3B79/60ECECA7)
    (fp_text reference R83 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.99K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 548 "Net-(R83-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 549 "Net-(R83-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642BB)
    (at 154.31 47.02)
    (path /5EEF3B79/60EE22EA)
    (fp_text reference R84 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 62 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 48 /Clocking/CLK_OCXO_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642C1)
    (at 391.4 84.24)
    (path /5EDD723A/5F2BB4CD/5F308105/6041FBB0)
    (fp_text reference R85 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 220 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 550 "/Inputs/Right Pods/SERDES inputs/UNUSED1_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642C7)
    (at 397.7 77.34)
    (path /5EDD723A/5F2BB4CD/5F308105/60420792)
    (fp_text reference R86 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 220 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 551 "/Inputs/Right Pods/SERDES inputs/UNUSED1_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642CD)
    (at 392.7 79.44)
    (path /5EDD723A/5F2BB4CD/5F308105/6042E9FB)
    (fp_text reference R87 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 220 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 552 "/Inputs/Right Pods/SERDES inputs/UNUSED2_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642D3)
    (at 395.2 78.84)
    (path /5EDD723A/5F2BB4CD/5F308105/6042EA05)
    (fp_text reference R88 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 220 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 553 "/Inputs/Right Pods/SERDES inputs/UNUSED2_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642D9)
    (at 152.52 52.57)
    (path /5EEF3B79/60EE22F9)
    (fp_text reference R89 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 62 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 50 /Clocking/CLK_OCXO_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642DF)
    (at 368.55 47.43)
    (path /5EEF3B79/5F303230/60517FD2)
    (fp_text reference R90 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 49.9 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 534 "/Clocking/Trigger and Reference Inputs/TRIG_IN_ATTEN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642E5)
    (at 361.93 53.58)
    (path /5EEF3B79/5F303230/605222CA)
    (fp_text reference R91 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 49.9 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 535 "/Clocking/Trigger and Reference Inputs/PPS_IN_ATTEN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642EB)
    (at 160.11 45.22)
    (path /5EEF3B79/60ECECB0)
    (fp_text reference R92 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 554 "Net-(R92-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6435D)
    (at 1.8 165.25)
    (path /5EDD723A/5F0BA462/609317D2)
    (fp_text reference R112 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 376 "/Inputs/Pod Power/P11_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64363)
    (at -8.58 206.68)
    (path /5EDD71A3/60954F9C)
    (fp_text reference R113 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 560 /MCU/TOUCH_RST_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64369)
    (at 369.57 132.78)
    (path /5EDD71A3/60963369)
    (fp_text reference R114 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 561 /MCU/TOUCH_INT))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6436F)
    (at 362.66 140.93)
    (path /5EDD71A3/6096AC8B)
    (fp_text reference R115 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 913 /MCU/I2C4_SDA))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64375)
    (at -2.49 207.88)
    (path /5EDD71A3/6096DF7F)
    (fp_text reference R116 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 912 /MCU/I2C4_SCL))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6437B)
    (at -0.28 204.88)
    (path /5EDD71A3/609A4A5D)
    (fp_text reference R117 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/STM_RST_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64381)
    (at -4.09 209.38)
    (path /5EDD71A3/609ED767)
    (fp_text reference R118 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 562 "Net-(R118-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64387)
    (at 360.06 147.03)
    (path /5EDD71A3/60A273BF)
    (fp_text reference R119 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 330 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 59 /MCU/VBAT))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 104 "Net-(D1-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6438D)
    (at 0.38 212.72)
    (path /5EDDB439/60E03197)
    (fp_text reference R120 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 563 "Net-(R120-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64393)
    (at -2.78 204.88)
    (path /5EDD71A3/60E4C937)
    (fp_text reference R121 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 424 /QSFP_PRESENT_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5EF6408D)
    (at -71.084999 153.005001)
    (path /5EDD7150/61580EA1/615D9805)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q3 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 456 "/Power Supply/Higher voltage rails/2V5_EN_SHIFT"))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 457 "/Power Supply/Higher voltage rails/2V0_EN_SHIFT"))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 456 "/Power Supply/Higher voltage rails/2V5_EN_SHIFT"))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 458 /MCU/2V0_EN))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 457 "/Power Supply/Higher voltage rails/2V0_EN_SHIFT"))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 459 /MCU/2V5_EN))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B81)
    (at 150.72 49.42)
    (path /5EEF3B79/60F790DE)
    (fp_text reference FB8 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 86 /Clocking/VCC_PLL2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B87)
    (at 147.12 52.02)
    (path /5EEF3B79/60F710A9)
    (fp_text reference FB9 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 87 /Clocking/VCC_CLK67))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63B8D)
    (at 411.7 126.32)
    (path /5EDD723A/619B1A52)
    (fp_text reference FB10 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 327 "/Inputs/Pod Power/P0_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 328 "/Inputs/Left Pods/P0_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63B93)
    (at 401.5 133.42)
    (path /5EDD723A/619C130A)
    (fp_text reference FB11 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 329 "/Inputs/Pod Power/P1_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 330 "/Inputs/Left Pods/P1_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63A83)
    (at 108 183)
    (path /5EDD723A/5F2B9784/60CAEEFF)
    (fp_text reference D21 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 257 "/Inputs/Left Pods/POD3_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 258 "/Inputs/Left Pods/POD3_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 259 "/Inputs/Left Pods/POD3_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 260 "/Inputs/Left Pods/POD3_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 261 "/Inputs/Left Pods/POD3_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 262 "/Inputs/Left Pods/POD3_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 263 "/Inputs/Left Pods/POD3_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 264 "/Inputs/Left Pods/POD3_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63798)
    (at 387.1 69.69)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F8B8)
    (fp_text reference C368 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6379E)
    (at 395.2 80.34)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F854)
    (fp_text reference C369 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF637A4)
    (at 390.2 77.94)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F87A)
    (fp_text reference C370 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF637AA)
    (at 383.9 84.24)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F892)
    (fp_text reference C371 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF637B0)
    (at 394.2 74.34)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F8AD)
    (fp_text reference C372 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63238)
    (at 329.06 31.16507)
    (path /5EF1FA37/5FCA7637)
    (fp_text reference C141 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6323E)
    (at 334.06 31.86507)
    (path /5EF1FA37/5FCAEDC4)
    (fp_text reference C142 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63244)
    (at 329.06 35.06507)
    (path /5EF1FA37/5FCB177D)
    (fp_text reference C143 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF633C4)
    (at 376.4 63.43)
    (path /5EEF3B79/5F303230/604FAB4C)
    (fp_text reference C207 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF633CA)
    (at 373.1 63.43)
    (path /5EEF3B79/5F303230/604EC35D)
    (fp_text reference C208 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF633D0)
    (at 357.26 48.28)
    (path /5EEF3B79/5F303230/604F3942)
    (fp_text reference C209 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63AB5)
    (at 122 183)
    (path /5EDD723A/5F2B9784/60CAEF1F)
    (fp_text reference D23 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 273 "/Inputs/Left Pods/POD4_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 274 "/Inputs/Left Pods/POD4_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 275 "/Inputs/Left Pods/POD4_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 276 "/Inputs/Left Pods/POD4_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 277 "/Inputs/Left Pods/POD4_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 278 "/Inputs/Left Pods/POD4_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 279 "/Inputs/Left Pods/POD4_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 280 "/Inputs/Left Pods/POD4_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63178)
    (at 397.7 80.34)
    (path /5EDD723A/5F2BB4CD/5F308105/5F3821F9)
    (fp_text reference C109 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6317E)
    (at 397.5 72.54)
    (path /5EDD723A/5F2BB4CD/5F308105/5F382290)
    (fp_text reference C110 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F78)
    (at -35.125 154.53)
    (path /5EDD723A/5F0BA462/5F0E0EB9)
    (fp_text reference C25 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EF64198)
    (at 279.75 66.35 270)
    (path /5EE2921B/5FA37AA3)
    (fp_text reference R36 (at 3.85 0 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 10K (at 0 -3.5 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 496 "/RGMII PHY/RGMII_RXD2"))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EF6419E)
    (at 281.25 66.35 270)
    (path /5EE2921B/5FA37DDD)
    (fp_text reference R37 (at 3.85 0 270) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 10K (at 0 -3.5 270) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 497 "/RGMII PHY/RGMII_RXD1"))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EF641A4)
    (at 281.75 68.25 270)
    (path /5EE2921B/5FA3963F)
    (fp_text reference R38 (at 4.15 0 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 10K (at 0 -3.5 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 498 "/RGMII PHY/RGMII_RXD0"))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5EF641AA)
    (at 282.25 66.35 270)
    (path /5EE2921B/5FA41BF4)
    (fp_text reference R39 (at 3.85 0 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 10K (at 0 -3.5 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 499 "/RGMII PHY/RGMII_RX_DV"))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer B.Cu) (tedit 5C85B125) (tstamp 5F0619B5)
    (at 283.25 66.35 270)
    (path /5EE2921B/5FA42D01)
    (fp_text reference R40 (at 3.85 0 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value 10K (at 0 -3.5 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 500 "/RGMII PHY/RGMII_RX_CLK"))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642F1)
    (at 361.93 55.08)
    (path /5EEF3B79/5F303230/6051DB69)
    (fp_text reference R93 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 49.9 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 44 "/Clocking/Trigger and Reference Inputs/REF_IN_AC"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642F7)
    (at 156.12 48.52)
    (path /5EEF3B79/607B4C8C)
    (fp_text reference R94 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 51 /Clocking/CLK_OCXO_AC_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 49 /Clocking/CLK_OCXO_AC_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF642FD)
    (at 157.61 46.42)
    (path /5EEF3B79/607C0356)
    (fp_text reference R95 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 55 /Clocking/REF_IN_AC_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 53 /Clocking/REF_IN_AC_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64303)
    (at -5.28 206.38)
    (path /5EDD71A3/607F7894)
    (fp_text reference R96 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 0 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 352 /MCU/STM_RST_J))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/STM_RST_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64309)
    (at 383.88 113)
    (path /5EDD723A/5F0BA462/6090497E)
    (fp_text reference R97 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 396 "/Inputs/Left Pods/P0_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6430F)
    (at 308 179)
    (path /5EE2921B/605F8A4C)
    (fp_text reference R99 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 555 /PPS_IN_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 556 /PPS_IN_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64315)
    (at -9.99 208.48)
    (path /5EDD71A3/6062A358)
    (fp_text reference R100 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 354 /MCU/STM_TDO))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 557 "Net-(R100-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6431B)
    (at -5.28 204.88)
    (path /5EDD71A3/6064B6A3)
    (fp_text reference R101 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 558 /PLL_SPI_DATA))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 559 "Net-(R101-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64321)
    (at 383.88 111.5)
    (path /5EDD723A/5F0BA462/609181DF)
    (fp_text reference R102 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 399 "/Inputs/Left Pods/P1_PRESENT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64411)
    (at 391.4 82.74)
    (path /5EDD723A/5F2BB4CD/5F308105/616A51A3)
    (fp_text reference R142 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 567 "Net-(R142-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64417)
    (at 392.7 77.94)
    (path /5EDD723A/5F2BB4CD/5F308105/616B8DCC)
    (fp_text reference R143 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 750 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 568 "Net-(R143-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6441D)
    (at 399.2 74.04)
    (path /5EDD723A/5F2BB4CD/5F308105/616A82EC)
    (fp_text reference R144 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 750 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 569 "Net-(R144-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64423)
    (at 390.6 85.74)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C934)
    (fp_text reference R145 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 570 "Net-(R145-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64429)
    (at 395.9 75.84)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C94D)
    (fp_text reference R146 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 750 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 571 "Net-(R146-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6442F)
    (at 388.9 82.74)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C940)
    (fp_text reference R147 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 750 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 572 "Net-(R147-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64435)
    (at 385.6 85.74)
    (path /5EDD723A/5F2BB4CD/5F308105/617655C3)
    (fp_text reference R148 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 573 "Net-(R148-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6443B)
    (at 396.7 74.04)
    (path /5EDD723A/5F2BB4CD/5F308105/617655DA)
    (fp_text reference R149 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 750 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 574 "Net-(R149-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64441)
    (at 153.62 49.27)
    (path /5EEF3B79/6113FF93)
    (fp_text reference R150 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 49.9 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 575 /Clocking/TRIG_OUT_MUX_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64447)
    (at -17.19 72.12)
    (path /5EDD7150/61296AEB/6129FB37)
    (fp_text reference R151 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22.1K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 576 "Net-(R151-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6444D)
    (at -32.22 87.39)
    (path /5EDD7150/61296AEB/6129FBAA)
    (fp_text reference R152 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22.1K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 577 "Net-(R152-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64453)
    (at -30.29 81.27)
    (path /5EDD7150/61296AEB/612AEE23)
    (fp_text reference R153 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "8.45K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 578 "Net-(R153-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF639D4)
    (at 42 183)
    (path /5EDD723A/5F2B9784/60CAEE8F)
    (fp_text reference D14 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 201 "/Inputs/Left Pods/POD0_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 202 "/Inputs/Left Pods/POD0_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 203 "/Inputs/Left Pods/POD0_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 204 "/Inputs/Left Pods/POD0_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 205 "/Inputs/Left Pods/POD0_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 206 "/Inputs/Left Pods/POD0_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 207 "/Inputs/Left Pods/POD0_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 208 "/Inputs/Left Pods/POD0_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6453D)
    (at -48.71 150.13)
    (path /5EDD7150/61580EA1/61914A59)
    (fp_text reference R192 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 597 /MCU/5V0_GOOD))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64543)
    (at -52.01 152.08)
    (path /5EDD7150/61580EA1/61982161)
    (fp_text reference R193 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 287K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 598 "/Power Supply/Higher voltage rails/5V0_N_FB"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64549)
    (at -3.55 143.43)
    (path /5EDD7150/61580EA1/619833B5)
    (fp_text reference R194 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 598 "/Power Supply/Higher voltage rails/5V0_N_FB"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x3MM_TALL (layer F.Cu) (tedit 5EF1E0CE) (tstamp 5EF64F29)
    (at 378.4 90.8)
    (path /5EE2921B/5FA9CC4D)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U39 (at 0.25 2.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value AT24MAC402-UDFN (at -3.75 -1.1) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 2) (end 1 2) (layer F.SilkS) (width 0.1))
    (fp_line (start -1 -1.5) (end -1 1.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 1 -1.5) (end 1 1.5) (layer F.SilkS) (width 0.1))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.4 1.4) (layers F.Cu F.Mask))
    (pad 1 smd rect (at -0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at 0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 4 smd rect (at 0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 511 "/RGMII PHY/MAC_I2C_SDA"))
    (pad 6 smd rect (at 0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 510 "/RGMII PHY/MAC_I2C_SCL"))
    (pad 7 smd rect (at -0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 8 smd rect (at -0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK25 (layer F.Cu) (tedit 56440006) (tstamp 5EF64551)
    (at -11.59 51.47)
    (path /5EDD7150/61296AEB/61C2F03B)
    (fp_text reference R195 (at 0 7) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK25R005FER (at 0 5.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 4 smd rect (at 1.8 2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 599 "Net-(R195-Pad4)"))
    (pad 2 smd rect (at -1.8 2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad 1 smd rect (at -1.8 -2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 600 "/Power Supply/1.xV rails/1V0_1_SENSE_LO"))
    (pad 3 smd rect (at 1.8 -2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 601 "/Power Supply/1.xV rails/1V0_1_SENSE_HI"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_2512.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK25 (layer F.Cu) (tedit 56440006) (tstamp 5EF64559)
    (at -61.77 80.77)
    (path /5EDD7150/61296AEB/61C14BA1)
    (fp_text reference R196 (at 0 7) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK25R005FER (at 0 5.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 4 smd rect (at 1.8 2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 602 "Net-(R196-Pad4)"))
    (pad 2 smd rect (at -1.8 2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (pad 1 smd rect (at -1.8 -2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 603 "/Power Supply/1.xV rails/1V0_2_SENSE_LO"))
    (pad 3 smd rect (at 1.8 -2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 604 "/Power Supply/1.xV rails/1V0_2_SENSE_HI"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_2512.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK25 (layer F.Cu) (tedit 56440006) (tstamp 5EF64561)
    (at -67.77 80.77)
    (path /5EDD7150/61296AEB/61B988FC)
    (fp_text reference R197 (at 0 7) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK25R005FER (at 0 5.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 4 smd rect (at 1.8 2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 605 "Net-(R197-Pad4)"))
    (pad 2 smd rect (at -1.8 2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 1 smd rect (at -1.8 -2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 606 "/Power Supply/1.xV rails/1V5_SENSE_LO"))
    (pad 3 smd rect (at 1.8 -2.15) (size 1.4 3.3) (layers F.Cu F.Paste F.Mask)
      (net 607 "/Power Supply/1.xV rails/1V5_SENSE_HI"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_2512.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:OHMITE_LVK12 (layer F.Cu) (tedit 5642E860) (tstamp 5EF64569)
    (at -68.02 86.82)
    (path /5EDD7150/61296AEB/61B03330)
    (fp_text reference R198 (at 0 4.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LVK12R012FER (at 0 2.75) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 1 smd rect (at -1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 608 "/Power Supply/1.xV rails/1V2_SENSE_LO"))
    (pad 3 smd rect (at 1.375 -0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 609 "/Power Supply/1.xV rails/1V2_SENSE_HI"))
    (pad 4 smd rect (at 1.375 0.7) (size 1.75 1.1) (layers F.Cu F.Paste F.Mask)
      (net 89 "Net-(C327-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:FIDUCIAL_1MM (layer F.Cu) (tedit 5EF2194F) (tstamp 5EF63BF5)
    (at 336.97 178.87)
    (path /624ECFC1)
    (fp_text reference FID4 (at 0 2) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FIDUCIAL (at 0.1 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1 1) (layers F.Cu F.Mask)
      (solder_mask_margin 1) (clearance 1))
  )

  (module azonenberg_pcb:FIDUCIAL_1MM (layer F.Cu) (tedit 5EF2194F) (tstamp 5EF63BFA)
    (at 329.97 185.87)
    (path /624ECFCC)
    (fp_text reference FID5 (at 0 2) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FIDUCIAL (at 0.1 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1 1) (layers F.Cu F.Mask)
      (solder_mask_margin 1) (clearance 1))
  )

  (module azonenberg_pcb:FIDUCIAL_1MM (layer F.Cu) (tedit 5EF2194F) (tstamp 5EF63BFF)
    (at 322.97 192.87)
    (path /624ECFD7)
    (fp_text reference FID6 (at 0 2) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FIDUCIAL (at 0.1 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1 1) (layers F.Cu F.Mask)
      (solder_mask_margin 1) (clearance 1))
  )

  (module azonenberg_pcb:BNX003-11 (layer F.Cu) (tedit 5EF1DD31) (tstamp 5EF63C09)
    (at -9.3 115.7)
    (path /5EDD7150/611CBEBF/611CD6A1)
    (fp_text reference FL1 (at 0.025 6.375) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value BNX003-11 (at 0.025 5.375) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 4 thru_hole circle (at 5 0) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 4 thru_hole circle (at 0 0) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 2.5 2.5) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask)
      (net 24 "/Power Supply/Intermediate and Standby Rails/VIN_FILT"))
    (pad 4 thru_hole circle (at -2.5 2.5) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 1 thru_hole circle (at 2.5 -2.5) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask)
      (net 325 "/Power Supply/Intermediate and Standby Rails/VIN_FUSED"))
    (pad 3 thru_hole circle (at -2.5 -2.5) (size 1.8 1.8) (drill 1.2) (layers *.Cu *.Mask)
      (net 351 "/Power Supply/Intermediate and Standby Rails/GND_IN"))
    (model ":datasheets:Murata/EMI filter/2090116.1.1.wrl"
      (offset (xyz 2.5 2.5 0))
      (scale (xyz 393.7 393.7 393.7))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:XILINX_JTAG_PTH_MOLEX_0878311420 (layer F.Cu) (tedit 5DE10E60) (tstamp 5EF63C20)
    (at -22.029999 189.980001)
    (path /5EDD71A3/5EFC91BD)
    (fp_text reference J1 (at 0 -4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value XILINX_JTAG (at 0 3.4) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8.5 3) (end 2 3) (layer F.SilkS) (width 0.3))
    (fp_line (start 8.5 -3) (end 8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start -2 3) (end -8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start -8.5 -3) (end -8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start 8.5 -3) (end -8.5 -3) (layer F.SilkS) (width 0.3))
    (pad 14 thru_hole circle (at 6 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 352 /MCU/STM_RST_J))
    (pad 13 thru_hole circle (at 6 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 12 thru_hole circle (at 4 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 11 thru_hole circle (at 4 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 10 thru_hole circle (at 2 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 353 /MCU/STM_TDI))
    (pad 9 thru_hole circle (at 2 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 8 thru_hole circle (at 0 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 354 /MCU/STM_TDO))
    (pad 7 thru_hole circle (at 0 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 6 thru_hole circle (at -2 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 355 /MCU/STM_TCK))
    (pad 5 thru_hole circle (at -2 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 4 thru_hole circle (at -4 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 356 /MCU/STM_TMS))
    (pad 3 thru_hole circle (at -4 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 2 thru_hole circle (at -6 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 45 /3V3_SB))
    (pad 1 thru_hole circle (at -6 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/conn_strip/vasch_strip_7x2.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.78 0.78 0.78))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF65133)
    (at -6.65 142.755001)
    (path /5EDD7150/61580EA1/617FA7F1)
    (fp_text reference U65 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value MIC2605 (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 447 "Net-(L7-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 593 "Net-(R188-Pad2)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 98 "Net-(C384-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 672 /MCU/VBACKLIGHT_EN))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 97 "Net-(C383-Pad1)"))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 99 "Net-(C385-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BB7)
    (at 397.25 112.12)
    (path /5EDD723A/619CBBFF)
    (fp_text reference FB17 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 341 "/Inputs/Pod Power/P7_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 342 "/Inputs/Right Pods/P7_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BBD)
    (at 381.1 135.37)
    (path /5EDD723A/619CBE83)
    (fp_text reference FB18 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 343 "/Inputs/Pod Power/P8_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 344 "/Inputs/Right Pods/P8_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BC3)
    (at 397.25 119.22)
    (path /5EDD723A/619CC12A)
    (fp_text reference FB19 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 345 "/Inputs/Pod Power/P9_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 346 "/Inputs/Right Pods/P9_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BC9)
    (at 407.45 112.12)
    (path /5EDD723A/619CC3A8)
    (fp_text reference FB20 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 347 "/Inputs/Pod Power/P10_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 348 "/Inputs/Right Pods/P10_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BCF)
    (at 391.3 135.37)
    (path /5EDD723A/619CC6A1)
    (fp_text reference FB21 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 349 "/Inputs/Pod Power/P11_12V0"))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 350 "/Inputs/Right Pods/P11_12V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63454)
    (at 157.61 43.42)
    (path /5EEF3B79/607BAB55)
    (fp_text reference C231 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 48 /Clocking/CLK_OCXO_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 49 /Clocking/CLK_OCXO_AC_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6345A)
    (at 140.57 47.77)
    (path /5EEF3B79/607BB030)
    (fp_text reference C232 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 50 /Clocking/CLK_OCXO_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 51 /Clocking/CLK_OCXO_AC_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63460)
    (at 146.72 53.67)
    (path /5EEF3B79/607C0362)
    (fp_text reference C233 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 52 /Clocking/REF_IN_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 53 /Clocking/REF_IN_AC_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6337C)
    (at 323.08 59.07)
    (path /5EDD71F2/6013D798)
    (fp_text reference C195 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63382)
    (at 304.38 64.92)
    (path /5EDD71F2/601D097E)
    (fp_text reference C196 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63388)
    (at 308.98 71.07)
    (path /5EDD71F2/601E35C1)
    (fp_text reference C197 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633A0)
    (at 318.08 60.57)
    (path /5EDD71F2/601E3C2F)
    (fp_text reference C201 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633A6)
    (at 308.98 72.57)
    (path /5EDD71F2/601EC9D3)
    (fp_text reference C202 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF633AC)
    (at 373.1 61.63)
    (path /5EEF3B79/5F303230/60304F96)
    (fp_text reference C203 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 43 "/Clocking/Trigger and Reference Inputs/REF_IN_ATTEN"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 44 "/Clocking/Trigger and Reference Inputs/REF_IN_AC"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BD5)
    (at 329.56 25.68)
    (path /5EF1FA37/5FD654BF)
    (fp_text reference FB22 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BDB)
    (at 321.46 32.98)
    (path /5EF1FA37/5FD887CC)
    (fp_text reference FB23 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_2220_INDUCTOR (layer F.Cu) (tedit 5EF14F67) (tstamp 5EF63BE1)
    (at 311.26 32.98)
    (path /5EF1FA37/5FD9A0C6)
    (fp_text reference FB24 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 300R (at 0 7.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad 1 smd rect (at -3.065 0) (size 3.07 6.1) (layers F.Cu F.Paste F.Mask)
      (net 36 "/FPGA Support/GTX_1V8"))
    (model :walter:smd_cap/c_2220.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:FIDUCIAL_1MM (layer F.Cu) (tedit 5EF2194F) (tstamp 5EF63BE6)
    (at 329.97 187.87)
    (path /624E5666)
    (fp_text reference FID1 (at 0 2) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FIDUCIAL (at 0.1 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1 1) (layers F.Cu F.Mask)
      (solder_mask_margin 1) (clearance 1))
  )

  (module azonenberg_pcb:FIDUCIAL_1MM (layer F.Cu) (tedit 5EF2194F) (tstamp 5EF63BEB)
    (at 324.97 192.87)
    (path /624E80D4)
    (fp_text reference FID2 (at 0 2) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FIDUCIAL (at 0.1 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1 1) (layers F.Cu F.Mask)
      (solder_mask_margin 1) (clearance 1))
  )

  (module azonenberg_pcb:FIDUCIAL_1MM (layer F.Cu) (tedit 5EF2194F) (tstamp 5EF63BF0)
    (at 322.97 194.87)
    (path /624EA953)
    (fp_text reference FID3 (at 0 2) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value FIDUCIAL (at 0.1 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd circle (at 0 0) (size 1 1) (layers F.Cu F.Mask)
      (solder_mask_margin 1) (clearance 1))
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F60)
    (at -15.1 178.33)
    (path /5EDD723A/5F0BA462/5F0B1DD0)
    (fp_text reference C21 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(C21-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630B6)
    (at 395.8 69.54)
    (path /5EDD723A/5F2BB4CD/5F308105/616D89F4)
    (fp_text reference C78 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF637EC)
    (at -56.63 144.31507)
    (path /5EDD7150/61580EA1/61813406)
    (fp_text reference C382 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "2.2 uF 50V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF637F2)
    (at -82.6 142.8)
    (path /5EDD7150/61580EA1/617FB390)
    (fp_text reference C383 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF 50V" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 97 "Net-(C383-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF637F8)
    (at -56.61 154.33)
    (path /5EDD7150/61580EA1/617FDC2D)
    (fp_text reference C384 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF 50V" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 98 "Net-(C384-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF637FE)
    (at -51.63 144.31507)
    (path /5EDD7150/61580EA1/61802C64)
    (fp_text reference C385 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "2.2 uF 50V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 99 "Net-(C385-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630B0)
    (at 385.2 79.74)
    (path /5EDD723A/5F2BB4CD/5F308105/616C9C4A)
    (fp_text reference C77 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631FC)
    (at 282.25 58.1 270)
    (path /5EE2921B/5FA5F959)
    (fp_text reference C131 (at -2.3 0 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 26 "/RGMII PHY/A1V2"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635CA)
    (at 149.91 54.87)
    (path /5EEF3B79/60F6FAD3)
    (fp_text reference C291 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 80 /Clocking/VCC_CLK45))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635D0)
    (at 155.02 53.77)
    (path /5EEF3B79/60F48ED2)
    (fp_text reference C292 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 81 /Clocking/VCXO_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 82 /Clocking/VCXO_AC_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63804)
    (at -11 143.98507)
    (path /5EDD7150/61580EA1/619266F4)
    (fp_text reference C386 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6380A)
    (at -55.76 151.46507)
    (path /5EDD7150/61580EA1/6191D244)
    (fp_text reference C387 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 100 "Net-(C387-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63810)
    (at -56.63 141.06507)
    (path /5EDD7150/61580EA1/6191DAC5)
    (fp_text reference C388 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 100 "Net-(C387-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63816)
    (at 3.24 147.68)
    (path /5EDD7150/61580EA1/61966C1F)
    (fp_text reference C389 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF636F6)
    (at -23.22 119.65507)
    (path /5EDD7150/611CBEBF/6160EA15)
    (fp_text reference C341 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 92 "Net-(C340-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF636FC)
    (at -16 143.98507)
    (path /5EDD7150/61580EA1/615D7A61)
    (fp_text reference C342 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63702)
    (at -75.26 148.76507)
    (path /5EDD7150/61580EA1/615F3333)
    (fp_text reference C343 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63708)
    (at -65.76 154.26507)
    (path /5EDD7150/61580EA1/61606B66)
    (fp_text reference C344 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF632F2)
    (at 307.68 63.12)
    (path /5EDD71F2/60146F71)
    (fp_text reference C172 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF632F8)
    (at 320.58 60.57)
    (path /5EDD71F2/601A3437)
    (fp_text reference C173 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64216)
    (at 336.41 36.38)
    (path /5EF1FA37/5FEECA55)
    (fp_text reference R57 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 516 /K7_RST_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6421C)
    (at 343.06 29.08)
    (path /5EF1FA37/5FF4DDF6)
    (fp_text reference R58 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 517 /K7_QSPI_DQ1))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 518 "Net-(R58-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64222)
    (at 341.11 32.48)
    (path /5EF1FA37/5FF4F429)
    (fp_text reference R59 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 519 /K7_QSPI_DQ2))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 520 "Net-(R59-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64228)
    (at 339.71 34.28)
    (path /5EF1FA37/5FF61824)
    (fp_text reference R60 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 521 "Net-(R60-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 522 /K7_QSPI_DQ3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6422E)
    (at 336.21 37.88)
    (path /5EF1FA37/5FF64744)
    (fp_text reference R61 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 523 "Net-(R61-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 524 /K7_QSPI_DQ0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64234)
    (at 303.98 69.87)
    (path /5EDD71F2/60112B94)
    (fp_text reference R62 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 80 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 525 "Net-(R62-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6423A)
    (at 307.28 66.57)
    (path /5EDD71F2/600F8362)
    (fp_text reference R63 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 80 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 526 "Net-(R63-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64240)
    (at 315.58 60.57)
    (path /5EDD71F2/60115E21)
    (fp_text reference R64 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 80 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 527 "Net-(R64-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_MURATA_OKL-T3-W12 (layer F.Cu) (tedit 5C8C8D11) (tstamp 5EF650E3)
    (at 54 115)
    (path /5EDD7150/61580EA1/615D7A4E)
    (fp_text reference U61 (at 0 7.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value OKL-T/3-W12P-C (at 0 10.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -3.43 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 3 smd rect (at 1.14 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 4 smd rect (at 4.57 -3.43) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 93 "Net-(C345-Pad1)"))
    (pad 5 smd rect (at 4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 11 smd rect (at 4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 586 "Net-(R175-Pad1)"))
    (pad 12 smd rect (at 2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at 0 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at -4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at -4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 684 /MCU/2V5_GOOD))
    (pad 1 smd rect (at -4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 456 "/Power Supply/Higher voltage rails/2V5_EN_SHIFT"))
    (model :datasheets:Murata/POL/mps_dcdc_okl_t3_a.step
      (offset (xyz 0 0 1.7))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_AMPHENOL_901_10511_3 (layer F.Cu) (tedit 5EC13C71) (tstamp 5EF63DFA)
    (at 133.020001 23 270)
    (path /5EEF3B79/5F303230/60321CDF)
    (fp_text reference J13 (at 0 6.1 90) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 901-10511-3 (at 0 7.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.8 -3.65) (end -2.8 3.65) (layer Dwgs.User) (width 0.05))
    (pad ~ smd rect (at -2.05 0 270) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 0 1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 -1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 0 0 270) (size 5.6 0.3) (layers F.Cu F.Mask)
      (net 394 "/Clocking/Trigger and Reference Inputs/REFCLK_IN"))
    (model :datasheets:Amphenol/SMA/901-10511-3.step
      (offset (xyz -12 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_AMPHENOL_901_10511_3 (layer F.Cu) (tedit 5EC13C71) (tstamp 5EF63E03)
    (at 193 23 270)
    (path /5EEF3B79/5F303230/5F0401D6)
    (fp_text reference J14 (at 0 6.1 90) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 901-10511-3 (at 0 7.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.8 -3.65) (end -2.8 3.65) (layer Dwgs.User) (width 0.05))
    (pad ~ smd rect (at -2.05 0 270) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 0 1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 -1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 0 0 270) (size 5.6 0.3) (layers F.Cu F.Mask)
      (net 395 "/Clocking/Trigger and Reference Inputs/PPS_IN"))
    (model :datasheets:Amphenol/SMA/901-10511-3.step
      (offset (xyz -12 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F013F63)
    (at 39 200)
    (path /5EDD723A/5F2B9784/5F818C59)
    (fp_text reference J15 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 201 "/Inputs/Left Pods/POD0_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 209 "/Inputs/Left Pods/POD0_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 202 "/Inputs/Left Pods/POD0_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 210 "/Inputs/Left Pods/POD0_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 203 "/Inputs/Left Pods/POD0_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 211 "/Inputs/Left Pods/POD0_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 204 "/Inputs/Left Pods/POD0_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 212 "/Inputs/Left Pods/POD0_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 328 "/Inputs/Left Pods/P0_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 328 "/Inputs/Left Pods/P0_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 328 "/Inputs/Left Pods/P0_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 396 "/Inputs/Left Pods/P0_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 328 "/Inputs/Left Pods/P0_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 397 /Inputs/P0_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 328 "/Inputs/Left Pods/P0_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 398 /Inputs/P0_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 205 "/Inputs/Left Pods/POD0_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 213 "/Inputs/Left Pods/POD0_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 206 "/Inputs/Left Pods/POD0_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 214 "/Inputs/Left Pods/POD0_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 207 "/Inputs/Left Pods/POD0_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 215 "/Inputs/Left Pods/POD0_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 208 "/Inputs/Left Pods/POD0_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 216 "/Inputs/Left Pods/POD0_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:XILINX_JTAG_PTH_MOLEX_0878311420 (layer F.Cu) (tedit 5DE10E60) (tstamp 5EF63DCC)
    (at 315.310001 25.780001)
    (path /5EF1FA37/5EFC9A56)
    (fp_text reference J10 (at 0 -4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value XILINX_JTAG (at 0 3.4) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8.5 3) (end 2 3) (layer F.SilkS) (width 0.3))
    (fp_line (start 8.5 -3) (end 8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start -2 3) (end -8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start -8.5 -3) (end -8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start 8.5 -3) (end -8.5 -3) (layer F.SilkS) (width 0.3))
    (pad 14 thru_hole circle (at 6 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 13 thru_hole circle (at 6 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 12 thru_hole circle (at 4 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 11 thru_hole circle (at 4 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 10 thru_hole circle (at 2 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 379 "/FPGA Support/K7_TDI"))
    (pad 9 thru_hole circle (at 2 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 8 thru_hole circle (at 0 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 380 "/FPGA Support/K7_TDO"))
    (pad 7 thru_hole circle (at 0 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 6 thru_hole circle (at -2 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 381 "/FPGA Support/K7_TCK"))
    (pad 5 thru_hole circle (at -2 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 4 thru_hole circle (at -4 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 382 "/FPGA Support/K7_TMS"))
    (pad 3 thru_hole circle (at -4 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 2 thru_hole circle (at -6 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 2 /3V3))
    (pad 1 thru_hole circle (at -6 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/conn_strip/vasch_strip_7x2.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.78 0.78 0.78))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_BELFUSE_0826_1G1T_23_F (layer F.Cu) (tedit 54A5C6A3) (tstamp 5EF63DE8)
    (at 281 31)
    (path /5EE2921B/5F03017D)
    (fp_text reference J11 (at 0 -7) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value BEL_FUSE_0826-1G1T-23-F (at 0 -6) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -9 -11) (end -9 22) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 22) (end 9 22) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 22) (end 9 -11) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -11) (end -9 -11) (layer F.SilkS) (width 0.15))
    (pad 16 thru_hole circle (at 6.095 20.32) (size 1.4 1.4) (drill 1.14) (layers *.Cu *.Mask F.SilkS)
      (net 921 "Net-(J11-Pad16)"))
    (pad 15 thru_hole circle (at 3.555 20.32) (size 1.4 1.4) (drill 1.14) (layers *.Cu *.Mask F.SilkS)
      (net 383 "/RGMII PHY/ETH_LED2_N"))
    (pad 14 thru_hole circle (at -3.555 20.32) (size 1.4 1.4) (drill 1.14) (layers *.Cu *.Mask F.SilkS)
      (net 922 "Net-(J11-Pad14)"))
    (pad 13 thru_hole circle (at -6.095 20.32) (size 1.4 1.4) (drill 1.14) (layers *.Cu *.Mask F.SilkS)
      (net 384 "/RGMII PHY/ETH_LED1_N"))
    (pad 12 thru_hole circle (at 6.095 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 28 "/RGMII PHY/ETH_A_TAP"))
    (pad 11 thru_hole circle (at 4.065 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 385 "/RGMII PHY/ETH_A_P"))
    (pad 10 thru_hole circle (at 2.035 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 386 "/RGMII PHY/ETH_A_N"))
    (pad 9 thru_hole circle (at -2.035 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 388 "/RGMII PHY/ETH_D_P"))
    (pad 8 thru_hole circle (at -4.065 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 387 "/RGMII PHY/ETH_D_N"))
    (pad 7 thru_hole circle (at -6.095 17.78) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 31 "/RGMII PHY/ETH_D_TAP"))
    (pad 6 thru_hole circle (at 5.075 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 29 "/RGMII PHY/ETH_B_TAP"))
    (pad 5 thru_hole circle (at 3.045 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 390 "/RGMII PHY/ETH_B_P"))
    (pad 4 thru_hole circle (at 1.015 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 389 "/RGMII PHY/ETH_B_N"))
    (pad 3 thru_hole circle (at -1.015 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 391 "/RGMII PHY/ETH_C_P"))
    (pad 2 thru_hole circle (at -3.045 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 392 "/RGMII PHY/ETH_C_N"))
    (pad 1 thru_hole circle (at -5.075 15.24) (size 1.25 1.25) (drill 0.89) (layers *.Cu *.Mask F.SilkS)
      (net 30 "/RGMII PHY/ETH_C_TAP"))
    (pad 17 thru_hole circle (at -8.065 -3.18) (size 2 2) (drill 1.57) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad 17 thru_hole circle (at 8.065 -3.18) (size 2 2) (drill 1.57) (layers *.Cu *.Mask F.SilkS)
      (net 1 /GND))
    (pad "" np_thru_hole circle (at 6.35 0) (size 3.25 3.25) (drill 3.25) (layers *.Cu *.Mask F.SilkS))
    (pad "" np_thru_hole circle (at -6.35 0) (size 3.25 3.25) (drill 3.25) (layers *.Cu *.Mask F.SilkS))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/conn_pc/rj45-led-5-6605758-4.wrl
      (offset (xyz 0 -5.079999923706055 0))
      (scale (xyz 1 1.5 1))
      (rotate (xyz 0 0 180))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF636DE)
    (at -6.79 52.22)
    (path /5EDD7150/61296AEB/614918CD)
    (fp_text reference C337 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF636E4)
    (at -6.94 54.42)
    (path /5EDD7150/61296AEB/614BBE92)
    (fp_text reference C338 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF636EA)
    (at -35.42 113.65507)
    (path /5EDD7150/611CBEBF/6160EA07)
    (fp_text reference C339 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF636F0)
    (at -31.12 113.02)
    (path /5EDD7150/611CBEBF/6160EA0F)
    (fp_text reference C340 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 92 "Net-(C340-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6384C)
    (at -51.21 153.58)
    (path /5EDD7150/61580EA1/61A7193D)
    (fp_text reference C398 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63852)
    (at -79.7 142.65)
    (path /5EDD7150/61580EA1/61A80B0F)
    (fp_text reference C399 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63858)
    (at -48.71 151.63)
    (path /5EDD7150/61580EA1/61A9B1A0)
    (fp_text reference C400 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6385E)
    (at 10.34 144.98)
    (path /5EDD7150/61580EA1/61AB3885)
    (fp_text reference C401 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64B8C)
    (at -25.349999 170.43)
    (path /5EDD723A/5F0BA462/5F128C64)
    (fp_text reference U5 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 301 "/Inputs/Pod Power/P0_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 327 "/Inputs/Pod Power/P0_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 327 "/Inputs/Pod Power/P0_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 874 "/Inputs/Pod Power/P0_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF638F3)
    (at 197 183)
    (path /5EDD723A/5F2BB4CD/60BF2844)
    (fp_text reference D5 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 129 "/Inputs/Right Pods/POD7_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 130 "/Inputs/Right Pods/POD7_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 131 "/Inputs/Right Pods/POD7_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Inputs/Right Pods/POD7_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 133 "/Inputs/Right Pods/POD7_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 134 "/Inputs/Right Pods/POD7_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 135 "/Inputs/Right Pods/POD7_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 136 "/Inputs/Right Pods/POD7_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF65174)
    (at -50.98 147.505001)
    (path /5EDD7150/61580EA1/6195A9FA)
    (fp_text reference U68 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LM27761 (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 102 "Net-(C390-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 101 "Net-(C390-Pad2)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 681 /MCU/5V0_N_EN))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 598 "/Power Supply/Higher voltage rails/5V0_N_FB"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 103 "Net-(C392-Pad1)"))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:MODULE_MURATA_OKL-T3-W12 (layer F.Cu) (tedit 5C8C8D11) (tstamp 5EF650D3)
    (at 46 99)
    (path /5EDD7150/611CBEBF/6160E9F5)
    (fp_text reference U60 (at 0 7.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value OKL-T/3-W12P-C (at 0 10.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -3.43 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 3 smd rect (at 1.14 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 4 smd rect (at 4.57 -3.43) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 92 "Net-(C340-Pad1)"))
    (pad 5 smd rect (at 4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 11 smd rect (at 4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 584 "Net-(R171-Pad1)"))
    (pad 12 smd rect (at 2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at 0 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at -4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at -4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 585 "/Power Supply/Intermediate and Standby Rails/3V3_SB_GOOD"))
    (pad 1 smd rect (at -4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :datasheets:Murata/POL/mps_dcdc_okl_t3_a.step
      (offset (xyz 0 0 1.7))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630BC)
    (at 398.3 69.54)
    (path /5EDD723A/5F2BB4CD/5F308105/616C0EBC)
    (fp_text reference C79 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63134)
    (at 383.1 85.74)
    (path /5EDD723A/5F2BB4CD/5F308105/5F3821E5)
    (fp_text reference C99 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6313A)
    (at 393.9 82.44)
    (path /5EDD723A/5F2BB4CD/5F308105/5F38227C)
    (fp_text reference C100 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F013EBE)
    (at 237 200)
    (path /5EDD723A/5F2BB4CD/5F3F3BAF)
    (fp_text reference J6 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 153 "/Inputs/Right Pods/POD9_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 161 "/Inputs/Right Pods/POD9_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 154 "/Inputs/Right Pods/POD9_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 162 "/Inputs/Right Pods/POD9_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 155 "/Inputs/Right Pods/POD9_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 163 "/Inputs/Right Pods/POD9_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 156 "/Inputs/Right Pods/POD9_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 164 "/Inputs/Right Pods/POD9_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 346 "/Inputs/Right Pods/P9_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 346 "/Inputs/Right Pods/P9_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 346 "/Inputs/Right Pods/P9_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 370 "/Inputs/Pod Power/P9_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 346 "/Inputs/Right Pods/P9_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 371 /Inputs/P9_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 346 "/Inputs/Right Pods/P9_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 372 /Inputs/P9_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 157 "/Inputs/Right Pods/POD9_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 165 "/Inputs/Right Pods/POD9_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 158 "/Inputs/Right Pods/POD9_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 166 "/Inputs/Right Pods/POD9_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 159 "/Inputs/Right Pods/POD9_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 167 "/Inputs/Right Pods/POD9_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 160 "/Inputs/Right Pods/POD9_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 168 "/Inputs/Right Pods/POD9_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:MODULE_MURATA_OKL-T3-W12 (layer F.Cu) (tedit 5C8C8D11) (tstamp 5EF65097)
    (at 46 83)
    (path /5EDD7150/61296AEB/6137EAAC)
    (fp_text reference U57 (at 0 7.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value OKL-T/3-W12P-C (at 0 10.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -3.43 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 3 smd rect (at 1.14 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 4 smd rect (at 4.57 -3.43) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 89 "Net-(C327-Pad1)"))
    (pad 5 smd rect (at 4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 11 smd rect (at 4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 582 "Net-(R167-Pad1)"))
    (pad 12 smd rect (at 2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at 0 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at -4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at -4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 709 /MCU/1V2_GOOD))
    (pad 1 smd rect (at -4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 452 "/Power Supply/1.xV rails/1V2_EN_SHIFT"))
    (model :datasheets:Murata/POL/mps_dcdc_okl_t3_a.step
      (offset (xyz 0 0 1.7))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_1.27MM_6x5MM (layer F.Cu) (tedit 54AFB9A1) (tstamp 5EF64E29)
    (at 338.235001 26.03)
    (path /5EF1FA37/5EFDEE77)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U34 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value S25FL128LAGNFV010 (at 0 5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -2.5 -3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3) (end -3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -2.5 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 3) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end 3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 4 3.4) (layers F.Cu F.Mask))
    (pad 4 smd rect (at 1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at 0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 520 "Net-(R59-Pad1)"))
    (pad 2 smd rect (at -0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 518 "Net-(R58-Pad1)"))
    (pad 1 smd rect (at -1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 725 /K7_QSPI_CS_N))
    (pad 5 smd rect (at 1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 523 "Net-(R61-Pad2)"))
    (pad 6 smd rect (at 0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 513 "/FPGA Support/K7_QSPI_SCK"))
    (pad 7 smd rect (at -0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 521 "Net-(R60-Pad2)"))
    (pad 8 smd rect (at -1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_48_0.5MM_7x7MM (layer F.Cu) (tedit 54AFB938) (tstamp 5EF64E70)
    (at 281 61 270)
    (path /5EE2921B/5F02EB8B)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U35 (at -4.5 3.6 180) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value KSZ9031RN (at 0.4 5.75 90) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -3 -3.75) (end -3.75 -3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3.75) (end 3.75 -3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 -3.75) (end 3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3) (end -3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3.75) (end -3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3) (end 3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3.75) (end 3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 1 1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 0 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 0 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 1 -1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 -1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -1 -1 270) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0 270) (size 3 3) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 25 smd rect (at 3.4 2.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 718 "/RGMII PHY/RGMII_TX_EN"))
    (pad 26 smd rect (at 3.4 2.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 27 smd rect (at 3.4 1.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 501 "Net-(R42-Pad2)"))
    (pad 29 smd rect (at 3.4 0.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 28 smd rect (at 3.4 1.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 502 "Net-(R43-Pad2)"))
    (pad 30 smd rect (at 3.4 0.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 31 smd rect (at 3.4 -0.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 503 "Net-(R44-Pad2)"))
    (pad 32 smd rect (at 3.4 -0.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 504 "Net-(R45-Pad2)"))
    (pad 33 smd rect (at 3.4 -1.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 505 "Net-(R46-Pad2)"))
    (pad 34 smd rect (at 3.4 -1.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 35 smd rect (at 3.4 -2.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 506 "Net-(R47-Pad2)"))
    (pad 36 smd rect (at 3.4 -2.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 726 "/RGMII PHY/RGMII_MDC"))
    (pad 12 smd rect (at -3.4 2.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 25 "/RGMII PHY/A3V3"))
    (pad 11 smd rect (at -3.4 2.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 387 "/RGMII PHY/ETH_D_N"))
    (pad 10 smd rect (at -3.4 1.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 388 "/RGMII PHY/ETH_D_P"))
    (pad 9 smd rect (at -3.4 1.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 26 "/RGMII PHY/A1V2"))
    (pad 8 smd rect (at -3.4 0.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 392 "/RGMII PHY/ETH_C_N"))
    (pad 7 smd rect (at -3.4 0.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 391 "/RGMII PHY/ETH_C_P"))
    (pad 6 smd rect (at -3.4 -0.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 389 "/RGMII PHY/ETH_B_N"))
    (pad 5 smd rect (at -3.4 -0.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 390 "/RGMII PHY/ETH_B_P"))
    (pad 4 smd rect (at -3.4 -1.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 26 "/RGMII PHY/A1V2"))
    (pad 3 smd rect (at -3.4 -1.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 386 "/RGMII PHY/ETH_A_N"))
    (pad 2 smd rect (at -3.4 -2.25) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 385 "/RGMII PHY/ETH_A_P"))
    (pad 1 smd rect (at -3.4 -2.75) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 25 "/RGMII PHY/A3V3"))
    (pad 13 smd rect (at -2.75 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 14 smd rect (at -2.25 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 15 smd rect (at -1.75 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 383 "/RGMII PHY/ETH_LED2_N"))
    (pad 16 smd rect (at -1.25 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 17 smd rect (at -0.75 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 384 "/RGMII PHY/ETH_LED1_N"))
    (pad 18 smd rect (at -0.25 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 19 smd rect (at 0.25 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 721 "/RGMII PHY/RGMII_TXD0"))
    (pad 20 smd rect (at 0.75 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 719 "/RGMII PHY/RGMII_TXD1"))
    (pad 21 smd rect (at 1.25 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 722 "/RGMII PHY/RGMII_TXD2"))
    (pad 22 smd rect (at 1.75 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 720 "/RGMII PHY/RGMII_TXD3"))
    (pad 23 smd rect (at 2.25 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 24 smd rect (at 2.75 3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 920 "/RGMII PHY/RGMII_TX_CLK"))
    (pad 37 smd rect (at 2.75 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 509 "/RGMII PHY/RGMII_MDIO"))
    (pad 38 smd rect (at 2.25 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 39 smd rect (at 1.75 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 40 smd rect (at 1.25 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 41 smd rect (at 0.75 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 507 "Net-(R48-Pad2)"))
    (pad 42 smd rect (at 0.25 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 724 "/RGMII PHY/RGMII_RST_N"))
    (pad 43 smd rect (at -0.25 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 44 smd rect (at -0.75 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 27 "/RGMII PHY/A1V2_PLL"))
    (pad 45 smd rect (at -1.25 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 46 smd rect (at -1.75 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 903 /Clocking/ETH_REFCLK))
    (pad 47 smd rect (at -2.25 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 48 smd rect (at -2.75 -3.4 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 508 "Net-(R49-Pad2)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/lfcsp-48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:QFN_64_0.5MM_9x9MM (layer F.Cu) (tedit 55A6D655) (tstamp 5EF64EBF)
    (at 147.735001 43.195001)
    (path /5EEF3B79/5EF9E8C0)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U36 (at 0 -5.95) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value LMK04806B (at 0 -8.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (fp_line (start -4 -4.75) (end -4.75 -4.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.75 -4.75) (end -4.75 -4) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.75 -4) (end -4 -4.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 4 -4.75) (end 4.75 -4.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.75 -4.75) (end 4.75 -4) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.75 -4) (end 4.75 -4.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.75 4) (end -4.75 4.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -4.75 4.75) (end -4 4.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.75 4) (end 4.75 4.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.75 4.75) (end 4 4.75) (layer F.SilkS) (width 0.15))
    (pad 64 smd rect (at -3.75 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 79 /Clocking/VCC_CLK89))
    (pad 63 smd rect (at -3.25 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 641 /PLL_STATUS_CLKIN1))
    (pad 62 smd rect (at -2.75 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 698 /PLL_STATUS_CLKIN0))
    (pad 61 smd rect (at -2.25 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 60 smd rect (at -1.75 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 59 smd rect (at -1.25 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 58 smd rect (at -0.75 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 903 /Clocking/ETH_REFCLK))
    (pad 57 smd rect (at -0.25 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 87 /Clocking/VCC_CLK67))
    (pad 56 smd rect (at 0.25 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 55 smd rect (at 0.75 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 54 smd rect (at 1.25 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 71 /Clocking/XG_REFCLK_N))
    (pad 53 smd rect (at 1.75 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 69 /Clocking/XG_REFCLK_P))
    (pad 52 smd rect (at 2.25 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 79 /Clocking/VCC_CLK89))
    (pad 51 smd rect (at 2.75 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 416 /Clocking/REF_OUT))
    (pad 50 smd rect (at 3.25 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 49 smd rect (at 3.75 -4.45 270) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 415 /Clocking/REF_OUT_N))
    (pad 48 smd rect (at 4.45 -3.75 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 414 /Clocking/REF_OUT_P))
    (pad 47 smd rect (at 4.45 -3.25 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 87 /Clocking/VCC_CLK67))
    (pad 46 smd rect (at 4.45 -2.75 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 558 /PLL_SPI_DATA))
    (pad 45 smd rect (at 4.45 -2.25 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 646 /PLL_SPI_CLK))
    (pad 44 smd rect (at 4.45 -1.75 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 651 /PLL_SPI_LE))
    (pad 43 smd rect (at 4.45 -1.25 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 42 smd rect (at 4.45 -0.75 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 75 /Clocking/VCP2))
    (pad 41 smd rect (at 4.45 -0.25 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 86 /Clocking/VCC_PLL2))
    (pad 40 smd rect (at 4.45 0.25 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 39 smd rect (at 4.45 0.75 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 38 smd rect (at 4.45 1.25 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 37 smd rect (at 4.45 1.75 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 84 /Clocking/VCXO_AC_N))
    (pad 36 smd rect (at 4.45 2.25 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 82 /Clocking/VCXO_AC_P))
    (pad 35 smd rect (at 4.45 2.75 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 85 /Clocking/VCC_PLL1))
    (pad 34 smd rect (at 4.45 3.25 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 74 /Clocking/VCP1))
    (pad 33 smd rect (at 4.45 3.75 180) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 682 /PLL_STATUS_LD))
    (pad 32 smd rect (at 3.75 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 31 smd rect (at 3.25 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 30 smd rect (at 2.75 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 29 smd rect (at 2.25 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 51 /Clocking/CLK_OCXO_AC_N))
    (pad 28 smd rect (at 1.75 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 49 /Clocking/CLK_OCXO_AC_P))
    (pad 27 smd rect (at 1.25 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 647 /PLL_STATUS_HOLDOVER))
    (pad 26 smd rect (at 0.75 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 55 /Clocking/REF_IN_AC_N))
    (pad 25 smd rect (at 0.25 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 53 /Clocking/REF_IN_AC_P))
    (pad 24 smd rect (at -0.25 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 23 smd rect (at -0.75 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 22 smd rect (at -1.25 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 493 /Clocking/SYNC_CLK_2_P))
    (pad 21 smd rect (at -1.75 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 494 /Clocking/SYNC_CLK_2_N))
    (pad 20 smd rect (at -2.25 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 898 /Clocking/SYNC_CLK_1_N))
    (pad 19 smd rect (at -2.75 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 897 /Clocking/SYNC_CLK_1_P))
    (pad 18 smd rect (at -3.25 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 80 /Clocking/VCC_CLK45))
    (pad 17 smd rect (at -3.75 4.45 90) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 78 /Clocking/VCC_CLK23))
    (pad 16 smd rect (at -4.45 3.75) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 62 /Clocking/LA_REFCLK_P))
    (pad 15 smd rect (at -4.45 3.25) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 64 /Clocking/LA_REFCLK_N))
    (pad 14 smd rect (at -4.45 2.75) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 532 /Clocking/RAM_CLK_N))
    (pad 13 smd rect (at -4.45 2.25) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 531 /Clocking/RAM_CLK_P))
    (pad 12 smd rect (at -4.45 1.75) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 46 "Net-(C229-Pad1)"))
    (pad 11 smd rect (at -4.45 1.25) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 47 "Net-(C230-Pad1)"))
    (pad 10 smd rect (at -4.45 0.766914) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 9 smd rect (at -4.45 0.266914) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 8 smd rect (at -4.45 -0.25) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at -4.45 -0.75) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at -4.45 -1.25) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 723 /PLL_SYNC))
    (pad 5 smd rect (at -4.45 -1.75) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask))
    (pad 4 smd rect (at -4.45 -2.233086) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 786 /Clocking/K7_CLK_P))
    (pad 3 smd rect (at -4.45 -2.75) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 787 /Clocking/K7_CLK_N))
    (pad 2 smd rect (at -4.45 -3.233086) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 866 /Clocking/S7_CLK_N))
    (pad 1 smd rect (at -4.45 -3.733086) (size 0.75 0.25) (layers F.Cu F.Paste F.Mask)
      (net 865 /Clocking/S7_CLK_P))
    (pad PAD smd rect (at 0 0) (size 4.35 4.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-64.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63044)
    (at 380.94 25.84)
    (path /5EDD723A/5F297DD1/5F6287A2)
    (fp_text reference C59 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63A38)
    (at 80 183)
    (path /5EDD723A/5F2B9784/60CAEECF)
    (fp_text reference D18 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 233 "/Inputs/Left Pods/POD2_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 234 "/Inputs/Left Pods/POD2_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 235 "/Inputs/Left Pods/POD2_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 236 "/Inputs/Left Pods/POD2_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 237 "/Inputs/Left Pods/POD2_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 238 "/Inputs/Left Pods/POD2_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 239 "/Inputs/Left Pods/POD2_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 240 "/Inputs/Left Pods/POD2_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645DF)
    (at -4.99 207.88)
    (path /5EDD71A3/621666AA)
    (fp_text reference R215 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 441 /MCU/FAN1_TACHO))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645E5)
    (at -11.59 210.63)
    (path /5EDD71A3/6216FE8A)
    (fp_text reference R216 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 443 /MCU/FAN2_TACHO))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645EB)
    (at 365.16 140.93)
    (path /5EDD71A3/62179CFC)
    (fp_text reference R217 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 445 /MCU/FAN3_TACHO))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645F1)
    (at 0.91 209.38)
    (path /5EDD71A3/6210A295)
    (fp_text reference R218 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 633 /5V0_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 419 /MCU/FAN0_PWM_SHIFTED))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645F7)
    (at 369.57 135.78)
    (path /5EDD71A3/621239EC)
    (fp_text reference R219 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 633 /5V0_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 442 /MCU/FAN1_PWM_SHIFTED))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF645FD)
    (at 369.57 134.28)
    (path /5EDD71A3/621291AC)
    (fp_text reference R220 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 633 /5V0_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 444 /MCU/FAN2_PWM_SHIFTED))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64603)
    (at 365.16 139.43)
    (path /5EDD71A3/62133AB0)
    (fp_text reference R221 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 633 /5V0_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 446 /MCU/FAN3_PWM_SHIFTED))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64609)
    (at -16.59 210.63)
    (path /5EDD71A3/6219872F)
    (fp_text reference R222 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 634 /MCU/LED0))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 297 "Net-(D26-Pad2)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6460F)
    (at -4.09 210.88)
    (path /5EDD71A3/621AC5E7)
    (fp_text reference R223 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 635 /MCU/LED1))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 298 "Net-(D27-Pad2)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64615)
    (at 357.56 147.03)
    (path /5EDD71A3/621B7533)
    (fp_text reference R224 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 636 /MCU/LED2))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 299 "Net-(D28-Pad2)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F0C)
    (at 5.81 166.75)
    (path /5EDD723A/5F0BA462/5F258EE8)
    (fp_text reference C7 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62EEE)
    (at 1.8 163.75)
    (path /5EDD723A/5F0BA462/5F252B53)
    (fp_text reference C2 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F6C)
    (at -7.52 171.1)
    (path /5EDD723A/5F0BA462/5F0D5CF2)
    (fp_text reference C23 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 8 "Net-(C23-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F00)
    (at -0.02 171.88)
    (path /5EDD723A/5F0BA462/5F1A59A6)
    (fp_text reference C5 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF632C2)
    (at 330.01 39.73)
    (path /5EF1FA37/5FF158E2)
    (fp_text reference C164 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF632C8)
    (at 332.91 38.98)
    (path /5EF1FA37/5FF15C3E)
    (fp_text reference C165 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CAP_AL_6.3MM_SMT (layer F.Cu) (tedit 53E96031) (tstamp 5EF63594)
    (at -31.399999 103.620001)
    (path /5EDD7150/611CBEBF/61210D30)
    (fp_text reference C282 (at 0 6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF 25V" (at 0 8) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -4 4) (end -4 -2) (layer F.SilkS) (width 0.2))
    (fp_line (start -4 -2) (end -2 -4) (layer F.SilkS) (width 0.2))
    (fp_line (start -2 -4) (end -1 -4) (layer F.SilkS) (width 0.2))
    (fp_line (start -4 4) (end -1 4) (layer F.SilkS) (width 0.2))
    (fp_line (start 1 4) (end 4 4) (layer F.SilkS) (width 0.2))
    (fp_line (start 4 4) (end 4 -2) (layer F.SilkS) (width 0.2))
    (fp_line (start 4 -2) (end 2 -4) (layer F.SilkS) (width 0.2))
    (fp_line (start 2 -4) (end 1 -4) (layer F.SilkS) (width 0.2))
    (pad 2 smd rect (at 0 2.5) (size 1.6 3.2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND) (solder_paste_margin 0.01))
    (pad 1 smd rect (at 0 -2.5) (size 1.6 3.2) (layers F.Cu F.Paste F.Mask)
      (net 73 "Net-(C282-Pad1)") (solder_paste_margin 0.01))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_elec_6_3x5_7.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 270))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5EF640C0)
    (at -11.204999 188.205001)
    (path /5EDD71A3/620FC815)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q6 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 446 /MCU/FAN3_PWM_SHIFTED))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 419 /MCU/FAN0_PWM_SHIFTED))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 446 /MCU/FAN3_PWM_SHIFTED))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 464 /MCU/FAN0_PWM))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 419 /MCU/FAN0_PWM_SHIFTED))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 465 /MCU/FAN3_PWM))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6316C)
    (at 397.7 78.84)
    (path /5EDD723A/5F2BB4CD/5F308105/5F3821EF)
    (fp_text reference C107 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63172)
    (at 393.9 83.94)
    (path /5EDD723A/5F2BB4CD/5F308105/5F382286)
    (fp_text reference C108 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_INDUCTOR_NOSILK (layer B.Cu) (tedit 53D26553) (tstamp 5EF64027)
    (at 243.6 51 180)
    (path /5EDDB439/60DE96DE)
    (fp_text reference L6 (at 2.2 0 180) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "1 uH" (at 0.25 -2) (layer B.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)) (justify mirror))
    )
    (pad 2 smd rect (at 0.9 0 180) (size 0.8 1.2) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.9 0 180) (size 0.8 1.2) (layers B.Cu B.Paste B.Mask)
      (net 68 /QSFP+/QSFP_VCC1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_INDUCTOR_NOSILK (layer F.Cu) (tedit 53D26553) (tstamp 5EF6402D)
    (at -38.5 136)
    (path /5EDD7150/61580EA1/6182EA24)
    (fp_text reference L7 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uH" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.2) (layers F.Cu F.Paste F.Mask)
      (net 447 "Net-(L7-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5EF64032)
    (at 24 211)
    (path /624F57BC)
    (fp_text reference MH1 (at 0 6.75) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5F01431E)
    (at 296 211)
    (path /624F5BE9)
    (fp_text reference MH2 (at 0 6.75) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_LED (layer F.Cu) (tedit 53C52A72) (tstamp 5EF63AEE)
    (at -23.204999 208.105001)
    (path /5EDD71A3/6219B30A)
    (fp_text reference D26 (at 0 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value GREEN (at 0.05 2.95) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -0.6) (end -1.5 0.6) (layer F.SilkS) (width 0.15))
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 297 "Net-(D26-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_leds/led_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64495)
    (at -13.17 66.52)
    (path /5EDD7150/61296AEB/613B0FA5)
    (fp_text reference R164 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 452 "/Power Supply/1.xV rails/1V2_EN_SHIFT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6449B)
    (at -27.79 81.27)
    (path /5EDD7150/61296AEB/613C2CE9)
    (fp_text reference R165 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 454 /MCU/1V8_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644A1)
    (at -15.67 69.12)
    (path /5EDD7150/61296AEB/613C2CDD)
    (fp_text reference R166 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 453 "/Power Supply/1.xV rails/1V8_EN_SHIFT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644A7)
    (at -24.69 77.07)
    (path /5EDD7150/61296AEB/613E112E)
    (fp_text reference R167 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "9.65K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 582 "Net-(R167-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644AD)
    (at -34.72 88.44)
    (path /5EDD7150/61296AEB/6141C71C)
    (fp_text reference R168 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "9.65K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 583 "Net-(R168-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644B3)
    (at -23.29 75.57)
    (path /5EDD7150/61296AEB/6149189B)
    (fp_text reference R169 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 91 "/Power Supply/1.xV rails/REFIN"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644B9)
    (at -24.99 79.47)
    (path /5EDD7150/61296AEB/614918A2)
    (fp_text reference R170 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 91 "/Power Supply/1.xV rails/REFIN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644BF)
    (at -43.57 120.14)
    (path /5EDD7150/611CBEBF/6160E9FE)
    (fp_text reference R171 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "2.2K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 584 "Net-(R171-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644C5)
    (at -12.27 103.97)
    (path /5EDD7150/611CBEBF/616109B8)
    (fp_text reference R172 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 585 "/Power Supply/Intermediate and Standby Rails/3V3_SB_GOOD"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF644CB)
    (at 10.34 143.48)
    (path /5EDD7150/61580EA1/615D9818)
    (fp_text reference R173 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 459 /MCU/2V5_EN))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 88 "/Power Supply/5V0_SB"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5EF6407C)
    (at -6.914999 49.045001)
    (path /5EDD7150/61296AEB/613B0F9B)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q2 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 452 "/Power Supply/1.xV rails/1V2_EN_SHIFT"))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 453 "/Power Supply/1.xV rails/1V8_EN_SHIFT"))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 452 "/Power Supply/1.xV rails/1V2_EN_SHIFT"))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 454 /MCU/1V8_EN))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 453 "/Power Supply/1.xV rails/1V8_EN_SHIFT"))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 455 /MCU/1V2_EN))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6314C)
    (at 152.52 51.07)
    (path /5EEF3B79/6110E26C)
    (fp_text reference C103 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63152)
    (at 147.41 55.17)
    (path /5EEF3B79/6110E272)
    (fp_text reference C104 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63020)
    (at 369.09 31.79)
    (path /5EDD723A/5F297DD1/5F61F98C)
    (fp_text reference C53 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B15)
    (at 0.81 168.25)
    (path /5EDD723A/5F0BA462/5F13C7EC)
    (fp_text reference F3 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 305 "/Inputs/Pod Power/P2_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 306 "Net-(F3-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B1B)
    (at -10.1 178.96)
    (path /5EDD723A/5F0BA462/5F140D2B)
    (fp_text reference F4 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 307 "/Inputs/Pod Power/P3_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 308 "Net-(F4-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B21)
    (at -2.52 171.88)
    (path /5EDD723A/5F0BA462/5F1458B6)
    (fp_text reference F5 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 309 "/Inputs/Pod Power/P4_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 310 "Net-(F5-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF63B27)
    (at -1.69 168.88)
    (path /5EDD723A/5F0BA462/5F14A732)
    (fp_text reference F6 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1A (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 311 "/Inputs/Pod Power/P5_VSHUNT"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 312 "Net-(F6-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF6390C)
    (at 210 183)
    (path /5EDD723A/5F2BB4CD/60BFDF4F)
    (fp_text reference D6 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 137 "/Inputs/Right Pods/POD8_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 138 "/Inputs/Right Pods/POD8_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 139 "/Inputs/Right Pods/POD8_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 140 "/Inputs/Right Pods/POD8_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 141 "/Inputs/Right Pods/POD8_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 142 "/Inputs/Right Pods/POD8_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 143 "/Inputs/Right Pods/POD8_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 144 "/Inputs/Right Pods/POD8_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF632FE)
    (at 309.38 61.02)
    (path /5EDD71F2/601C2913)
    (fp_text reference C174 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63304)
    (at 312.68 61.02)
    (path /5EDD71F2/601CFABD)
    (fp_text reference C175 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6330A)
    (at 306.48 71.07)
    (path /5EDD71F2/601DF708)
    (fp_text reference C176 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634AE)
    (at 367.66 137.93)
    (path /5EDD71A3/608DBFCC)
    (fp_text reference C246 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634B4)
    (at 357.56 150.03)
    (path /5EDD71A3/608E12C3)
    (fp_text reference C247 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634BA)
    (at 367.66 139.43)
    (path /5EDD71A3/608EF35F)
    (fp_text reference C248 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6355C)
    (at 243 55 180)
    (path /5EDDB439/60DE699D)
    (fp_text reference C274 (at 2.75 0 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493 180) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493 180) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 67 /QSFP+/QSFP_VCC_TX))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63562)
    (at 243 51.5 180)
    (path /5EDDB439/60DE96E8)
    (fp_text reference C275 (at 2.8 0.1 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493 180) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493 180) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 68 /QSFP+/QSFP_VCC1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF63568)
    (at 257.8 61.1 90)
    (path /5EDDB439/60DE495B)
    (fp_text reference C276 (at 2.35 0 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.1 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 66 /QSFP+/QSFP_VCC_RX))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635D6)
    (at 161.12 46.72)
    (path /5EEF3B79/60F48EDC)
    (fp_text reference C293 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 83 /Clocking/VCXO_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 84 /Clocking/VCXO_AC_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF640C6)
    (at -4.19 168.88)
    (path /5EDD723A/5F0BA462/5F099850)
    (fp_text reference R1 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 466 "Net-(R1-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 302 "Net-(F1-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63544)
    (at 395 71.04)
    (path /5EDD723A/5F2BB4CD/5F308105/60DADD6A)
    (fp_text reference C270 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 64 /Clocking/LA_REFCLK_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 65 "/Inputs/Right Pods/SERDES inputs/REFCLK_AC_N"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5F0B2FBC)
    (at 241.2 46.8 180)
    (path /5EDDB439/60DE0DFB)
    (fp_text reference C271 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493 180) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493 180) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63526)
    (at -13.12 194.73)
    (path /5EDD71A3/6098605C)
    (fp_text reference C265 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6352C)
    (at -14.09 210.63)
    (path /5EDD71A3/6098697E)
    (fp_text reference C266 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635DC)
    (at 158.62 49.42)
    (path /5EEF3B79/60F77B5F)
    (fp_text reference C294 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 85 /Clocking/VCC_PLL1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634DE)
    (at 362.66 142.43)
    (path /5EDD71A3/608EF373)
    (fp_text reference C254 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634E4)
    (at 365.16 142.43)
    (path /5EDD71A3/608DC6E0)
    (fp_text reference C255 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF635B8)
    (at 159.51 38.77)
    (path /5EEF3B79/60F5FDF2)
    (fp_text reference C288 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "3.3 nF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 77 "Net-(C288-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 75 /Clocking/VCP2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635E8)
    (at 155.02 52.27)
    (path /5EEF3B79/60F710B4)
    (fp_text reference C296 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 87 /Clocking/VCC_CLK67))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635BE)
    (at 154.91 55.57)
    (path /5EEF3B79/60F6AF09)
    (fp_text reference C289 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 78 /Clocking/VCC_CLK23))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF635C4)
    (at 157.52 50.92)
    (path /5EEF3B79/60F6CB5A)
    (fp_text reference C290 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 79 /Clocking/VCC_CLK89))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6307A)
    (at 369.4 85.89)
    (path /5EDD723A/5F2BB4CD/5F308105/616D9839)
    (fp_text reference C68 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF62FFC)
    (at 369.09 29.99)
    (path /5EDD723A/5F297DD1/5F61F376)
    (fp_text reference C47 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FDE)
    (at 378.44 26.44)
    (path /5EDD723A/5F297DD1/5F630925)
    (fp_text reference C42 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B63)
    (at 294 61.05)
    (path /5EE2921B/5FA63BAB)
    (fp_text reference FB3 (at 2.4 0) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 27 "/RGMII PHY/A1V2_PLL"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B69)
    (at 154.71 45.37)
    (path /5EEF3B79/60F6793F)
    (fp_text reference FB4 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 78 /Clocking/VCC_CLK23))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B6F)
    (at 144.51 55.57)
    (path /5EEF3B79/60F6CB4F)
    (fp_text reference FB5 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 79 /Clocking/VCC_CLK89))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B75)
    (at 137.91 55.57)
    (path /5EEF3B79/60F6FAC8)
    (fp_text reference FB6 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 80 /Clocking/VCC_CLK45))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_INDUCTOR_NOSILK (layer F.Cu) (tedit 53CD20DE) (tstamp 5EF63B7B)
    (at 159.51 40.57)
    (path /5EEF3B79/60F77B54)
    (fp_text reference FB7 (at 0 1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "600R @ 100 MHz" (at 0 1.75) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 85 /Clocking/VCC_PLL1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_inductors/inductor_smd_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63466)
    (at 150.02 51.87)
    (path /5EEF3B79/607C036C)
    (fp_text reference C234 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 54 /Clocking/REF_IN_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 55 /Clocking/REF_IN_AC_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6346C)
    (at -11.48 206.83)
    (path /5EDD71A3/608D3B09)
    (fp_text reference C235 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634C0)
    (at 2.22 206.38)
    (path /5EDD71A3/608DC197)
    (fp_text reference C249 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634C6)
    (at 355.22 151.88)
    (path /5EDD71A3/608E12CD)
    (fp_text reference C250 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633FA)
    (at 369.43 50.43)
    (path /5EEF3B79/5F303230/604F3958)
    (fp_text reference C216 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63400)
    (at 363.46 50.58)
    (path /5EEF3B79/5F303230/604FAB6E)
    (fp_text reference C217 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63406)
    (at 366.93 53.73)
    (path /5EEF3B79/5F303230/604FABBE)
    (fp_text reference C218 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5EF6409E)
    (at 4.915001 144.905001)
    (path /5EDD7150/61580EA1/61602892)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q4 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 460 "/Power Supply/Higher voltage rails/3V3_EN_SHIFT"))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 460 "/Power Supply/Higher voltage rails/3V3_EN_SHIFT"))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 461 /MCU/3V3_EN))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5EF640AF)
    (at -11.204999 191.955001)
    (path /5EDD71A3/621239E1)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q5 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 442 /MCU/FAN1_PWM_SHIFTED))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 444 /MCU/FAN2_PWM_SHIFTED))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 442 /MCU/FAN1_PWM_SHIFTED))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 462 /MCU/FAN2_PWM))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 444 /MCU/FAN2_PWM_SHIFTED))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 463 /MCU/FAN1_PWM))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5EF64055)
    (at 318.47 195.37)
    (path /624FC44D)
    (fp_text reference MH8 (at 0 6.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5EF6405A)
    (at 325.47 188.37)
    (path /624FF641)
    (fp_text reference MH9 (at 0 6.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.65MM_2x2MM_GDS (layer F.Cu) (tedit 58C5FA5C) (tstamp 5EF6406B)
    (at -33.214999 83.265001)
    (path /5EDD7150/61296AEB/61383511)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.15)
    (attr smd)
    (fp_text reference Q1 (at 0 1.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SSM6N58NU (at 0 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (fp_line (start 1.1 -1.3) (end -1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 -1.3) (end -1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.1 1) (end -0.8 1.3) (layer F.SilkS) (width 0.15))
    (pad D1 smd rect (at -0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 448 "/Power Supply/1.xV rails/1V5_EN_SHIFT"))
    (pad D2 smd rect (at 0.475 0) (size 0.65 0.9) (layers F.Cu F.Paste F.Mask)
      (net 449 "/Power Supply/1.xV rails/1V0_EN_SHIFT"))
    (pad D1 smd rect (at -0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 448 "/Power Supply/1.xV rails/1V5_EN_SHIFT"))
    (pad G2 smd rect (at 0 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 450 /MCU/1V0_EN))
    (pad S2 smd rect (at 0.65 -0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D2 smd rect (at 0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 449 "/Power Supply/1.xV rails/1V0_EN_SHIFT"))
    (pad G1 smd rect (at 0 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 451 /MCU/1V5_EN))
    (pad S1 smd rect (at -0.65 0.86) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.75 0.75 0.75))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63834)
    (at -18.17 69.12)
    (path /5EDD7150/61296AEB/61B719E7)
    (fp_text reference C394 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F013E19)
    (at 61 200)
    (path /5EDD723A/5F2B9784/5F818C75)
    (fp_text reference J16 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 217 "/Inputs/Left Pods/POD1_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 225 "/Inputs/Left Pods/POD1_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 218 "/Inputs/Left Pods/POD1_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 226 "/Inputs/Left Pods/POD1_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 219 "/Inputs/Left Pods/POD1_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 227 "/Inputs/Left Pods/POD1_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 220 "/Inputs/Left Pods/POD1_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 228 "/Inputs/Left Pods/POD1_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 330 "/Inputs/Left Pods/P1_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 330 "/Inputs/Left Pods/P1_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 330 "/Inputs/Left Pods/P1_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 399 "/Inputs/Left Pods/P1_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 330 "/Inputs/Left Pods/P1_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 400 /Inputs/P1_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 330 "/Inputs/Left Pods/P1_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 401 /Inputs/P1_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 221 "/Inputs/Left Pods/POD1_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 229 "/Inputs/Left Pods/POD1_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 222 "/Inputs/Left Pods/POD1_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 230 "/Inputs/Left Pods/POD1_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 223 "/Inputs/Left Pods/POD1_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 231 "/Inputs/Left Pods/POD1_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 224 "/Inputs/Left Pods/POD1_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 232 "/Inputs/Left Pods/POD1_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6383A)
    (at -10.67 65.42)
    (path /5EDD7150/61296AEB/61B8A3E1)
    (fp_text reference C395 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63840)
    (at -30.29 82.77)
    (path /5EDD7150/61296AEB/61BF6FB8)
    (fp_text reference C396 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63846)
    (at -18.17 70.62)
    (path /5EDD7150/61296AEB/61C55338)
    (fp_text reference C397 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64B9F)
    (at -18.399999 166.43)
    (path /5EDD723A/5F0BA462/5F19A8E5)
    (fp_text reference U6 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 303 "/Inputs/Pod Power/P1_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 329 "/Inputs/Pod Power/P1_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 329 "/Inputs/Pod Power/P1_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 873 "/Inputs/Pod Power/P1_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64BB2)
    (at -11.449999 162.43)
    (path /5EDD723A/5F0BA462/5F1AF74E)
    (fp_text reference U7 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 305 "/Inputs/Pod Power/P2_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 331 "/Inputs/Pod Power/P2_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 331 "/Inputs/Pod Power/P2_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 878 "/Inputs/Pod Power/P2_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64BC5)
    (at -0.299999 155.83)
    (path /5EDD723A/5F0BA462/5F1CA9E3)
    (fp_text reference U8 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 307 "/Inputs/Pod Power/P3_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 333 "/Inputs/Pod Power/P3_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 333 "/Inputs/Pod Power/P3_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 884 "/Inputs/Pod Power/P3_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64BD8)
    (at -4.499999 155.83)
    (path /5EDD723A/5F0BA462/5F1FD3BE)
    (fp_text reference U9 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 309 "/Inputs/Pod Power/P4_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 335 "/Inputs/Pod Power/P4_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 335 "/Inputs/Pod Power/P4_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 889 "/Inputs/Pod Power/P4_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64BEB)
    (at -21.149999 173.03)
    (path /5EDD723A/5F0BA462/5F2074DF)
    (fp_text reference U10 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 311 "/Inputs/Pod Power/P5_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 337 "/Inputs/Pod Power/P5_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 337 "/Inputs/Pod Power/P5_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 883 "/Inputs/Pod Power/P5_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF64BFE)
    (at -14.199999 169.03)
    (path /5EDD723A/5F0BA462/5F229B78)
    (fp_text reference U11 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 313 "/Inputs/Pod Power/P6_VSHUNT"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 339 "/Inputs/Pod Power/P6_12V0"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 339 "/Inputs/Pod Power/P6_12V0"))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 918 /Inputs/I2C1_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 888 "/Inputs/Pod Power/P6_ALERT"))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 919 /Inputs/I2C1_SDA))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64246)
    (at 303.98 68.37)
    (path /5EDD71F2/60100C3F)
    (fp_text reference R65 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 80 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 528 "Net-(R65-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6424C)
    (at 309.78 66.57)
    (path /5EDD71F2/60119CBD)
    (fp_text reference R66 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 80 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 529 "Net-(R66-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64252)
    (at 307.28 68.07)
    (path /5EDD71F2/6010D18B)
    (fp_text reference R67 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 80 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 530 "Net-(R67-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64258)
    (at 306.48 69.57)
    (path /5EDD71F2/60167092)
    (fp_text reference R68 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 100 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 531 /Clocking/RAM_CLK_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 532 /Clocking/RAM_CLK_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6425E)
    (at 303.98 71.37)
    (path /5EDD71F2/6018CCCB)
    (fp_text reference R69 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 533 /RAM/DDR_RST_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_PI_ATTENUATOR (layer F.Cu) (tedit 5EF1B943) (tstamp 5EF64265)
    (at 351 57.18)
    (path /5EEF3B79/5F303230/602CC953)
    (attr smd)
    (fp_text reference R70 (at 0 3.55) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value PAT1220-C-6DB-T5 (at 0 2.05) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 3 smd rect (at 0 0.6) (size 2.3 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0.75 -0.6) (size 0.8 0.7) (layers F.Cu F.Paste F.Mask)
      (net 534 "/Clocking/Trigger and Reference Inputs/TRIG_IN_ATTEN"))
    (pad 1 smd rect (at -0.75 -0.6) (size 0.8 0.7) (layers F.Cu F.Paste F.Mask)
      (net 393 "/Clocking/Trigger and Reference Inputs/TRIG_IN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_PI_ATTENUATOR (layer F.Cu) (tedit 5EF1B943) (tstamp 5EF6426C)
    (at 360.56 48.83)
    (path /5EEF3B79/5F303230/60321CEC)
    (attr smd)
    (fp_text reference R71 (at 0 3.55) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value PAT1220-C-6DB-T5 (at 0 2.05) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 3 smd rect (at 0 0.6) (size 2.3 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0.75 -0.6) (size 0.8 0.7) (layers F.Cu F.Paste F.Mask)
      (net 43 "/Clocking/Trigger and Reference Inputs/REF_IN_ATTEN"))
    (pad 1 smd rect (at -0.75 -0.6) (size 0.8 0.7) (layers F.Cu F.Paste F.Mask)
      (net 394 "/Clocking/Trigger and Reference Inputs/REFCLK_IN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_PI_ATTENUATOR (layer F.Cu) (tedit 5EF1B943) (tstamp 5EF64273)
    (at 379.7 63.98)
    (path /5EEF3B79/5F303230/603413C2)
    (attr smd)
    (fp_text reference R72 (at 0 3.55) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value PAT1220-C-6DB-T5 (at 0 2.05) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 3 smd rect (at 0 0.6) (size 2.3 0.7) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0.75 -0.6) (size 0.8 0.7) (layers F.Cu F.Paste F.Mask)
      (net 535 "/Clocking/Trigger and Reference Inputs/PPS_IN_ATTEN"))
    (pad 1 smd rect (at -0.75 -0.6) (size 0.8 0.7) (layers F.Cu F.Paste F.Mask)
      (net 395 "/Clocking/Trigger and Reference Inputs/PPS_IN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64279)
    (at 364.43 53.58)
    (path /5EEF3B79/5F303230/602F69B4)
    (fp_text reference R73 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.99K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 536 "Net-(R73-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 537 "Net-(R73-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6336A)
    (at 346.53 34.62)
    (path /5EDD71F2/601D05B0)
    (fp_text reference C192 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63370)
    (at 320.58 59.07)
    (path /5EDD71F2/601E31D2)
    (fp_text reference C193 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63376)
    (at 308.98 69.57)
    (path /5EDD71F2/601EC9B5)
    (fp_text reference C194 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_AMPHENOL_901_10511_3 (layer F.Cu) (tedit 5EC13C71) (tstamp 5EF63DF1)
    (at 178 23 270)
    (path /5EEF3B79/5F303230/5F0308DF)
    (fp_text reference J12 (at 0 6.1 90) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 901-10511-3 (at 0 7.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.8 -3.65) (end -2.8 3.65) (layer Dwgs.User) (width 0.05))
    (pad ~ smd rect (at -2.05 0 270) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 0 1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 -1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 0 0 270) (size 5.6 0.3) (layers F.Cu F.Mask)
      (net 393 "/Clocking/Trigger and Reference Inputs/TRIG_IN"))
    (model :datasheets:Amphenol/SMA/901-10511-3.step
      (offset (xyz -12 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_MURATA_OKL-T3-W12 (layer F.Cu) (tedit 5C8C8D11) (tstamp 5EF65103)
    (at 32 99)
    (path /5EDD7150/61580EA1/61606B4C)
    (fp_text reference U63 (at 0 7.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value OKL-T/3-W12P-C (at 0 10.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -3.43 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 3 smd rect (at 1.14 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 4 smd rect (at 4.57 -3.43) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 95 "Net-(C347-Pad1)"))
    (pad 5 smd rect (at 4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 11 smd rect (at 4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 588 "Net-(R177-Pad1)"))
    (pad 12 smd rect (at 2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at 0 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at -4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at -4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 663 /MCU/3V3_GOOD))
    (pad 1 smd rect (at -4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 460 "/Power Supply/Higher voltage rails/3V3_EN_SHIFT"))
    (model :datasheets:Murata/POL/mps_dcdc_okl_t3_a.step
      (offset (xyz 0 0 1.7))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF64FE9)
    (at 374.95 75.99)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C926)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U49 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ADCMP582 (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 570 "Net-(R145-Pad2)"))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 198 "/Inputs/Right Pods/POD11_D5_P"))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 197 "/Inputs/Right Pods/POD11_D5_N"))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 572 "Net-(R147-Pad2)"))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 571 "Net-(R146-Pad2)"))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 896 "/Inputs/Right Pods/SERDES inputs/IN1_BUF_N"))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 895 "/Inputs/Right Pods/SERDES inputs/IN1_BUF_P"))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CRYSTAL_1.6x1.0MM (layer F.Cu) (tedit 5EF1EFB6) (tstamp 5EF652AE)
    (at -10.17 194.83)
    (path /5EDD71A3/60A4BA3C)
    (fp_text reference Y1 (at 0 3.35) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ECS-.327-7-16-C-TR (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.55 0) (size 0.5 1) (layers F.Cu F.Paste F.Mask)
      (net 61 /MCU/OSC32_OUT))
    (pad 1 smd rect (at -0.55 0) (size 0.5 1) (layers F.Cu F.Paste F.Mask)
      (net 60 /MCU/OSC32_IN))
    (model :walter:smd_qfn/dfn-6_clock.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.1 0.1 0.1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64399)
    (at -9.09 209.98)
    (path /5EDD71A3/60E52F52)
    (fp_text reference R122 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 425 /QSFP_INT_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6439F)
    (at -6.59 209.68)
    (path /5EDD71A3/60E59194)
    (fp_text reference R123 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 914 /I2C3_SDA))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643A5)
    (at 365.16 137.93)
    (path /5EDD71A3/60E5D921)
    (fp_text reference R124 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 915 /I2C3_SCL))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643AB)
    (at 361.93 56.58)
    (path /5EEF3B79/5F303230/60E72EAC)
    (fp_text reference R125 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 62 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 564 "/Clocking/Trigger and Reference Inputs/TRIG_IN_P"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643B1)
    (at 372.13 42.78)
    (path /5EEF3B79/5F303230/60E8317F)
    (fp_text reference R126 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 62 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 565 "/Clocking/Trigger and Reference Inputs/TRIG_IN_N"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643B7)
    (at 355.6 58.63)
    (path /5EEF3B79/5F303230/60E8C7F2)
    (fp_text reference R127 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 62 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 52 /Clocking/REF_IN_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643BD)
    (at 359.43 55.53)
    (path /5EEF3B79/5F303230/60E8C809)
    (fp_text reference R128 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 62 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 54 /Clocking/REF_IN_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643C3)
    (at 369.28 45.93)
    (path /5EEF3B79/5F303230/60E92822)
    (fp_text reference R129 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 62 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 555 /PPS_IN_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643C9)
    (at 366.05 47.73)
    (path /5EEF3B79/5F303230/60E92839)
    (fp_text reference R130 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 62 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 556 /PPS_IN_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643CF)
    (at 152.52 54.07)
    (path /5EEF3B79/60ECECB6)
    (fp_text reference R131 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 566 "Net-(R131-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6450D)
    (at 391.9 80.94)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F83C)
    (fp_text reference R184 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 750 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 591 "Net-(R184-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64513)
    (at 388.9 84.24)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F831)
    (fp_text reference R185 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 750 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 592 "Net-(R185-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64519)
    (at -34.72 86.94)
    (path /5EDD7150/61296AEB/617BDDF3)
    (fp_text reference R186 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 96 "/Power Supply/1.xV rails/5REFIN"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6451F)
    (at -11.77 63.92)
    (path /5EDD7150/61296AEB/617BDDFE)
    (fp_text reference R187 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 96 "/Power Supply/1.xV rails/5REFIN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64525)
    (at 6.14 147.53)
    (path /5EDD7150/61580EA1/617FFB09)
    (fp_text reference R188 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "16.2K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 593 "Net-(R188-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 594 /VBACKLIGHT_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6452B)
    (at 3.75 149.33)
    (path /5EDD7150/61580EA1/618000EA)
    (fp_text reference R189 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1K 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 593 "Net-(R188-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64531)
    (at -47.88 146.55)
    (path /5EDD7150/61580EA1/61876F13)
    (fp_text reference R190 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "40.2 1%" (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 595 "Net-(R190-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64537)
    (at 357.56 148.53)
    (path /5EDD71A3/618E1320)
    (fp_text reference R191 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 10K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 596 "Net-(R191-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F013D74)
    (at 105 200)
    (path /5EDD723A/5F2B9784/5F818CA1)
    (fp_text reference J18 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 249 "/Inputs/Left Pods/POD3_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 257 "/Inputs/Left Pods/POD3_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 250 "/Inputs/Left Pods/POD3_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 258 "/Inputs/Left Pods/POD3_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 251 "/Inputs/Left Pods/POD3_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 259 "/Inputs/Left Pods/POD3_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 252 "/Inputs/Left Pods/POD3_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 260 "/Inputs/Left Pods/POD3_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 334 "/Inputs/Left Pods/P3_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 334 "/Inputs/Left Pods/P3_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 334 "/Inputs/Left Pods/P3_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 405 "/Inputs/Left Pods/P3_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 334 "/Inputs/Left Pods/P3_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 406 /Inputs/P3_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 334 "/Inputs/Left Pods/P3_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 407 /Inputs/P3_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 253 "/Inputs/Left Pods/POD3_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 261 "/Inputs/Left Pods/POD3_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 254 "/Inputs/Left Pods/POD3_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 262 "/Inputs/Left Pods/POD3_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 255 "/Inputs/Left Pods/POD3_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 263 "/Inputs/Left Pods/POD3_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 256 "/Inputs/Left Pods/POD3_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 264 "/Inputs/Left Pods/POD3_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF632A4)
    (at 338.21 30.83)
    (path /5EF1FA37/5FD887B8)
    (fp_text reference C159 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(C156-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF632AA)
    (at 338.21 32.63)
    (path /5EF1FA37/5FD9A0B2)
    (fp_text reference C160 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(C157-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630C2)
    (at 395.2 77.34)
    (path /5EDD723A/5F2BB4CD/5F308105/616C9C55)
    (fp_text reference C80 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F24)
    (at -15.05 163.88)
    (path /5EDD723A/5F0BA462/5F258EF4)
    (fp_text reference C11 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF638A8)
    (at 166 183)
    (path /5EDD723A/5F2BB4CD/60BC40BE)
    (fp_text reference D2 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 105 "/Inputs/Right Pods/POD6_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 106 "/Inputs/Right Pods/POD6_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 107 "/Inputs/Right Pods/POD6_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 108 "/Inputs/Right Pods/POD6_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 109 "/Inputs/Right Pods/POD6_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 110 "/Inputs/Right Pods/POD6_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 111 "/Inputs/Right Pods/POD6_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 112 "/Inputs/Right Pods/POD6_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF64102)
    (at 3.4685 157.212)
    (path /5EDD723A/5F0BA462/5F1458C0)
    (fp_text reference R11 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 309 "/Inputs/Pod Power/P4_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 335 "/Inputs/Pod Power/P4_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF64108)
    (at -7.1015 167.562)
    (path /5EDD723A/5F0BA462/5F14A73C)
    (fp_text reference R12 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 311 "/Inputs/Pod Power/P5_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 337 "/Inputs/Pod Power/P5_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6410E)
    (at -1.69 167.38)
    (path /5EDD723A/5F0BA462/5F0E0EAB)
    (fp_text reference R13 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 472 "Net-(R13-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 314 "Net-(F7-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64114)
    (at -5.02 171.1)
    (path /5EDD723A/5F0BA462/5F0E0EE5)
    (fp_text reference R14 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 473 "Net-(R14-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 316 "Net-(F8-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF640D8)
    (at -10.4 174.46)
    (path /5EDD723A/5F0BA462/5F0C5ABD)
    (fp_text reference R4 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 469 "Net-(R4-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 308 "Net-(F4-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF640DE)
    (at -12.6 176.83)
    (path /5EDD723A/5F0BA462/5F0D5CFE)
    (fp_text reference R5 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 470 "Net-(R5-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 310 "Net-(F5-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF640E4)
    (at 3 160.75)
    (path /5EDD723A/5F0BA462/5F0DB178)
    (fp_text reference R6 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 471 "Net-(R6-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 312 "Net-(F6-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63666)
    (at -29.92 63.10507)
    (path /5EDD7150/61296AEB/6129FB78)
    (fp_text reference C317 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF6366C)
    (at -62.77 86.35507)
    (path /5EDD7150/61296AEB/6129FBEA)
    (fp_text reference C318 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63672)
    (at -47.87 81.47507)
    (path /5EDD7150/61296AEB/612AEE83)
    (fp_text reference C319 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63678)
    (at -39.72 89.54)
    (path /5EDD7150/61296AEB/6129FB7E)
    (fp_text reference C320 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF62FCC)
    (at 375.39 26.99)
    (path /5EDD723A/5F297DD1/5F615F0E)
    (fp_text reference C39 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F66)
    (at -4.19 167.38)
    (path /5EDD723A/5F0BA462/5F0C5AB1)
    (fp_text reference C22 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 7 "Net-(C22-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63334)
    (at 312.28 65.67)
    (path /5EDD71F2/601EC997)
    (fp_text reference C183 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6333A)
    (at 312.68 59.22)
    (path /5EDD71F2/601CFF31)
    (fp_text reference C184 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63340)
    (at 309.78 68.07)
    (path /5EDD71F2/601E2C90)
    (fp_text reference C185 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63957)
    (at 232 183)
    (path /5EDD723A/5F2BB4CD/60C18DD4)
    (fp_text reference D9 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 161 "/Inputs/Right Pods/POD9_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 162 "/Inputs/Right Pods/POD9_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 163 "/Inputs/Right Pods/POD9_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 164 "/Inputs/Right Pods/POD9_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 165 "/Inputs/Right Pods/POD9_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 166 "/Inputs/Right Pods/POD9_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 167 "/Inputs/Right Pods/POD9_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 168 "/Inputs/Right Pods/POD9_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F42)
    (at -28.175 162.53)
    (path /5EDD723A/5F0BA462/5F0C5ACB)
    (fp_text reference C16 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633E8)
    (at 361.86 58.08)
    (path /5EEF3B79/5F303230/604FAB64)
    (fp_text reference C213 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633EE)
    (at 366.93 52.23)
    (path /5EEF3B79/5F303230/604FABB4)
    (fp_text reference C214 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633F4)
    (at 364.43 55.08)
    (path /5EEF3B79/5F303230/604EFB22)
    (fp_text reference C215 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F36)
    (at -21.225 154.53)
    (path /5EDD723A/5F0BA462/5F0AF6D1)
    (fp_text reference C14 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63056)
    (at 367.39 33.89)
    (path /5EDD723A/5F297DD1/5F6201A7)
    (fp_text reference C62 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F72)
    (at -2.52 170.38)
    (path /5EDD723A/5F0BA462/5F0DB16C)
    (fp_text reference C24 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 9 "Net-(C24-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F8A)
    (at -35.125 162.53)
    (path /5EDD723A/5F0BA462/5F0E0F67)
    (fp_text reference C28 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_10_0.5MM_3x3MM (layer F.Cu) (tedit 5642EA1C) (tstamp 5EF6511F)
    (at -6.764999 58.17)
    (path /5EDD7150/61296AEB/617BDDC7)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U64 (at 1 2.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value RT9088A (at -3.75 2.5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.25 -1.75) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0.775 0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.775 -0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.025 -0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.025 0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.825 0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.825 -0.4) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 2.5 1.7) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 10 smd rect (at -1 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 9 smd rect (at -0.5 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 692 /MCU/0V5_GOOD))
    (pad 8 smd rect (at 0 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 7 smd rect (at 0.5 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 687 /MCU/0V5_EN))
    (pad 6 smd rect (at 1 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 5 smd rect (at 1 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 4 smd rect (at 0.5 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at 0 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 2 smd rect (at -0.5 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 1 smd rect (at -1 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 96 "/Power Supply/1.xV rails/5REFIN"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn10_3x3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 -90))
    )
  )

  (module azonenberg_pcb:CONN_SODIMM_DDR3_TE_2013289-1 (layer F.Cu) (tedit 5EF1DCF6) (tstamp 5EF64AAC)
    (at 164 114 270)
    (path /5EDD71F2/5EF1FB5C)
    (fp_text reference U3 (at 0 -8 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DDR3_SODIMM (at 0 -9 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -36 30) (end 36 30) (layer F.SilkS) (width 0.15))
    (fp_line (start -36 -6.5) (end 36 -6.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -36 -6.5) (end -36 30) (layer F.SilkS) (width 0.15))
    (fp_line (start 36 -6.5) (end 36 30) (layer F.SilkS) (width 0.15))
    (pad ~ smd rect (at -32.8 12 270) (size 3.5 4.6) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 32.8 12 270) (size 3.5 4.6) (layers F.Cu F.Paste F.Mask))
    (pad "" np_thru_hole circle (at -33.4 0 270) (size 1.6 1.6) (drill 1.6) (layers *.Cu *.Mask))
    (pad "" np_thru_hole circle (at 33.4 0 270) (size 1.6 1.6) (drill 1.6) (layers *.Cu *.Mask))
    (pad 204 smd rect (at -31.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (pad 203 smd rect (at -31.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (pad 202 smd rect (at -31.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 201 smd rect (at -30.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 200 smd rect (at -30.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 199 smd rect (at -30.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 198 smd rect (at -29.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask))
    (pad 197 smd rect (at -29.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 196 smd rect (at -29.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 195 smd rect (at -28.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 194 smd rect (at -28.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 773 /RAM/DDR_DQ63))
    (pad 193 smd rect (at -28.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 755 /RAM/DDR_DQ59))
    (pad 192 smd rect (at -28.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 774 /RAM/DDR_DQ62))
    (pad 191 smd rect (at -27.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 764 /RAM/DDR_DQ58))
    (pad 190 smd rect (at -27.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 189 smd rect (at -27.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 188 smd rect (at -26.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 743 /RAM/DDR_DQS7_P))
    (pad 187 smd rect (at -26.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 750 /RAM/DDR_DM7))
    (pad 186 smd rect (at -26.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 736 /RAM/DDR_DQS7_N))
    (pad 185 smd rect (at -25.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 184 smd rect (at -25.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 183 smd rect (at -25.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 751 /RAM/DDR_DQ57))
    (pad 182 smd rect (at -25.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 737 /RAM/DDR_DQ61))
    (pad 181 smd rect (at -24.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 756 /RAM/DDR_DQ56))
    (pad 180 smd rect (at -24.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 744 /RAM/DDR_DQ60))
    (pad 179 smd rect (at -24.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 178 smd rect (at -23.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 177 smd rect (at -23.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 747 /RAM/DDR_DQ51))
    (pad 176 smd rect (at -23.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 734 /RAM/DDR_DQ55))
    (pad 175 smd rect (at -22.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 748 /RAM/DDR_DQ50))
    (pad 174 smd rect (at -22.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 732 /RAM/DDR_DQ54))
    (pad 173 smd rect (at -22.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 172 smd rect (at -22.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 171 smd rect (at -21.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 729 /RAM/DDR_DQS6_P))
    (pad 170 smd rect (at -21.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 735 /RAM/DDR_DM6))
    (pad 169 smd rect (at -21.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 728 /RAM/DDR_DQS6_N))
    (pad 168 smd rect (at -20.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 167 smd rect (at -20.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 166 smd rect (at -20.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 733 /RAM/DDR_DQ53))
    (pad 165 smd rect (at -19.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 740 /RAM/DDR_DQ49))
    (pad 164 smd rect (at -19.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 730 /RAM/DDR_DQ52))
    (pad 163 smd rect (at -19.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 741 /RAM/DDR_DQ48))
    (pad 162 smd rect (at -19.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 161 smd rect (at -18.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 160 smd rect (at -18.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 753 /RAM/DDR_DQ47))
    (pad 159 smd rect (at -18.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 771 /RAM/DDR_DQ43))
    (pad 158 smd rect (at -17.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 742 /RAM/DDR_DQ46))
    (pad 157 smd rect (at -17.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 769 /RAM/DDR_DQ42))
    (pad 156 smd rect (at -17.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 155 smd rect (at -16.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 154 smd rect (at -16.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 763 /RAM/DDR_DQS5_P))
    (pad 153 smd rect (at -16.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 772 /RAM/DDR_DM5))
    (pad 152 smd rect (at -16.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 754 /RAM/DDR_DQS5_N))
    (pad 151 smd rect (at -15.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 150 smd rect (at -15.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 149 smd rect (at -15.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 770 /RAM/DDR_DQ41))
    (pad 148 smd rect (at -14.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 749 /RAM/DDR_DQ45))
    (pad 147 smd rect (at -14.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 762 /RAM/DDR_DQ40))
    (pad 146 smd rect (at -14.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 761 /RAM/DDR_DQ44))
    (pad 145 smd rect (at -13.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 144 smd rect (at -13.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 143 smd rect (at -13.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 760 /RAM/DDR_DQ35))
    (pad 142 smd rect (at -13.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 752 /RAM/DDR_DQ39))
    (pad 141 smd rect (at -12.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 758 /RAM/DDR_DQ34))
    (pad 140 smd rect (at -12.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 727 /RAM/DDR_DQ38))
    (pad 139 smd rect (at -12.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 138 smd rect (at -11.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 137 smd rect (at -11.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 739 /RAM/DDR_DQS4_P))
    (pad 136 smd rect (at -11.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 746 /RAM/DDR_DM4))
    (pad 135 smd rect (at -10.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 738 /RAM/DDR_DQS4_N))
    (pad 134 smd rect (at -10.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 133 smd rect (at -10.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 132 smd rect (at -10.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 731 /RAM/DDR_DQ37))
    (pad 131 smd rect (at -9.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 768 /RAM/DDR_DQ33))
    (pad 130 smd rect (at -9.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 759 /RAM/DDR_DQ36))
    (pad 129 smd rect (at -9.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 745 /RAM/DDR_DQ32))
    (pad 128 smd rect (at -8.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 127 smd rect (at -8.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 126 smd rect (at -8.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (pad 125 smd rect (at -7.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask))
    (pad 124 smd rect (at -7.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 123 smd rect (at -7.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 122 smd rect (at -7.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask))
    (pad 121 smd rect (at -6.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 629 "Net-(R210-Pad1)"))
    (pad 120 smd rect (at -6.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 630 "Net-(R211-Pad1)"))
    (pad 119 smd rect (at -6.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 801 /RAM/DDR_A13))
    (pad 118 smd rect (at -5.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 117 smd rect (at -5.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 116 smd rect (at -5.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 776 /RAM/DDR_ODT_0))
    (pad 115 smd rect (at -4.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 791 /RAM/DDR_CAS_N))
    (pad 114 smd rect (at -4.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 779 /RAM/DDR_CS_N_0))
    (pad 113 smd rect (at -4.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 790 /RAM/DDR_WE_N))
    (pad 112 smd rect (at -4.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 111 smd rect (at -3.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 110 smd rect (at -3.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 792 /RAM/DDR_RAS_N))
    (pad 109 smd rect (at -3.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 793 /RAM/DDR_BA0))
    (pad 108 smd rect (at -2.85 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 805 /RAM/DDR_BA1))
    (pad 107 smd rect (at -2.55 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 808 /RAM/DDR_A10))
    (pad 106 smd rect (at -2.25 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 105 smd rect (at -1.95 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 104 smd rect (at -1.65 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 628 "Net-(R209-Pad1)"))
    (pad 103 smd rect (at -1.35 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 794 /RAM/DDR_CLK0_N))
    (pad 102 smd rect (at -1.05 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 627 "Net-(R208-Pad1)"))
    (pad 101 smd rect (at -0.75 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 785 /RAM/DDR_CLK0_P))
    (pad 100 smd rect (at -0.45 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 99 smd rect (at -0.15 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 98 smd rect (at 0.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 796 /RAM/DDR_A0))
    (pad 97 smd rect (at 0.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 797 /RAM/DDR_A1))
    (pad 96 smd rect (at 0.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 807 /RAM/DDR_A2))
    (pad 95 smd rect (at 1.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 798 /RAM/DDR_A3))
    (pad 94 smd rect (at 1.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 93 smd rect (at 1.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 92 smd rect (at 1.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 803 /RAM/DDR_A4))
    (pad 91 smd rect (at 2.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 804 /RAM/DDR_A5))
    (pad 90 smd rect (at 2.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 800 /RAM/DDR_A6))
    (pad 89 smd rect (at 2.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 784 /RAM/DDR_A8))
    (pad 88 smd rect (at 3.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 87 smd rect (at 3.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 86 smd rect (at 3.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 795 /RAM/DDR_A7))
    (pad 85 smd rect (at 4.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 781 /RAM/DDR_A9))
    (pad 84 smd rect (at 4.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 799 /RAM/DDR_A11))
    (pad 83 smd rect (at 4.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 809 /RAM/DDR_A12))
    (pad 82 smd rect (at 4.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 81 smd rect (at 5.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 80 smd rect (at 5.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 782 /RAM/DDR_A14))
    (pad 79 smd rect (at 5.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 806 /RAM/DDR_BA2))
    (pad 78 smd rect (at 6.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 783 /RAM/DDR_A15))
    (pad 77 smd rect (at 6.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask))
    (pad 76 smd rect (at 6.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 75 smd rect (at 7.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 74 smd rect (at 7.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 626 "Net-(R207-Pad1)"))
    (pad 73 smd rect (at 7.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 778 /RAM/DDR_CKE_0))
    (pad 72 smd rect (at 10.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 71 smd rect (at 10.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 70 smd rect (at 10.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 847 /RAM/DDR_DQ31))
    (pad 69 smd rect (at 11.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 848 /RAM/DDR_DQ27))
    (pad 68 smd rect (at 11.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 837 /RAM/DDR_DQ30))
    (pad 67 smd rect (at 11.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 838 /RAM/DDR_DQ26))
    (pad 66 smd rect (at 12.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 65 smd rect (at 12.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 64 smd rect (at 12.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 820 /RAM/DDR_DQS3_P))
    (pad 63 smd rect (at 13.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 829 /RAM/DDR_DM3))
    (pad 62 smd rect (at 13.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 828 /RAM/DDR_DQS3_N))
    (pad 61 smd rect (at 13.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 60 smd rect (at 13.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 59 smd rect (at 14.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 855 /RAM/DDR_DQ25))
    (pad 58 smd rect (at 14.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 821 /RAM/DDR_DQ29))
    (pad 57 smd rect (at 14.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 856 /RAM/DDR_DQ24))
    (pad 56 smd rect (at 15.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 811 /RAM/DDR_DQ28))
    (pad 55 smd rect (at 15.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 54 smd rect (at 15.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 53 smd rect (at 16.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 839 /RAM/DDR_DQ19))
    (pad 52 smd rect (at 16.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 812 /RAM/DDR_DQ23))
    (pad 51 smd rect (at 16.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 830 /RAM/DDR_DQ18))
    (pad 50 smd rect (at 16.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 824 /RAM/DDR_DQ22))
    (pad 49 smd rect (at 17.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 48 smd rect (at 17.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 47 smd rect (at 17.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 823 /RAM/DDR_DQS2_P))
    (pad 46 smd rect (at 18.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 814 /RAM/DDR_DM2))
    (pad 45 smd rect (at 18.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 822 /RAM/DDR_DQS2_N))
    (pad 44 smd rect (at 18.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 43 smd rect (at 19.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 42 smd rect (at 19.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 815 /RAM/DDR_DQ21))
    (pad 41 smd rect (at 19.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 831 /RAM/DDR_DQ17))
    (pad 40 smd rect (at 19.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 813 /RAM/DDR_DQ20))
    (pad 39 smd rect (at 20.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 832 /RAM/DDR_DQ16))
    (pad 38 smd rect (at 20.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 37 smd rect (at 20.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 36 smd rect (at 21.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 840 /RAM/DDR_DQ15))
    (pad 35 smd rect (at 21.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 860 /RAM/DDR_DQ11))
    (pad 34 smd rect (at 21.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 849 /RAM/DDR_DQ14))
    (pad 33 smd rect (at 22.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 861 /RAM/DDR_DQ10))
    (pad 32 smd rect (at 22.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 31 smd rect (at 22.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 30 smd rect (at 22.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 533 /RAM/DDR_RST_N))
    (pad 29 smd rect (at 23.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 858 /RAM/DDR_DQS1_P))
    (pad 28 smd rect (at 23.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 841 /RAM/DDR_DM1))
    (pad 27 smd rect (at 23.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 857 /RAM/DDR_DQS1_N))
    (pad 26 smd rect (at 24.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 25 smd rect (at 24.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 24 smd rect (at 24.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 850 /RAM/DDR_DQ13))
    (pad 23 smd rect (at 25.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 852 /RAM/DDR_DQ9))
    (pad 22 smd rect (at 25.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 859 /RAM/DDR_DQ12))
    (pad 21 smd rect (at 25.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 851 /RAM/DDR_DQ8))
    (pad 20 smd rect (at 25.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 19 smd rect (at 26.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at 26.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 833 /RAM/DDR_DQ7))
    (pad 17 smd rect (at 26.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 843 /RAM/DDR_DQ3))
    (pad 16 smd rect (at 27.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 817 /RAM/DDR_DQ6))
    (pad 15 smd rect (at 27.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 862 /RAM/DDR_DQ2))
    (pad 14 smd rect (at 27.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 13 smd rect (at 28.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 12 smd rect (at 28.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 816 /RAM/DDR_DQS0_P))
    (pad 11 smd rect (at 28.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 818 /RAM/DDR_DM0))
    (pad 10 smd rect (at 28.95 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 825 /RAM/DDR_DQS0_N))
    (pad 9 smd rect (at 29.25 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 29.55 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 7 smd rect (at 29.85 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 853 /RAM/DDR_DQ1))
    (pad 6 smd rect (at 30.15 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 810 /RAM/DDR_DQ5))
    (pad 5 smd rect (at 30.45 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 826 /RAM/DDR_DQ0))
    (pad 4 smd rect (at 30.75 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 842 /RAM/DDR_DQ4))
    (pad 3 smd rect (at 31.05 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 31.35 4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 31.65 -4.1 270) (size 0.35 2) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (model ":datasheets:TE/DDR3 SODIMM/c-2013289-1-b-3d.stp"
      (offset (xyz 0 -4 2.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
    (model ":datasheets:TE/DDR3 SODIMM/JEDEC DDR3 204P SODIMM (1_5V).wrl"
      (offset (xyz 0 0.5 3.5))
      (scale (xyz 393.7 393.7 393.7))
      (rotate (xyz -90 0 180))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63970)
    (at 254 183)
    (path /5EDD723A/5F2BB4CD/60C30804)
    (fp_text reference D10 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 169 "/Inputs/Right Pods/POD10_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 170 "/Inputs/Right Pods/POD10_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 171 "/Inputs/Right Pods/POD10_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 172 "/Inputs/Right Pods/POD10_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 173 "/Inputs/Right Pods/POD10_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 174 "/Inputs/Right Pods/POD10_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 175 "/Inputs/Right Pods/POD10_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 176 "/Inputs/Right Pods/POD10_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF63256)
    (at 326.56 38.33)
    (path /5EF1FA37/5FC7DCC2)
    (fp_text reference C146 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "47 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6325C)
    (at 329.71 41.53)
    (path /5EF1FA37/5FC59146)
    (fp_text reference C147 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63262)
    (at 341.51 30.83)
    (path /5EF1FA37/5FC593D7)
    (fp_text reference C148 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF62FD2)
    (at 364.94 31.02507)
    (path /5EDD723A/5F297DD1/5F61E83C)
    (fp_text reference C40 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F96)
    (at -28.175 154.53)
    (path /5EDD723A/5F0BA462/5F0E0FDB)
    (fp_text reference C30 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FE4)
    (at 366.99 37.04)
    (path /5EDD723A/5F297DD1/5F635FE4)
    (fp_text reference C43 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F1E)
    (at 2.48 169.75)
    (path /5EDD723A/5F0BA462/5F252B6B)
    (fp_text reference C10 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6340C)
    (at 369.43 51.93)
    (path /5EEF3B79/5F303230/604EFD26)
    (fp_text reference C219 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63412)
    (at 366.93 50.73)
    (path /5EEF3B79/5F303230/604F3962)
    (fp_text reference C220 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63418)
    (at 366.78 45.93)
    (path /5EEF3B79/5F303230/604FAB78)
    (fp_text reference C221 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630E0)
    (at 390 72.84)
    (path /5EDD723A/5F2BB4CD/5F308105/5F34F6C3)
    (fp_text reference C85 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630E6)
    (at 392.5 71.34)
    (path /5EDD723A/5F2BB4CD/5F308105/5F36506F)
    (fp_text reference C86 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF639ED)
    (at 36 183)
    (path /5EDD723A/5F2B9784/60CAEE9F)
    (fp_text reference D15 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 209 "/Inputs/Left Pods/POD0_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 210 "/Inputs/Left Pods/POD0_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 211 "/Inputs/Left Pods/POD0_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 212 "/Inputs/Left Pods/POD0_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 213 "/Inputs/Left Pods/POD0_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 214 "/Inputs/Left Pods/POD0_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 215 "/Inputs/Left Pods/POD0_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 216 "/Inputs/Left Pods/POD0_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62EE8)
    (at -2.9 174.1)
    (path /5EDD723A/5F0BA462/5F1A5463)
    (fp_text reference C1 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F9C)
    (at -10.1 177.46)
    (path /5EDD723A/5F0BA462/5F0E0E9F)
    (fp_text reference C31 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 10 "Net-(C31-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF6320E)
    (at 288 46.25 180)
    (path /5EE2921B/5FA8016F)
    (fp_text reference C134 (at -2.35 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.1 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 29 "/RGMII PHY/ETH_B_TAP"))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF63214)
    (at 274.1 46.25)
    (path /5EE2921B/5FA88287)
    (fp_text reference C135 (at -2.25 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.1 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 30 "/RGMII PHY/ETH_C_TAP"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF6321A)
    (at 273.25 48.775)
    (path /5EE2921B/5FA88858)
    (fp_text reference C136 (at -2.4 0.025) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.1 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 31 "/RGMII PHY/ETH_D_TAP"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF6413E)
    (at 382.1685 109.822)
    (path /5EDD723A/5F0BA462/5F15BB76)
    (fp_text reference R21 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 317 "/Inputs/Pod Power/P8_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 343 "/Inputs/Pod Power/P8_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF64144)
    (at -26.5715 178.662)
    (path /5EDD723A/5F0BA462/5F160AD9)
    (fp_text reference R22 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 319 "/Inputs/Pod Power/P9_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 345 "/Inputs/Pod Power/P9_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF6414A)
    (at 3.4685 159.072)
    (path /5EDD723A/5F0BA462/5F165D30)
    (fp_text reference R23 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 321 "/Inputs/Pod Power/P10_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 347 "/Inputs/Pod Power/P10_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63864)
    (at 6.25 149.03)
    (path /5EDD7150/61580EA1/61AC7A70)
    (fp_text reference C402 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6386A)
    (at -40.87 118.14)
    (path /5EDD7150/611CBEBF/61C862C2)
    (fp_text reference C403 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63870)
    (at 369.22 161.57)
    (path /5EDD7150/61CB0CF8)
    (fp_text reference C404 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63876)
    (at 371.72 161.57)
    (path /5EDD7150/61CC9F9D)
    (fp_text reference C405 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6370E)
    (at -55.33 147.56507)
    (path /5EDD7150/61580EA1/615D7A69)
    (fp_text reference C345 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 93 "Net-(C345-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63714)
    (at -75.26 152.66507)
    (path /5EDD7150/61580EA1/615F333F)
    (fp_text reference C346 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 94 "Net-(C346-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6371A)
    (at -70.26 149.16507)
    (path /5EDD7150/61580EA1/61606B72)
    (fp_text reference C347 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 95 "Net-(C347-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63720)
    (at -60.76 151.16507)
    (path /5EDD7150/61580EA1/615D7A6F)
    (fp_text reference C348 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 93 "Net-(C345-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63026)
    (at 371.99 36.44)
    (path /5EDD723A/5F297DD1/5F628466)
    (fp_text reference C54 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF633B2)
    (at 314.78 67.17)
    (path /5EDD71F2/60393E3F)
    (fp_text reference C204 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF633B8)
    (at 379.7 61.63)
    (path /5EEF3B79/5F303230/604EABEC)
    (fp_text reference C205 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF633BE)
    (at 363.88 46.08)
    (path /5EEF3B79/5F303230/604F3936)
    (fp_text reference C206 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F013CCF)
    (at 171 200)
    (path /5EDD723A/5F2BB4CD/5F3DFECC)
    (fp_text reference J3 (at 0 -11.85) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 105 "/Inputs/Right Pods/POD6_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 113 "/Inputs/Right Pods/POD6_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 106 "/Inputs/Right Pods/POD6_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 114 "/Inputs/Right Pods/POD6_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 107 "/Inputs/Right Pods/POD6_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 115 "/Inputs/Right Pods/POD6_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 108 "/Inputs/Right Pods/POD6_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 116 "/Inputs/Right Pods/POD6_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 340 "/Inputs/Right Pods/P6_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 340 "/Inputs/Right Pods/P6_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 340 "/Inputs/Right Pods/P6_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 361 "/Inputs/Pod Power/P6_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 340 "/Inputs/Right Pods/P6_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 362 /Inputs/P6_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 340 "/Inputs/Right Pods/P6_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 363 /Inputs/P6_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 109 "/Inputs/Right Pods/POD6_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 117 "/Inputs/Right Pods/POD6_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 110 "/Inputs/Right Pods/POD6_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 118 "/Inputs/Right Pods/POD6_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 111 "/Inputs/Right Pods/POD6_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 119 "/Inputs/Right Pods/POD6_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 112 "/Inputs/Right Pods/POD6_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 120 "/Inputs/Right Pods/POD6_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6375C)
    (at 383.8 75.09)
    (path /5EDD723A/5F2BB4CD/5F308105/61765656)
    (fp_text reference C358 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63762)
    (at 393.4 75.84)
    (path /5EDD723A/5F2BB4CD/5F308105/617655F2)
    (fp_text reference C359 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63768)
    (at 390.2 79.44)
    (path /5EDD723A/5F2BB4CD/5F308105/61765618)
    (fp_text reference C360 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6376E)
    (at 395 72.54)
    (path /5EDD723A/5F2BB4CD/5F308105/61765630)
    (fp_text reference C361 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63774)
    (at 386.4 84.24)
    (path /5EDD723A/5F2BB4CD/5F308105/6176564B)
    (fp_text reference C362 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64168)
    (at 377.79 29.04)
    (path /5EDD723A/5F297DD1/5F64C4BA)
    (fp_text reference R28 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 482 /Inputs/S7_INIT_B))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6416E)
    (at 375.29 30.54)
    (path /5EDD723A/5F297DD1/5F599E40)
    (fp_text reference R29 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 483 /Inputs/S7_QSPI_DQ1))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 484 "Net-(R29-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64174)
    (at 370.29 34.94)
    (path /5EDD723A/5F297DD1/5F59CA3F)
    (fp_text reference R30 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 485 /Inputs/S7_QSPI_DQ2))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 486 "Net-(R30-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6417A)
    (at 379.84 24.34)
    (path /5EDD723A/5F297DD1/5F59EFEA)
    (fp_text reference R31 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 487 "Net-(R31-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 488 /Inputs/S7_QSPI_DQ3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF636AE)
    (at -47.07 86.67507)
    (path /5EDD7150/61296AEB/613F9AF7)
    (fp_text reference C329 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 89 "Net-(C327-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF636B4)
    (at -47.07 84.07507)
    (path /5EDD7150/61296AEB/6141C73F)
    (fp_text reference C330 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 90 "Net-(C328-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF636BA)
    (at -19.82 67.02)
    (path /5EDD7150/61296AEB/614918AB)
    (fp_text reference C331 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF636C0)
    (at -42.77 89.19)
    (path /5EDD7150/61296AEB/614918B1)
    (fp_text reference C332 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F90)
    (at -35.125 158.53)
    (path /5EDD723A/5F0BA462/5F0E0FA1)
    (fp_text reference C29 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FF0)
    (at 375.29 29.04)
    (path /5EDD723A/5F297DD1/5F60C33A)
    (fp_text reference C45 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF62FEA)
    (at 372.39 31.79)
    (path /5EDD723A/5F297DD1/5F5FAC0B)
    (fp_text reference C44 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6357A)
    (at 2.88 212.72)
    (path /5EDDB439/60DC4B1A)
    (fp_text reference C279 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 69 /Clocking/XG_REFCLK_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 70 /QSFP+/XG_REFCLK_AC_P))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63580)
    (at 317.43 114.47)
    (path /5EDDB439/60DC4B14)
    (fp_text reference C280 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 71 /Clocking/XG_REFCLK_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 72 /QSFP+/XG_REFCLK_AC_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1206_CAP_NOSILK (layer F.Cu) (tedit 53C61E7C) (tstamp 5EF63586)
    (at 133.76 55.12507)
    (path /5EEF3B79/60EE77BF)
    (fp_text reference C281 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1206.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63A06)
    (at 64 183)
    (path /5EDD723A/5F2B9784/60CAEEAF)
    (fp_text reference D16 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 217 "/Inputs/Left Pods/POD1_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 218 "/Inputs/Left Pods/POD1_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 "/Inputs/Left Pods/POD1_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 220 "/Inputs/Left Pods/POD1_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 221 "/Inputs/Left Pods/POD1_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 222 "/Inputs/Left Pods/POD1_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 223 "/Inputs/Left Pods/POD1_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 224 "/Inputs/Left Pods/POD1_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63322)
    (at 307.68 64.92)
    (path /5EDD71F2/601C2CB5)
    (fp_text reference C180 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 42 /RAM_VTT))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63328)
    (at 304.38 66.72)
    (path /5EDD71F2/601CFCF1)
    (fp_text reference C181 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6332E)
    (at 315.58 62.07)
    (path /5EDD71F2/601E28DD)
    (fp_text reference C182 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF631C6)
    (at 288.25 55.9)
    (path /5EE2921B/5FA5F944)
    (fp_text reference C122 (at 2.75 0) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 26 "/RGMII PHY/A1V2"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF631CC)
    (at 294 62.2)
    (path /5EE2921B/5FA63BB6)
    (fp_text reference C123 (at 2.75 0) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 27 "/RGMII PHY/A1V2_PLL"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63286)
    (at 326.41 42.33)
    (path /5EF1FA37/5FD28E86)
    (fp_text reference C154 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 36 "/FPGA Support/GTX_1V8"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF6328C)
    (at 307.96 41.73)
    (path /5EF1FA37/5FD639D6)
    (fp_text reference C155 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 37 "Net-(C155-Pad2)"))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63110)
    (at 387.7 78.24)
    (path /5EDD723A/5F2BB4CD/5F308105/5F3821D1)
    (fp_text reference C93 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63116)
    (at 387.7 79.74)
    (path /5EDD723A/5F2BB4CD/5F308105/5F382268)
    (fp_text reference C94 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630A4)
    (at 383.4 76.74)
    (path /5EDD723A/5F2BB4CD/5F308105/5F34E8AC)
    (fp_text reference C75 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_6_0.5MM_1.6x1.0MM (layer F.Cu) (tedit 5EF1F149) (tstamp 5EF64F69)
    (at 356.985001 53.3055)
    (path /5EEF3B79/5F303230/6076AAE0)
    (fp_text reference U44 (at 0 5.2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value RCLAMP0542T (at 0 4.2) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -0.8 0.8) (end -0.6 1) (layer F.SilkS) (width 0.15))
    (pad 3 smd rect (at 0.5 0.438) (size 0.4 0.675) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 417 /Clocking/TRIG_OUT_MUX_P))
    (pad 1 smd rect (at -0.5 0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 416 /Clocking/REF_OUT))
    (pad 4 smd rect (at 0.5 -0.438) (size 0.4 0.675) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0 -0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 417 /Clocking/TRIG_OUT_MUX_P))
    (pad 6 smd rect (at -0.5 -0.438) (size 0.2 0.675) (layers F.Cu F.Paste F.Mask)
      (net 416 /Clocking/REF_OUT))
    (model :walter:smd_qfn/dfn6-3x3.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.5 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_AMPHENOL_901_10511_3 (layer F.Cu) (tedit 5EC13C71) (tstamp 5EF63F89)
    (at 163 23 270)
    (path /5EEF3B79/5F303230/604C5AEA)
    (fp_text reference J25 (at 0 6.1 90) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 901-10511-3 (at 0 7.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.8 -3.65) (end -2.8 3.65) (layer Dwgs.User) (width 0.05))
    (pad ~ smd rect (at -2.05 0 270) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 0 1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 -1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 0 0 270) (size 5.6 0.3) (layers F.Cu F.Mask)
      (net 417 /Clocking/TRIG_OUT_MUX_P))
    (model :datasheets:Amphenol/SMA/901-10511-3.step
      (offset (xyz -12 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_MOLEX_KK_22-23-2041 (layer F.Cu) (tedit 5EF1A77B) (tstamp 5EF63F98)
    (at -51.764999 58.055001)
    (path /5EDD71A3/620E74D2)
    (fp_text reference J27 (at 0 6.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value PCFAN_4WIRE (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 4 -2.5) (end 4 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4 -2.5) (end 4 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4 -3.5) (end -4 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 -3.5) (end -5.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 3.5) (end 5.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 3.5) (end 5.5 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 -3.5) (end -5.5 3.5) (layer F.SilkS) (width 0.15))
    (pad 1 thru_hole circle (at 3.81 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 1.27 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 908 /MCU/FAN0_12V0))
    (pad 3 thru_hole circle (at -1.27 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 418 /MCU/FAN0_TACHO))
    (pad 4 thru_hole circle (at -3.81 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 419 /MCU/FAN0_PWM_SHIFTED))
    (model :datasheets:Molex/KK/022232041.stp
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63442)
    (at 359.43 51.03)
    (path /5EEF3B79/5F303230/605304B2)
    (fp_text reference C228 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63448)
    (at 162.41 38.62)
    (path /5EEF3B79/60796FC4)
    (fp_text reference C229 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 46 "Net-(C229-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF6344E)
    (at 147.27 49.82)
    (path /5EEF3B79/60798450)
    (fp_text reference C230 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "10 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 47 "Net-(C230-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F013C2A)
    (at 215 200)
    (path /5EDD723A/5F2BB4CD/5F3F3B95)
    (fp_text reference J5 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 137 "/Inputs/Right Pods/POD8_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 145 "/Inputs/Right Pods/POD8_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 138 "/Inputs/Right Pods/POD8_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 146 "/Inputs/Right Pods/POD8_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 139 "/Inputs/Right Pods/POD8_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 147 "/Inputs/Right Pods/POD8_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 140 "/Inputs/Right Pods/POD8_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 148 "/Inputs/Right Pods/POD8_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 344 "/Inputs/Right Pods/P8_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 344 "/Inputs/Right Pods/P8_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 344 "/Inputs/Right Pods/P8_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 367 "/Inputs/Pod Power/P8_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 344 "/Inputs/Right Pods/P8_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 368 /Inputs/P8_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 344 "/Inputs/Right Pods/P8_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 369 /Inputs/P8_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 141 "/Inputs/Right Pods/POD8_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 149 "/Inputs/Right Pods/POD8_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 142 "/Inputs/Right Pods/POD8_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 150 "/Inputs/Right Pods/POD8_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 143 "/Inputs/Right Pods/POD8_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 151 "/Inputs/Right Pods/POD8_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 144 "/Inputs/Right Pods/POD8_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 152 "/Inputs/Right Pods/POD8_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63925)
    (at 218 183)
    (path /5EDD723A/5F2BB4CD/60BFDF63)
    (fp_text reference D7 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 145 "/Inputs/Right Pods/POD8_D7_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 146 "/Inputs/Right Pods/POD8_D7_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 147 "/Inputs/Right Pods/POD8_D6_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 148 "/Inputs/Right Pods/POD8_D6_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 149 "/Inputs/Right Pods/POD8_D5_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 150 "/Inputs/Right Pods/POD8_D5_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 151 "/Inputs/Right Pods/POD8_D4_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 152 "/Inputs/Right Pods/POD8_D4_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SMA_EDGE_AMPHENOL_901_10511_3 (layer F.Cu) (tedit 5EC13C71) (tstamp 5EF63F5C)
    (at 103 23 270)
    (path /5EEF3B79/5F303230/6028963A)
    (fp_text reference J21 (at 0 6.1 90) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 901-10511-3 (at 0 7.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -2.8 -3.65) (end -2.8 3.65) (layer Dwgs.User) (width 0.05))
    (pad ~ smd rect (at -2.05 0 270) (size 1.5 0.3) (layers F.Paste))
    (pad 2 smd rect (at 0 1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 -1.98 270) (size 5.6 3.35) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at 0 0 270) (size 5.6 0.3) (layers F.Cu F.Mask)
      (net 414 /Clocking/REF_OUT_P))
    (model :datasheets:Amphenol/SMA/901-10511-3.step
      (offset (xyz -12 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF630AA)
    (at 378.9 84.24)
    (path /5EDD723A/5F2BB4CD/5F308105/5F36505B)
    (fp_text reference C76 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F54)
    (at -0.7 163.63)
    (path /5EDD723A/5F0BA462/5F09418A)
    (fp_text reference C19 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 4 "Net-(C19-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631DE)
    (at 278.25 57.1 90)
    (path /5EE2921B/5FA4CAD4)
    (fp_text reference C126 (at 0.5 -0.85 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 25 "/RGMII PHY/A3V3"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631E4)
    (at 283.25 62.15 180)
    (path /5EE2921B/5FA50B56)
    (fp_text reference C127 (at -2.9 -0.5) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631EA)
    (at 279.75 58.1 270)
    (path /5EE2921B/5FA5F94F)
    (fp_text reference C128 (at -2.35 0 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 270) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 26 "/RGMII PHY/A1V2"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631A8)
    (at 280.9 63.85 90)
    (path /5EE2921B/5FA6C22A)
    (fp_text reference C117 (at 2.35 0.1 90) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 90) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 90) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631AE)
    (at 278.346447 64.753553 225)
    (path /5EE2921B/5FA6799E)
    (fp_text reference C118 (at 0.737437 0.883883 45) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1 45) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 225) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 225) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FA2)
    (at 5.5 162.25)
    (path /5EDD723A/5F0BA462/5F0E0ED9)
    (fp_text reference C32 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 11 "Net-(C32-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6319C)
    (at 384.91 91.1)
    (path /5EE2921B/5FA5F92E)
    (fp_text reference C115 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF631A2)
    (at 283.85 62.9 180)
    (path /5EE2921B/5FA675B7)
    (fp_text reference C116 (at -0.85 -0.9) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.47 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643D5)
    (at 158.62 47.92)
    (path /5EEF3B79/60EE22F2)
    (fp_text reference R132 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 240 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 48 /Clocking/CLK_OCXO_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643DB)
    (at 359.43 54.03)
    (path /5EEF3B79/5F303230/60E7DB81)
    (fp_text reference R133 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 240 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 564 "/Clocking/Trigger and Reference Inputs/TRIG_IN_P"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643E1)
    (at 356.4 57.13)
    (path /5EEF3B79/5F303230/60E8318B)
    (fp_text reference R134 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 240 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 565 "/Clocking/Trigger and Reference Inputs/TRIG_IN_N"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643E7)
    (at 372.2 41.28)
    (path /5EEF3B79/5F303230/60E8C7FE)
    (fp_text reference R135 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 240 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 52 /Clocking/REF_IN_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643ED)
    (at 369.63 44.13)
    (path /5EEF3B79/5F303230/60E8C815)
    (fp_text reference R136 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 240 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 54 /Clocking/REF_IN_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643F3)
    (at 353.9 56.48)
    (path /5EEF3B79/5F303230/60E9282E)
    (fp_text reference R137 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 240 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 555 /PPS_IN_P))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643F9)
    (at 350.6 59.38)
    (path /5EEF3B79/5F303230/60E92845)
    (fp_text reference R138 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 240 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 556 /PPS_IN_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF643FF)
    (at 155.02 50.77)
    (path /5EEF3B79/60EE2301)
    (fp_text reference R139 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 240 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 50 /Clocking/CLK_OCXO_N))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64405)
    (at 162.61 43.12)
    (path /5EEF3B79/60F5D6CF)
    (fp_text reference R140 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 3.9K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 76 "Net-(C287-Pad2)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6440B)
    (at 162.61 41.62)
    (path /5EEF3B79/60F600EB)
    (fp_text reference R141 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 820 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 77 "Net-(C288-Pad2)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_MOLEX_KK_22-23-2041 (layer F.Cu) (tedit 5EF1A77B) (tstamp 5EF63FF7)
    (at -52 49)
    (path /5EDD71A3/6216669E)
    (fp_text reference J31 (at 0 6.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value PCFAN_4WIRE (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 4 -2.5) (end 4 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4 -2.5) (end 4 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4 -3.5) (end -4 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 -3.5) (end -5.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 3.5) (end 5.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 3.5) (end 5.5 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 -3.5) (end -5.5 3.5) (layer F.SilkS) (width 0.15))
    (pad 1 thru_hole circle (at 3.81 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 1.27 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 909 /MCU/FAN1_12V0))
    (pad 3 thru_hole circle (at -1.27 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 441 /MCU/FAN1_TACHO))
    (pad 4 thru_hole circle (at -3.81 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 442 /MCU/FAN1_PWM_SHIFTED))
    (model :datasheets:Molex/KK/022232041.stp
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:CONN_MOLEX_KK_22-23-2041 (layer F.Cu) (tedit 5EF1A77B) (tstamp 5EF64006)
    (at -12.414999 200.055001)
    (path /5EDD71A3/6216FE7F)
    (fp_text reference J32 (at 0 6.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value PCFAN_4WIRE (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 4 -2.5) (end 4 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4 -2.5) (end 4 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -4 -3.5) (end -4 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 -3.5) (end -5.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 5.5 3.5) (end 5.5 -3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 3.5) (end 5.5 3.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -5.5 -3.5) (end -5.5 3.5) (layer F.SilkS) (width 0.15))
    (pad 1 thru_hole circle (at 3.81 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad 2 thru_hole circle (at 1.27 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 910 /MCU/FAN2_12V0))
    (pad 3 thru_hole circle (at -1.27 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 443 /MCU/FAN2_TACHO))
    (pad 4 thru_hole circle (at -3.81 0) (size 1.45 1.45) (drill 1.02) (layers *.Cu *.Mask)
      (net 444 /MCU/FAN2_PWM_SHIFTED))
    (model :datasheets:Molex/KK/022232041.stp
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF6520C)
    (at -65.429999 149.03)
    (path /5EDD7150/61580EA1/61A9B18F)
    (fp_text reference U76 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 617 "/Power Supply/Higher voltage rails/3V3_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 616 "/Power Supply/Higher voltage rails/3V3_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF6521F)
    (at -73.629999 140.03)
    (path /5EDD7150/61580EA1/61AB3874)
    (fp_text reference U77 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 619 "/Power Supply/Higher voltage rails/BACKLIGHT_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 618 "/Power Supply/Higher voltage rails/BACKLIGHT_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 594 /VBACKLIGHT_P))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63086)
    (at 393.3 69.54)
    (path /5EDD723A/5F2BB4CD/5F308105/5F365047)
    (fp_text reference C70 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F06)
    (at -5.1 177.1)
    (path /5EDD723A/5F0BA462/5F252B5F)
    (fp_text reference C6 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F2A)
    (at -17.8 170.48)
    (path /5EDD723A/5F0BA462/5F258F1A)
    (fp_text reference C12 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F3C)
    (at -35.125 166.53)
    (path /5EDD723A/5F0BA462/5F0B1DEA)
    (fp_text reference C15 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63490)
    (at 2.22 204.88)
    (path /5EDD71A3/608DBBE0)
    (fp_text reference C241 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63496)
    (at -0.28 206.38)
    (path /5EDD71A3/608E12B9)
    (fp_text reference C242 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63606)
    (at -37.04 79.42507)
    (path /5EDD7150/61296AEB/612AEE3B)
    (fp_text reference C301 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6308C)
    (at 390 71.34)
    (path /5EDD723A/5F2BB4CD/5F308105/5F34E44B)
    (fp_text reference C71 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63128)
    (at 157.52 52.42)
    (path /5EEF3B79/6110E25A)
    (fp_text reference C97 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.1 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6312E)
    (at 161.12 48.22)
    (path /5EEF3B79/6110E260)
    (fp_text reference C98 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6373E)
    (at 388.1 85.74)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C970)
    (fp_text reference C353 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63744)
    (at 386.4 82.74)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C9AE)
    (fp_text reference C354 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6374A)
    (at 372.7 84.09)
    (path /5EDD723A/5F2BB4CD/5F308105/617655E7)
    (fp_text reference C355 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63750)
    (at 369.4 84.09)
    (path /5EDD723A/5F2BB4CD/5F308105/6176560D)
    (fp_text reference C356 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63756)
    (at 387.1 71.49)
    (path /5EDD723A/5F2BB4CD/5F308105/61765625)
    (fp_text reference C357 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x3MM_TALL (layer F.Cu) (tedit 5EF1E0CE) (tstamp 5EF65295)
    (at 369.520001 158.27)
    (path /5EDD7150/61CCABF3)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U83 (at 0.25 2.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value AT30TS74_UDFN (at -3.75 -1.1) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 2) (end 1 2) (layer F.SilkS) (width 0.1))
    (fp_line (start -1 -1.5) (end -1 1.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 1 -1.5) (end 1 1.5) (layer F.SilkS) (width 0.1))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.4 1.4) (layers F.Cu F.Mask))
    (pad 1 smd rect (at -0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 2 smd rect (at -0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 3 smd rect (at 0.25 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 657 /TEMP4_ALERT))
    (pad 4 smd rect (at 0.75 1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at 0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 6 smd rect (at 0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 7 smd rect (at -0.25 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 8 smd rect (at -0.75 -1.4) (size 0.25 0.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model :walter:smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF652A8)
    (at -40.019999 114.09)
    (path /5EDD7150/611CBEBF/61CB85B9)
    (fp_text reference U84 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 625 "/Power Supply/Intermediate and Standby Rails/12V0_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 624 "/Power Supply/Intermediate and Standby Rails/12V0_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF65232)
    (at -65.429999 142.43)
    (path /5EDD7150/61580EA1/61AC7A5F)
    (fp_text reference U78 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 621 "/Power Supply/Higher voltage rails/5V0_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 620 "/Power Supply/Higher voltage rails/5V0_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF65245)
    (at -24.699999 102.32)
    (path /5EDD7150/611CBEBF/61C7EC99)
    (fp_text reference U79 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 623 "/Power Supply/Intermediate and Standby Rails/3V3_SB_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 622 "/Power Supply/Intermediate and Standby Rails/3V3_SB_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63014)
    (at 377.79 32.04)
    (path /5EDD723A/5F297DD1/5F5FAF85)
    (fp_text reference C51 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63068)
    (at 383.8 69.69)
    (path /5EDD723A/5F2BB4CD/5F308105/616BF404)
    (fp_text reference C65 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF64150)
    (at -7.1015 169.422)
    (path /5EDD723A/5F0BA462/5F16AF16)
    (fp_text reference R24 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 323 "/Inputs/Pod Power/P11_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 349 "/Inputs/Pod Power/P11_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64156)
    (at 372.79 33.44)
    (path /5EDD723A/5F297DD1/5F659BAF)
    (fp_text reference R25 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 4.7K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 478 /Inputs/S7_RST_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6415C)
    (at 382.34 24.34)
    (path /5EDD723A/5F297DD1/5F5E6111)
    (fp_text reference R26 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 358 "/Inputs/IO FPGA/S6_TDO"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 479 "Net-(R26-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF64162)
    (at 369.49 36.44)
    (path /5EDD723A/5F297DD1/5F5B0AA8)
    (fp_text reference R27 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 33 (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 480 "Net-(R27-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 481 "/Inputs/IO FPGA/S7_QSPI_SCK"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64C85)
    (at -7.5 161.005001)
    (path /5EDD723A/5F0BA462/5F0AF6A4)
    (fp_text reference U18 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 304 "Net-(F2-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 304 "Net-(F2-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 5 "Net-(C20-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 467 "Net-(R2-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 879 "/Inputs/Pod Power/P1_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64C99)
    (at -0.1 161.005001)
    (path /5EDD723A/5F0BA462/5F0B1DBD)
    (fp_text reference U19 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 306 "Net-(F3-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 306 "Net-(F3-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 6 "Net-(C21-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 468 "Net-(R3-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 880 "/Inputs/Pod Power/P2_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF6502D)
    (at 379.75 75.99)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F819)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U51 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ADCMP582 (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 590 "Net-(R183-Pad2)"))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 194 "/Inputs/Right Pods/POD11_D7_P"))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 193 "/Inputs/Right Pods/POD11_D7_N"))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 592 "Net-(R185-Pad2)"))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 591 "Net-(R184-Pad2)"))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 902 "/Inputs/Right Pods/SERDES inputs/IN3_BUF_N"))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 901 "/Inputs/Right Pods/SERDES inputs/IN3_BUF_P"))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64CAD)
    (at -36.75 178.405001)
    (path /5EDD723A/5F0BA462/5F0C5A9E)
    (fp_text reference U20 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 308 "Net-(F4-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 308 "Net-(F4-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 7 "Net-(C22-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 469 "Net-(R4-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 875 "/Inputs/Pod Power/P3_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF6500B)
    (at 379.75 71.19)
    (path /5EDD723A/5F2BB4CD/5F308105/617655B7)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U50 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ADCMP582 (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 573 "Net-(R148-Pad2)"))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 196 "/Inputs/Right Pods/POD11_D6_P"))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 195 "/Inputs/Right Pods/POD11_D6_N"))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 589 "Net-(R182-Pad2)"))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 574 "Net-(R149-Pad2)"))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 900 "/Inputs/Right Pods/SERDES inputs/IN2_BUF_N"))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 899 "/Inputs/Right Pods/SERDES inputs/IN2_BUF_P"))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64CC1)
    (at -17.2 174.205001)
    (path /5EDD723A/5F0BA462/5F0D5CDF)
    (fp_text reference U21 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 310 "Net-(F5-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 310 "Net-(F5-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 8 "Net-(C23-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 470 "Net-(R5-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 882 "/Inputs/Pod Power/P4_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF64FC7)
    (at 374.95 71.19)
    (path /5EDD723A/5F2BB4CD/5F308105/6169BBF3)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U48 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ADCMP582 (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 567 "Net-(R142-Pad2)"))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 200 "/Inputs/Right Pods/POD11_D4_P"))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 199 "/Inputs/Right Pods/POD11_D4_N"))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 569 "Net-(R144-Pad2)"))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 568 "Net-(R143-Pad2)"))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 892 "/Inputs/Right Pods/SERDES inputs/IN0_BUF_N"))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 891 "/Inputs/Right Pods/SERDES inputs/IN0_BUF_P"))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64CD5)
    (at -3.8 161.005001)
    (path /5EDD723A/5F0BA462/5F0DB159)
    (fp_text reference U22 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 312 "Net-(F6-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 312 "Net-(F6-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 9 "Net-(C24-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 471 "Net-(R6-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 881 "/Inputs/Pod Power/P5_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:OSCILLATOR_LVDS_7.0x5.0 (layer F.Cu) (tedit 5E86F341) (tstamp 5EF64FA5)
    (at 135.485001 50.22)
    (path /5EEF3B79/60F4816C)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U47 (at 0.5 3.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 565BAA100M000ABG (at 0 4.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -3.4 3.05) (end -3.65 3.05) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.65 3.05) (end -3.65 2.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.65 2.8) (end -3.4 3.05) (layer F.SilkS) (width 0.15))
    (pad 6 smd rect (at -2.54 -1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 5 smd rect (at 0 -1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 83 /Clocking/VCXO_N))
    (pad 4 smd rect (at 2.54 -1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 81 /Clocking/VCXO_P))
    (pad 3 smd rect (at 2.54 1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0 1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 1 smd rect (at -2.54 1.9) (size 1.6 1.6) (layers F.Cu F.Paste F.Mask)
      (net 74 /Clocking/VCP1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-6_clock.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.5 0.5 0.25))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64CE9)
    (at -7.5 164.755001)
    (path /5EDD723A/5F0BA462/5F0E0E8C)
    (fp_text reference U23 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 314 "Net-(F7-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 314 "Net-(F7-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 10 "Net-(C31-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 472 "Net-(R13-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 886 "/Inputs/Pod Power/P6_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64CFD)
    (at 3.65 154.405001)
    (path /5EDD723A/5F0BA462/5F0E0EC6)
    (fp_text reference U24 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 316 "Net-(F8-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 316 "Net-(F8-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 11 "Net-(C32-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 473 "Net-(R14-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 869 "/Inputs/Pod Power/P7_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:XILINX_JTAG_PTH_MOLEX_0878311420 (layer F.Cu) (tedit 5DE10E60) (tstamp 5EF63C37)
    (at 364.440001 25.440001)
    (path /5EDD723A/5F297DD1/5F5CAC14)
    (fp_text reference J2 (at 0 -4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value XILINX_JTAG (at 0 3.4) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8.5 3) (end 2 3) (layer F.SilkS) (width 0.3))
    (fp_line (start 8.5 -3) (end 8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start -2 3) (end -8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start -8.5 -3) (end -8.5 3) (layer F.SilkS) (width 0.3))
    (fp_line (start 8.5 -3) (end -8.5 -3) (layer F.SilkS) (width 0.3))
    (pad 14 thru_hole circle (at 6 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 13 thru_hole circle (at 6 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 12 thru_hole circle (at 4 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (pad 11 thru_hole circle (at 4 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 10 thru_hole circle (at 2 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 357 "/Inputs/IO FPGA/S6_TDI"))
    (pad 9 thru_hole circle (at 2 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 8 thru_hole circle (at 0 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 358 "/Inputs/IO FPGA/S6_TDO"))
    (pad 7 thru_hole circle (at 0 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 6 thru_hole circle (at -2 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 359 "/Inputs/IO FPGA/S6_TCK"))
    (pad 5 thru_hole circle (at -2 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 4 thru_hole circle (at -4 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 360 "/Inputs/IO FPGA/S6_TMS"))
    (pad 3 thru_hole circle (at -4 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 1 /GND))
    (pad 2 thru_hole circle (at -6 -1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS)
      (net 2 /3V3))
    (pad 1 thru_hole circle (at -6 1) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.Paste F.SilkS))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/conn_strip/vasch_strip_7x2.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.78 0.78 0.78))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF632E0)
    (at 347.38 31.75507)
    (path /5EDD71F2/601CB607)
    (fp_text reference C169 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF632E6)
    (at 323.58 45.42)
    (path /5EDD71F2/601DC7E8)
    (fp_text reference C170 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF632EC)
    (at 313.08 62.67)
    (path /5EDD71F2/601EC981)
    (fp_text reference C171 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63032)
    (at 380.94 27.34)
    (path /5EDD723A/5F297DD1/5F635FF8)
    (fp_text reference C56 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63268)
    (at 343.46 27.43)
    (path /5EF1FA37/5FCE6065)
    (fp_text reference C149 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6326E)
    (at 322.21 42.63)
    (path /5EF1FA37/5FD07E73)
    (fp_text reference C150 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63098)
    (at 385.9 76.74)
    (path /5EDD723A/5F2BB4CD/5F308105/616C030B)
    (fp_text reference C73 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6305C)
    (at 364.09 35.69)
    (path /5EDD723A/5F297DD1/5F601A03)
    (fp_text reference C63 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6377A)
    (at 389.4 81.24)
    (path /5EDD723A/5F2BB4CD/5F308105/617655FD)
    (fp_text reference C363 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63780)
    (at 400 71.04)
    (path /5EDD723A/5F2BB4CD/5F308105/6176563B)
    (fp_text reference C364 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63786)
    (at 387.1 73.29)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F849)
    (fp_text reference C365 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6378C)
    (at 382.3 79.29)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F86F)
    (fp_text reference C366 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63792)
    (at 383.8 71.49)
    (path /5EDD723A/5F2BB4CD/5F308105/6177F887)
    (fp_text reference C367 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634CC)
    (at 362.66 143.93)
    (path /5EDD71A3/608EF369)
    (fp_text reference C251 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634D2)
    (at -1.59 209.38)
    (path /5EDD71A3/608DC453)
    (fp_text reference C252 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF634D8)
    (at -1.59 210.88)
    (path /5EDD71A3/608E12D7)
    (fp_text reference C253 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:ESD7008 (layer F.Cu) (tedit 5EF1EEC2) (tstamp 5EF63ACE)
    (at 151 183)
    (path /5EDD723A/5F2B9784/60CAEF2F)
    (fp_text reference D24 (at 0 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value ESD7008 (at 0 3.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 11 smd rect (at 2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 281 "/Inputs/Left Pods/POD5_D3_N"))
    (pad 10 smd rect (at 2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 282 "/Inputs/Left Pods/POD5_D3_P"))
    (pad 9 smd rect (at 1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at 1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 283 "/Inputs/Left Pods/POD5_D2_N"))
    (pad 7 smd rect (at 0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 284 "/Inputs/Left Pods/POD5_D2_P"))
    (pad 6 smd rect (at 0 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 5 smd rect (at -0.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 285 "/Inputs/Left Pods/POD5_D1_N"))
    (pad 4 smd rect (at -1 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 286 "/Inputs/Left Pods/POD5_D1_P"))
    (pad 3 smd rect (at -1.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at -2 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 287 "/Inputs/Left Pods/POD5_D0_N"))
    (pad 1 smd rect (at -2.5 0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 288 "/Inputs/Left Pods/POD5_D0_P"))
    (pad 12 smd rect (at 2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 14 smd rect (at 0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 0 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 16 smd rect (at -0.75 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -1.5 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 18 smd rect (at -2.25 -0.65) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 0 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at -1.5 0) (size 0.6 0.5) (layers F.Cu F.Paste F.Mask))
    (model :walter:smd_qfn/r-pvqfn-n20.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.2 0.4 0.5))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63008)
    (at 375.29 35.04)
    (path /5EDD723A/5F297DD1/5F63092F)
    (fp_text reference C49 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63038)
    (at 380.29 31.84)
    (path /5EDD723A/5F297DD1/5F61768D)
    (fp_text reference C57 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6306E)
    (at 376 84.09)
    (path /5EDD723A/5F2BB4CD/5F308105/616C4D1F)
    (fp_text reference C66 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:OSC_ABRACON_AOCJYR (layer F.Cu) (tedit 5EF1F2E8) (tstamp 5EF64F98)
    (at 136.835001 42.445001)
    (path /5EEF3B79/60EB6F23)
    (fp_text reference U46 (at 0 7.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value AOCJYR-10.000MHZ-M5625LF (at 0 6.1) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -5 3) (end -4 4) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 -4) (end -5 -4) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 4) (end 5 -4) (layer F.SilkS) (width 0.15))
    (fp_line (start -5 4) (end 5 4) (layer F.SilkS) (width 0.15))
    (fp_line (start -5 -4) (end -5 4) (layer F.SilkS) (width 0.15))
    (pad 2 smd circle (at 3 2) (size 1.5 1.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd circle (at -3 2) (size 1.5 1.5) (layers F.Cu F.Paste F.Mask))
    (pad 3 smd circle (at 3 -2) (size 1.5 1.5) (layers F.Cu F.Paste F.Mask)
      (net 907 "Net-(R76-Pad2)"))
    (pad 4 smd circle (at -3 -2) (size 1.5 1.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model :walter:smd_qfn/dfn-6_clock.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.7 0.8 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64D11)
    (at -18.2 178.205001)
    (path /5EDD723A/5F0BA462/5F0E0F00)
    (fp_text reference U25 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 318 "Net-(F9-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 318 "Net-(F9-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 12 "Net-(C33-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 474 "Net-(R15-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 870 "/Inputs/Pod Power/P8_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:QFN_16_0.5MM_3x3MM (layer F.Cu) (tedit 54AFBA37) (tstamp 5EF64F8B)
    (at 155.46 40.27)
    (path /5EEF3B79/6110E24F)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U45 (at 0 2.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value SY56017R (at 0.25 3.25) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1.75 -1.25) (end -1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 -1.75) (end -1.25 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.25 -1.75) (end 1.75 -1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 -1.75) (end 1.75 -1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.25) (end 1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.75 1.75) (end 1.25 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.25 1.75) (end -1.75 1.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.75) (end -1.75 1.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.75 1.25) (end -1.25 1.75) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at -0.25 -0.25) (size 0.5 0.5) (layers F.Cu F.Paste)
      (net 1 /GND))
    (pad PAD smd rect (at 0 0) (size 1.25 1.25) (layers F.Cu F.Mask)
      (net 1 /GND))
    (pad 13 smd rect (at -1.5 -0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 14 smd rect (at -1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 15 smd rect (at -1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 664 /TRIG_OUT_SEL))
    (pad 16 smd rect (at -1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 788 /Clocking/TRIG_OUT_P))
    (pad 1 smd rect (at -0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 789 /Clocking/TRIG_OUT_N))
    (pad 2 smd rect (at -0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 23 "Net-(C101-Pad2)"))
    (pad 3 smd rect (at 0.25 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 4 smd rect (at 0.75 1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 854 /Clocking/GTX_TRIG_OUT_P))
    (pad 5 smd rect (at 1.5 0.75 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 863 /Clocking/GTX_TRIG_OUT_N))
    (pad 6 smd rect (at 1.5 0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 656 /TRIG_OUT_MUX_EQ))
    (pad 7 smd rect (at 1.5 -0.25 90) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad 8 smd rect (at 1.5 -0.75 270) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (pad 9 smd rect (at 0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 575 /Clocking/TRIG_OUT_MUX_N))
    (pad 11 smd rect (at -0.25 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask)
      (net 417 /Clocking/TRIG_OUT_MUX_P))
    (pad 12 smd rect (at -0.75 -1.5) (size 0.25 0.8) (layers F.Cu F.Paste F.Mask))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/qfn-16.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.6 0.6 0.6))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64D25)
    (at -13.5 174.205001)
    (path /5EDD723A/5F0BA462/5F0E0F3A)
    (fp_text reference U26 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 320 "Net-(F10-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 320 "Net-(F10-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 13 "Net-(C34-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 475 "Net-(R16-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 885 "/Inputs/Pod Power/P9_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64D39)
    (at -3.8 164.755001)
    (path /5EDD723A/5F0BA462/5F0E0F74)
    (fp_text reference U27 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 322 "Net-(F11-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 322 "Net-(F11-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 14 "Net-(C35-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 476 "Net-(R17-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 890 "/Inputs/Pod Power/P10_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:DFN_8_0.5MM_2x2MM (layer F.Cu) (tedit 54A5D49E) (tstamp 5EF64D4D)
    (at -21.9 178.205001)
    (path /5EDD723A/5F0BA462/5F0E0FAE)
    (fp_text reference U28 (at 0 2) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value NCP45525IMNTWG-H (at -0.3 2.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -1 1) (end -1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 1.3) (end 1.1 1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 1.3) (end 1.1 1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1.3) (end 1.1 -1.3) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.1 -1.3) (end 1.1 -1) (layer F.SilkS) (width 0.15))
    (fp_line (start -1 -1) (end -0.7 -1.3) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at 0 0) (size 0.6 1.2) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0) (solder_paste_margin_ratio -0.2))
    (pad 8 smd rect (at 1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 324 "Net-(F12-Pad1)"))
    (pad 7 smd rect (at 1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 324 "Net-(F12-Pad1)"))
    (pad 6 smd rect (at 1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 15 "Net-(C36-Pad1)"))
    (pad 5 smd rect (at 1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 477 "Net-(R18-Pad2)"))
    (pad 4 smd rect (at -1 0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at -1 0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad 2 smd rect (at -1 -0.25) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 868 "/Inputs/Pod Power/P11_PWREN"))
    (pad 1 smd rect (at -1 -0.75) (size 0.7 0.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 0.75 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:DFN_8_1.27MM_6x5MM (layer F.Cu) (tedit 54AFB9A1) (tstamp 5EF64D77)
    (at 358.865001 32.99)
    (path /5EDD723A/5F297DD1/5F07A610)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U29 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value S25FL128LAGNFV010 (at 0 5) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start -2.5 -3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3) (end -3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -2.5 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 3) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end 3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (pad PAD smd rect (at -1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0) (size 4 3.4) (layers F.Cu F.Mask))
    (pad 4 smd rect (at 1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 3 smd rect (at 0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 486 "Net-(R30-Pad1)"))
    (pad 2 smd rect (at -0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 484 "Net-(R29-Pad1)"))
    (pad 1 smd rect (at -1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 864 /Inputs/S7_QSPI_CS_N))
    (pad 5 smd rect (at 1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 489 "Net-(R32-Pad2)"))
    (pad 6 smd rect (at 0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 481 "/Inputs/IO FPGA/S7_QSPI_SCK"))
    (pad 7 smd rect (at -0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 487 "Net-(R31-Pad2)"))
    (pad 8 smd rect (at -1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63508)
    (at 362.56 147.03)
    (path /5EDD71A3/609BC102)
    (fp_text reference C260 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6350E)
    (at 0.91 210.88)
    (path /5EDD71A3/609C3581)
    (fp_text reference C261 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF635F4)
    (at -29.12 70.25507)
    (path /5EDD7150/61296AEB/612AEE31)
    (fp_text reference C298 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_FFC_0.5MM_1x6_H125773CT-ND (layer F.Cu) (tedit 5EF21690) (tstamp 5EF63FA4)
    (at 27 168 270)
    (path /5EDD71A3/60868E02)
    (solder_paste_margin -20)
    (fp_text reference J28 (at 0 6.5 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value MOP-TFT480116-38G-BLH-TPC_HM_TOUCHPANEL (at 0 5.5 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad ~ smd rect (at -2.25 2.5 270) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask))
    (pad ~ smd rect (at 2.25 2.5 270) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at -1.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at -0.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 912 /MCU/I2C4_SCL))
    (pad 4 smd rect (at -0.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 913 /MCU/I2C4_SDA))
    (pad 3 smd rect (at 0.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 2 smd rect (at 0.75 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 561 /MCU/TOUCH_INT))
    (pad 1 smd rect (at 1.25 0 270) (size 0.3 0.8) (layers F.Cu F.Paste F.Mask)
      (net 560 /MCU/TOUCH_RST_N))
    (model :datasheets:Hirose/FH34SRJ-6S-0.5SH.stp
      (offset (xyz 0 -1 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_RES_NOSILK (layer F.Cu) (tedit 5C85B125) (tstamp 5EF6412C)
    (at -12.3 157.28)
    (path /5EDD723A/5F0BA462/5F0E0FCD)
    (fp_text reference R18 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 1K (at 0 3.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 477 "Net-(R18-Pad2)"))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 324 "Net-(F12-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF64132)
    (at 382.1685 107.962)
    (path /5EDD723A/5F0BA462/5F14F3C3)
    (fp_text reference R19 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 313 "/Inputs/Pod Power/P6_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 339 "/Inputs/Pod Power/P6_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_RES_NOSILK (layer F.Cu) (tedit 53C52A47) (tstamp 5EF64138)
    (at -10.4315 171.282)
    (path /5EDD723A/5F0BA462/5F156939)
    (fp_text reference R20 (at 0 1.6) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value 50m (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 315 "/Inputs/Pod Power/P7_VSHUNT"))
    (pad 1 smd rect (at -0.775 0) (size 0.787 0.864) (layers F.Cu F.Paste F.Mask)
      (net 341 "/Inputs/Pod Power/P7_12V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_resistors/r_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6300E)
    (at 380.29 30.34)
    (path /5EDD723A/5F297DD1/5F635FEE)
    (fp_text reference C50 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62FB4)
    (at 0.81 166.75)
    (path /5EDD723A/5F0BA462/5F0E0F87)
    (fp_text reference C35 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 14 "Net-(C35-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF630CE)
    (at 379 79.29)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C980)
    (fp_text reference C82 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 19 /5V0_N))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1812_CAP_NOSILK (layer F.Cu) (tedit 5EF1EE7A) (tstamp 5EF62F84)
    (at -14.275 154.53)
    (path /5EDD723A/5F0BA462/5F0E0F2D)
    (fp_text reference C27 (at -0.05 2.65) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at -0.05 4.15) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -2.35 0) (size 1.25 3) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model :walter:smd_cap/c_1812.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63202)
    (at 401.46 85.3)
    (path /5EE2921B/5FA9D71B)
    (fp_text reference C132 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer B.Cu) (tedit 53C529C4) (tstamp 5EF63208)
    (at 288.85 48.8 180)
    (path /5EE2921B/5FA7D1B9)
    (fp_text reference C133 (at -2.5 0) (layer B.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)) (justify mirror))
    )
    (fp_text value "0.1 uF" (at 0.05 -3.1) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad 2 smd rect (at 0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 28 "/RGMII PHY/ETH_A_TAP"))
    (pad 1 smd rect (at -0.5 0 180) (size 0.5 0.5) (layers B.Cu B.Paste B.Mask)
      (net 1 /GND))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63696)
    (at -24.12 63.75507)
    (path /5EDD7150/61296AEB/613ED099)
    (fp_text reference C325 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6369C)
    (at -29.12 66.35507)
    (path /5EDD7150/61296AEB/6141C729)
    (fp_text reference C326 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF 25V" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF636A2)
    (at -37.77 87.49)
    (path /5EDD7150/61296AEB/613F8B96)
    (fp_text reference C327 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 89 "Net-(C327-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF636A8)
    (at -61.09 88.97)
    (path /5EDD7150/61296AEB/6141C735)
    (fp_text reference C328 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 90 "Net-(C328-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63726)
    (at -60.76 155.06507)
    (path /5EDD7150/61580EA1/615F3349)
    (fp_text reference C349 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 94 "Net-(C346-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6372C)
    (at -51.63 141.06507)
    (path /5EDD7150/61580EA1/61606B7C)
    (fp_text reference C350 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 95 "Net-(C347-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63732)
    (at 392.5 72.84)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C9A3)
    (fp_text reference C351 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63738)
    (at 381.4 84.24)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C9BE)
    (fp_text reference C352 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 21 /0V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6303E)
    (at 380.24 22.69)
    (path /5EDD723A/5F297DD1/5F61FE8D)
    (fp_text reference C58 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF6301A)
    (at 375.29 33.54)
    (path /5EDD723A/5F297DD1/5F616D99)
    (fp_text reference C52 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.47 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF63092)
    (at 386.7 74.94)
    (path /5EDD723A/5F2BB4CD/5F308105/5F365051)
    (fp_text reference C72 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "0.01 uF" (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_676_27x27_FULLARRAY_1MM_FFG676 (layer F.Cu) (tedit 5EF1D62A) (tstamp 5EF649D4)
    (at 216 110 270)
    (path /5EDD71F2/5EF39C8B)
    (fp_text reference U2 (at 0.1 15.425 90) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value XC7K160T-2FFG676C (at 0.1 14.425 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 13.5 -13.5) (end 13.5 13.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -13.5 -13.5) (end 13.5 -13.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -13.5 -12.5) (end -12.5 -13.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -13.5 13.5) (end -13.5 -13.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 13.5 13.5) (end -13.5 13.5) (layer F.SilkS) (width 0.15))
    (pad AF26 smd circle (at 12.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad AE26 smd circle (at 12.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 247 "/Inputs/Left Pods/POD2_D4_N"))
    (pad AD26 smd circle (at 12.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 248 "/Inputs/Left Pods/POD2_D4_P"))
    (pad AC26 smd circle (at 12.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 219 "/Inputs/Left Pods/POD1_D2_N"))
    (pad AB26 smd circle (at 12.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 220 "/Inputs/Left Pods/POD1_D2_P"))
    (pad AA26 smd circle (at 12.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad Y26 smd circle (at 12.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 217 "/Inputs/Left Pods/POD1_D3_N"))
    (pad W26 smd circle (at 12.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 213 "/Inputs/Left Pods/POD0_D5_N"))
    (pad V26 smd circle (at 12.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 215 "/Inputs/Left Pods/POD0_D4_N"))
    (pad U26 smd circle (at 12.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 216 "/Inputs/Left Pods/POD0_D4_P"))
    (pad T26 smd circle (at 12.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad R26 smd circle (at 12.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 252 "/Inputs/Left Pods/POD3_D2_P"))
    (pad P26 smd circle (at 12.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 251 "/Inputs/Left Pods/POD3_D2_N"))
    (pad N26 smd circle (at 12.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 262 "/Inputs/Left Pods/POD3_D5_P"))
    (pad M26 smd circle (at 12.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 261 "/Inputs/Left Pods/POD3_D5_N"))
    (pad L26 smd circle (at 12.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K26 smd circle (at 12.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 253 "/Inputs/Left Pods/POD3_D1_N"))
    (pad J26 smd circle (at 12.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 920 "/RGMII PHY/RGMII_TX_CLK"))
    (pad H26 smd circle (at 12.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 718 "/RGMII PHY/RGMII_TX_EN"))
    (pad G26 smd circle (at 12.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 719 "/RGMII PHY/RGMII_TXD1"))
    (pad F26 smd circle (at 12.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad E26 smd circle (at 12.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 720 "/RGMII PHY/RGMII_TXD3"))
    (pad D26 smd circle (at 12.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 643 /SCPI_UART_RX))
    (pad C26 smd circle (at 12.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad B26 smd circle (at 12.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 712 /MCU/K7_SPI_MOSI))
    (pad A26 smd circle (at 12.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AF25 smd circle (at 11.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 233 "/Inputs/Left Pods/POD2_D3_N"))
    (pad AE25 smd circle (at 11.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 243 "/Inputs/Left Pods/POD2_D6_N"))
    (pad AD25 smd circle (at 11.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 244 "/Inputs/Left Pods/POD2_D6_P"))
    (pad AC25 smd circle (at 11.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad AB25 smd circle (at 11.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 209 "/Inputs/Left Pods/POD0_D7_N"))
    (pad AA25 smd circle (at 11.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 210 "/Inputs/Left Pods/POD0_D7_P"))
    (pad Y25 smd circle (at 11.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 218 "/Inputs/Left Pods/POD1_D3_P"))
    (pad W25 smd circle (at 11.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 214 "/Inputs/Left Pods/POD0_D5_P"))
    (pad V25 smd circle (at 11.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad U25 smd circle (at 11.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 203 "/Inputs/Left Pods/POD0_D2_N"))
    (pad T25 smd circle (at 11.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 277 "/Inputs/Left Pods/POD4_D5_N"))
    (pad R25 smd circle (at 11.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 260 "/Inputs/Left Pods/POD3_D6_P"))
    (pad P25 smd circle (at 11.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 259 "/Inputs/Left Pods/POD3_D6_N"))
    (pad N25 smd circle (at 11.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad M25 smd circle (at 11.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 250 "/Inputs/Left Pods/POD3_D3_P"))
    (pad L25 smd circle (at 11.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 249 "/Inputs/Left Pods/POD3_D3_N"))
    (pad K25 smd circle (at 11.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 254 "/Inputs/Left Pods/POD3_D1_P"))
    (pad J25 smd circle (at 11.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad H25 smd circle (at 11.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G25 smd circle (at 11.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 721 "/RGMII PHY/RGMII_TXD0"))
    (pad F25 smd circle (at 11.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 722 "/RGMII PHY/RGMII_TXD2"))
    (pad E25 smd circle (at 11.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 497 "/RGMII PHY/RGMII_RXD1"))
    (pad D25 smd circle (at 11.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 498 "/RGMII PHY/RGMII_RXD0"))
    (pad C25 smd circle (at 11.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad B25 smd circle (at 11.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 632 "Net-(R213-Pad1)"))
    (pad A25 smd circle (at 11.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 517 /K7_QSPI_DQ1))
    (pad AF24 smd circle (at 10.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 234 "/Inputs/Left Pods/POD2_D3_P"))
    (pad AE24 smd circle (at 10.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AD24 smd circle (at 10.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 227 "/Inputs/Left Pods/POD1_D6_N"))
    (pad AC24 smd circle (at 10.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 231 "/Inputs/Left Pods/POD1_D4_N"))
    (pad AB24 smd circle (at 10.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 207 "/Inputs/Left Pods/POD0_D0_N"))
    (pad AA24 smd circle (at 10.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 223 "/Inputs/Left Pods/POD1_D0_N"))
    (pad Y24 smd circle (at 10.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad W24 smd circle (at 10.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 221 "/Inputs/Left Pods/POD1_D1_N"))
    (pad V24 smd circle (at 10.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 201 "/Inputs/Left Pods/POD0_D3_N"))
    (pad U24 smd circle (at 10.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 204 "/Inputs/Left Pods/POD0_D2_P"))
    (pad T24 smd circle (at 10.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 278 "/Inputs/Left Pods/POD4_D5_P"))
    (pad R24 smd circle (at 10.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P24 smd circle (at 10.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 264 "/Inputs/Left Pods/POD3_D4_P"))
    (pad N24 smd circle (at 10.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 263 "/Inputs/Left Pods/POD3_D4_N"))
    (pad M24 smd circle (at 10.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 270 "/Inputs/Left Pods/POD4_D1_P"))
    (pad L24 smd circle (at 10.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 269 "/Inputs/Left Pods/POD4_D1_N"))
    (pad K24 smd circle (at 10.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad J24 smd circle (at 10.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad H24 smd circle (at 10.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 511 "/RGMII PHY/MAC_I2C_SDA"))
    (pad G24 smd circle (at 10.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 495 "/RGMII PHY/RGMII_RXD3"))
    (pad F24 smd circle (at 10.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 496 "/RGMII PHY/RGMII_RXD2"))
    (pad E24 smd circle (at 10.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D24 smd circle (at 10.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad C24 smd circle (at 10.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 700 /MCU/RMII_CRS_DV))
    (pad B24 smd circle (at 10.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 524 /K7_QSPI_DQ0))
    (pad A24 smd circle (at 10.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 642 /SCPI_UART_TX))
    (pad AF23 smd circle (at 9.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 245 "/Inputs/Left Pods/POD2_D5_N"))
    (pad AE23 smd circle (at 9.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 246 "/Inputs/Left Pods/POD2_D5_P"))
    (pad AD23 smd circle (at 9.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 228 "/Inputs/Left Pods/POD1_D6_P"))
    (pad AC23 smd circle (at 9.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 232 "/Inputs/Left Pods/POD1_D4_P"))
    (pad AB23 smd circle (at 9.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AA23 smd circle (at 9.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 208 "/Inputs/Left Pods/POD0_D0_P"))
    (pad Y23 smd circle (at 9.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 224 "/Inputs/Left Pods/POD1_D0_P"))
    (pad W23 smd circle (at 9.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 222 "/Inputs/Left Pods/POD1_D1_P"))
    (pad V23 smd circle (at 9.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 202 "/Inputs/Left Pods/POD0_D3_P"))
    (pad U23 smd circle (at 9.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad T23 smd circle (at 9.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 273 "/Inputs/Left Pods/POD4_D7_N"))
    (pad R23 smd circle (at 9.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 279 "/Inputs/Left Pods/POD4_D4_N"))
    (pad P23 smd circle (at 9.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 256 "/Inputs/Left Pods/POD3_D0_P"))
    (pad N23 smd circle (at 9.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 255 "/Inputs/Left Pods/POD3_D0_N"))
    (pad M23 smd circle (at 9.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L23 smd circle (at 9.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 723 /PLL_SYNC))
    (pad K23 smd circle (at 9.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 493 /Clocking/SYNC_CLK_2_P))
    (pad J23 smd circle (at 9.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 494 /Clocking/SYNC_CLK_2_N))
    (pad H23 smd circle (at 9.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 724 "/RGMII PHY/RGMII_RST_N"))
    (pad G23 smd circle (at 9.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad F23 smd circle (at 9.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 499 "/RGMII PHY/RGMII_RX_DV"))
    (pad E23 smd circle (at 9.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad D23 smd circle (at 9.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 706 /MCU/RMII_REFCLK))
    (pad C23 smd circle (at 9.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 725 /K7_QSPI_CS_N))
    (pad B23 smd circle (at 9.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A23 smd circle (at 9.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 716 /MCU/K7_SPI_MISO))
    (pad AF22 smd circle (at 8.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 241 "/Inputs/Left Pods/POD2_D7_N"))
    (pad AE22 smd circle (at 8.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 242 "/Inputs/Left Pods/POD2_D7_P"))
    (pad AD22 smd circle (at 8.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad AC22 smd circle (at 8.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 225 "/Inputs/Left Pods/POD1_D7_N"))
    (pad AB22 smd circle (at 8.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 226 "/Inputs/Left Pods/POD1_D7_P"))
    (pad AA22 smd circle (at 8.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 239 "/Inputs/Left Pods/POD2_D0_N"))
    (pad Y22 smd circle (at 8.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 240 "/Inputs/Left Pods/POD2_D0_P"))
    (pad W22 smd circle (at 8.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad V22 smd circle (at 8.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 205 "/Inputs/Left Pods/POD0_D1_N"))
    (pad U22 smd circle (at 8.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 206 "/Inputs/Left Pods/POD0_D1_P"))
    (pad T22 smd circle (at 8.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 274 "/Inputs/Left Pods/POD4_D7_P"))
    (pad R22 smd circle (at 8.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 280 "/Inputs/Left Pods/POD4_D4_P"))
    (pad P22 smd circle (at 8.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad N22 smd circle (at 8.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 271 "/Inputs/Left Pods/POD4_D0_N"))
    (pad M22 smd circle (at 8.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 265 "/Inputs/Left Pods/POD4_D3_N"))
    (pad L22 smd circle (at 8.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 491 /Clocking/EXT_TRIG_2_P))
    (pad K22 smd circle (at 8.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 492 /Clocking/EXT_TRIG_2_N))
    (pad J22 smd circle (at 8.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H22 smd circle (at 8.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad G22 smd circle (at 8.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 500 "/RGMII PHY/RGMII_RX_CLK"))
    (pad F22 smd circle (at 8.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 705 /MCU/K7_SPI_SCK))
    (pad E22 smd circle (at 8.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 704 /MCU/RMII_TXD0))
    (pad D22 smd circle (at 8.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad C22 smd circle (at 8.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 688 /MCU/RMII_RXD1))
    (pad B22 smd circle (at 8.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 519 /K7_QSPI_DQ2))
    (pad A22 smd circle (at 8.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 522 /K7_QSPI_DQ3))
    (pad AF21 smd circle (at 7.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AE21 smd circle (at 7.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 235 "/Inputs/Left Pods/POD2_D2_N"))
    (pad AD21 smd circle (at 7.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 236 "/Inputs/Left Pods/POD2_D2_P"))
    (pad AC21 smd circle (at 7.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 237 "/Inputs/Left Pods/POD2_D1_N"))
    (pad AB21 smd circle (at 7.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 238 "/Inputs/Left Pods/POD2_D1_P"))
    (pad AA21 smd circle (at 7.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad Y21 smd circle (at 7.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 229 "/Inputs/Left Pods/POD1_D5_N"))
    (pad W21 smd circle (at 7.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 211 "/Inputs/Left Pods/POD0_D6_N"))
    (pad V21 smd circle (at 7.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 212 "/Inputs/Left Pods/POD0_D6_P"))
    (pad U21 smd circle (at 7.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad T21 smd circle (at 7.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R21 smd circle (at 7.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 288 "/Inputs/Left Pods/POD5_D0_P"))
    (pad P21 smd circle (at 7.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 287 "/Inputs/Left Pods/POD5_D0_N"))
    (pad N21 smd circle (at 7.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 272 "/Inputs/Left Pods/POD4_D0_P"))
    (pad M21 smd circle (at 7.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 266 "/Inputs/Left Pods/POD4_D3_P"))
    (pad L21 smd circle (at 7.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad K21 smd circle (at 7.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 717 /MCU/K7_SPI_CS_N))
    (pad J21 smd circle (at 7.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 510 "/RGMII PHY/MAC_I2C_SCL"))
    (pad H21 smd circle (at 7.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 726 "/RGMII PHY/RGMII_MDC"))
    (pad G21 smd circle (at 7.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 509 "/RGMII PHY/RGMII_MDIO"))
    (pad F21 smd circle (at 7.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E21 smd circle (at 7.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 674 /MCU/RMII_TX_EN))
    (pad D21 smd circle (at 7.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 689 /MCU/RMII_RXD0))
    (pad C21 smd circle (at 7.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 699 /MCU/RMII_TXD1))
    (pad B21 smd circle (at 7.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 648 /MCU/ETH_PPS_OUT))
    (pad A21 smd circle (at 7.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad AF20 smd circle (at 6.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 727 /RAM/DDR_DQ38))
    (pad AE20 smd circle (at 6.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 728 /RAM/DDR_DQS6_N))
    (pad AD20 smd circle (at 6.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 729 /RAM/DDR_DQS6_P))
    (pad AC20 smd circle (at 6.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AB20 smd circle (at 6.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AA20 smd circle (at 6.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 730 /RAM/DDR_DQ52))
    (pad Y20 smd circle (at 6.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad W20 smd circle (at 6.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 230 "/Inputs/Left Pods/POD1_D5_P"))
    (pad V20 smd circle (at 6.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad U20 smd circle (at 6.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 285 "/Inputs/Left Pods/POD5_D1_N"))
    (pad T20 smd circle (at 6.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 276 "/Inputs/Left Pods/POD4_D6_P"))
    (pad R20 smd circle (at 6.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 275 "/Inputs/Left Pods/POD4_D6_N"))
    (pad P20 smd circle (at 6.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 267 "/Inputs/Left Pods/POD4_D2_N"))
    (pad N20 smd circle (at 6.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M20 smd circle (at 6.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 257 "/Inputs/Left Pods/POD3_D7_N"))
    (pad L20 smd circle (at 6.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 151 "/Inputs/Right Pods/POD8_D4_N"))
    (pad K20 smd circle (at 6.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 140 "/Inputs/Right Pods/POD8_D2_P"))
    (pad J20 smd circle (at 6.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 139 "/Inputs/Right Pods/POD8_D2_N"))
    (pad H20 smd circle (at 6.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad G20 smd circle (at 6.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 141 "/Inputs/Right Pods/POD8_D1_N"))
    (pad F20 smd circle (at 6.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 131 "/Inputs/Right Pods/POD7_D6_N"))
    (pad E20 smd circle (at 6.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 129 "/Inputs/Right Pods/POD7_D7_N"))
    (pad D20 smd circle (at 6.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 133 "/Inputs/Right Pods/POD7_D5_N"))
    (pad C20 smd circle (at 6.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B20 smd circle (at 6.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 555 /PPS_IN_P))
    (pad A20 smd circle (at 6.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 556 /PPS_IN_N))
    (pad AF19 smd circle (at 5.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 731 /RAM/DDR_DQ37))
    (pad AE19 smd circle (at 5.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AD19 smd circle (at 5.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 732 /RAM/DDR_DQ54))
    (pad AC19 smd circle (at 5.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 733 /RAM/DDR_DQ53))
    (pad AB19 smd circle (at 5.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 734 /RAM/DDR_DQ55))
    (pad AA19 smd circle (at 5.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 735 /RAM/DDR_DM6))
    (pad Y19 smd circle (at 5.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad W19 smd circle (at 5.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 736 /RAM/DDR_DQS7_N))
    (pad V19 smd circle (at 5.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 737 /RAM/DDR_DQ61))
    (pad U19 smd circle (at 5.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 286 "/Inputs/Left Pods/POD5_D1_P"))
    (pad T19 smd circle (at 5.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 283 "/Inputs/Left Pods/POD5_D2_N"))
    (pad R19 smd circle (at 5.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad P19 smd circle (at 5.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 268 "/Inputs/Left Pods/POD4_D2_P"))
    (pad N19 smd circle (at 5.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 258 "/Inputs/Left Pods/POD3_D7_P"))
    (pad M19 smd circle (at 5.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 293 "/Inputs/Left Pods/POD5_D5_N"))
    (pad L19 smd circle (at 5.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 152 "/Inputs/Right Pods/POD8_D4_P"))
    (pad K19 smd circle (at 5.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J19 smd circle (at 5.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 137 "/Inputs/Right Pods/POD8_D3_N"))
    (pad H19 smd circle (at 5.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 142 "/Inputs/Right Pods/POD8_D1_P"))
    (pad G19 smd circle (at 5.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Inputs/Right Pods/POD7_D6_P"))
    (pad F19 smd circle (at 5.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 130 "/Inputs/Right Pods/POD7_D7_P"))
    (pad E19 smd circle (at 5.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad D19 smd circle (at 5.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 134 "/Inputs/Right Pods/POD7_D5_P"))
    (pad C19 smd circle (at 5.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 120 "/Inputs/Right Pods/POD6_D4_P"))
    (pad B19 smd circle (at 5.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 119 "/Inputs/Right Pods/POD6_D4_N"))
    (pad A19 smd circle (at 5.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 107 "/Inputs/Right Pods/POD6_D2_N"))
    (pad AF18 smd circle (at 4.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 738 /RAM/DDR_DQS4_N))
    (pad AE18 smd circle (at 4.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 739 /RAM/DDR_DQS4_P))
    (pad AD18 smd circle (at 4.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 740 /RAM/DDR_DQ49))
    (pad AC18 smd circle (at 4.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 741 /RAM/DDR_DQ48))
    (pad AB18 smd circle (at 4.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AA18 smd circle (at 4.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 742 /RAM/DDR_DQ46))
    (pad Y18 smd circle (at 4.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (pad W18 smd circle (at 4.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 743 /RAM/DDR_DQS7_P))
    (pad V18 smd circle (at 4.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 744 /RAM/DDR_DQ60))
    (pad U18 smd circle (at 4.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad T18 smd circle (at 4.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 284 "/Inputs/Left Pods/POD5_D2_P"))
    (pad R18 smd circle (at 4.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 290 "/Inputs/Left Pods/POD5_D7_P"))
    (pad P18 smd circle (at 4.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 289 "/Inputs/Left Pods/POD5_D7_N"))
    (pad N18 smd circle (at 4.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 294 "/Inputs/Left Pods/POD5_D5_P"))
    (pad M18 smd circle (at 4.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad L18 smd circle (at 4.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 147 "/Inputs/Right Pods/POD8_D6_N"))
    (pad K18 smd circle (at 4.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 145 "/Inputs/Right Pods/POD8_D7_N"))
    (pad J18 smd circle (at 4.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 138 "/Inputs/Right Pods/POD8_D3_P"))
    (pad H18 smd circle (at 4.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 135 "/Inputs/Right Pods/POD7_D4_N"))
    (pad G18 smd circle (at 4.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F18 smd circle (at 4.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 111 "/Inputs/Right Pods/POD6_D0_N"))
    (pad E18 smd circle (at 4.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 144 "/Inputs/Right Pods/POD8_D0_P"))
    (pad D18 smd circle (at 4.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 143 "/Inputs/Right Pods/POD8_D0_N"))
    (pad C18 smd circle (at 4.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 117 "/Inputs/Right Pods/POD6_D5_N"))
    (pad B18 smd circle (at 4.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad A18 smd circle (at 4.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 108 "/Inputs/Right Pods/POD6_D2_P"))
    (pad AF17 smd circle (at 3.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 745 /RAM/DDR_DQ32))
    (pad AE17 smd circle (at 3.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 746 /RAM/DDR_DM4))
    (pad AD17 smd circle (at 3.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AC17 smd circle (at 3.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 747 /RAM/DDR_DQ51))
    (pad AB17 smd circle (at 3.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 748 /RAM/DDR_DQ50))
    (pad AA17 smd circle (at 3.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 749 /RAM/DDR_DQ45))
    (pad Y17 smd circle (at 3.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 750 /RAM/DDR_DM7))
    (pad W17 smd circle (at 3.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad V17 smd circle (at 3.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 751 /RAM/DDR_DQ57))
    (pad U17 smd circle (at 3.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 292 "/Inputs/Left Pods/POD5_D6_P"))
    (pad T17 smd circle (at 3.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 291 "/Inputs/Left Pods/POD5_D6_N"))
    (pad R17 smd circle (at 3.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 295 "/Inputs/Left Pods/POD5_D4_N"))
    (pad P17 smd circle (at 3.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N17 smd circle (at 3.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 281 "/Inputs/Left Pods/POD5_D3_N"))
    (pad M17 smd circle (at 3.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 148 "/Inputs/Right Pods/POD8_D6_P"))
    (pad L17 smd circle (at 3.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 146 "/Inputs/Right Pods/POD8_D7_P"))
    (pad K17 smd circle (at 3.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 149 "/Inputs/Right Pods/POD8_D5_N"))
    (pad J17 smd circle (at 3.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad H17 smd circle (at 3.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 136 "/Inputs/Right Pods/POD7_D4_P"))
    (pad G17 smd circle (at 3.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 112 "/Inputs/Right Pods/POD6_D0_P"))
    (pad F17 smd circle (at 3.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 128 "/Inputs/Right Pods/POD7_D0_P"))
    (pad E17 smd circle (at 3.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 127 "/Inputs/Right Pods/POD7_D0_N"))
    (pad D17 smd circle (at 3.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C17 smd circle (at 3.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 118 "/Inputs/Right Pods/POD6_D5_P"))
    (pad B17 smd circle (at 3.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 106 "/Inputs/Right Pods/POD6_D3_P"))
    (pad A17 smd circle (at 3.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 105 "/Inputs/Right Pods/POD6_D3_N"))
    (pad AF16 smd circle (at 2.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AE16 smd circle (at 2.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (pad AD16 smd circle (at 2.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 752 /RAM/DDR_DQ39))
    (pad AC16 smd circle (at 2.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AB16 smd circle (at 2.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 753 /RAM/DDR_DQ47))
    (pad AA16 smd circle (at 2.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad Y16 smd circle (at 2.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 754 /RAM/DDR_DQS5_N))
    (pad W16 smd circle (at 2.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 755 /RAM/DDR_DQ59))
    (pad V16 smd circle (at 2.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 756 /RAM/DDR_DQ56))
    (pad U16 smd circle (at 2.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad T16 smd circle (at 2.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad R16 smd circle (at 2.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 296 "/Inputs/Left Pods/POD5_D4_P"))
    (pad P16 smd circle (at 2.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 282 "/Inputs/Left Pods/POD5_D3_P"))
    (pad N16 smd circle (at 2.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad M16 smd circle (at 2.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 757 "/Inputs/Right Pods/MUX1_EQ"))
    (pad L16 smd circle (at 2.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K16 smd circle (at 2.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 150 "/Inputs/Right Pods/POD8_D5_P"))
    (pad J16 smd circle (at 2.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 123 "/Inputs/Right Pods/POD7_D2_N"))
    (pad H16 smd circle (at 2.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 114 "/Inputs/Right Pods/POD6_D7_P"))
    (pad G16 smd circle (at 2.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 113 "/Inputs/Right Pods/POD6_D7_N"))
    (pad F16 smd circle (at 2.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad E16 smd circle (at 2.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 121 "/Inputs/Right Pods/POD7_D3_N"))
    (pad D16 smd circle (at 2.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 115 "/Inputs/Right Pods/POD6_D6_N"))
    (pad C16 smd circle (at 2.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 110 "/Inputs/Right Pods/POD6_D1_P"))
    (pad B16 smd circle (at 2.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 109 "/Inputs/Right Pods/POD6_D1_N"))
    (pad A16 smd circle (at 2.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AF15 smd circle (at 1.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 758 /RAM/DDR_DQ34))
    (pad AE15 smd circle (at 1.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 759 /RAM/DDR_DQ36))
    (pad AD15 smd circle (at 1.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 760 /RAM/DDR_DQ35))
    (pad AC15 smd circle (at 1.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AB15 smd circle (at 1.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 761 /RAM/DDR_DQ44))
    (pad AA15 smd circle (at 1.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 762 /RAM/DDR_DQ40))
    (pad Y15 smd circle (at 1.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 763 /RAM/DDR_DQS5_P))
    (pad W15 smd circle (at 1.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 764 /RAM/DDR_DQ58))
    (pad V15 smd circle (at 1.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad U15 smd circle (at 1.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad T15 smd circle (at 1.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R15 smd circle (at 1.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad P15 smd circle (at 1.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N15 smd circle (at 1.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad M15 smd circle (at 1.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L15 smd circle (at 1.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad K15 smd circle (at 1.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 765 "/Inputs/Right Pods/MUX1_SEL"))
    (pad J15 smd circle (at 1.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 124 "/Inputs/Right Pods/POD7_D2_P"))
    (pad H15 smd circle (at 1.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G15 smd circle (at 1.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 126 "/Inputs/Right Pods/POD7_D1_P"))
    (pad F15 smd circle (at 1.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 125 "/Inputs/Right Pods/POD7_D1_N"))
    (pad E15 smd circle (at 1.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 122 "/Inputs/Right Pods/POD7_D3_P"))
    (pad D15 smd circle (at 1.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 116 "/Inputs/Right Pods/POD6_D6_P"))
    (pad C15 smd circle (at 1.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad B15 smd circle (at 1.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 766 "/Inputs/Right Pods/MUX2_SEL"))
    (pad A15 smd circle (at 1.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 767 "/Inputs/Right Pods/MUX2_EQ"))
    (pad AF14 smd circle (at 0.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 768 /RAM/DDR_DQ33))
    (pad AE14 smd circle (at 0.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AD14 smd circle (at 0.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 769 /RAM/DDR_DQ42))
    (pad AC14 smd circle (at 0.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 770 /RAM/DDR_DQ41))
    (pad AB14 smd circle (at 0.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 771 /RAM/DDR_DQ43))
    (pad AA14 smd circle (at 0.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 772 /RAM/DDR_DM5))
    (pad Y14 smd circle (at 0.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad W14 smd circle (at 0.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 773 /RAM/DDR_DQ63))
    (pad V14 smd circle (at 0.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 774 /RAM/DDR_DQ62))
    (pad U14 smd circle (at 0.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad T14 smd circle (at 0.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad R14 smd circle (at 0.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P14 smd circle (at 0.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad N14 smd circle (at 0.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M14 smd circle (at 0.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad L14 smd circle (at 0.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K14 smd circle (at 0.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad J14 smd circle (at 0.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 775 "/Inputs/Right Pods/MUX0_EQ"))
    (pad H14 smd circle (at 0.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 166 "/Inputs/Right Pods/POD9_D5_P"))
    (pad G14 smd circle (at 0.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 165 "/Inputs/Right Pods/POD9_D5_N"))
    (pad F14 smd circle (at 0.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 184 "/Inputs/Right Pods/POD10_D4_P"))
    (pad E14 smd circle (at 0.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D14 smd circle (at 0.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 180 "/Inputs/Right Pods/POD10_D6_P"))
    (pad C14 smd circle (at 0.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 190 "/Inputs/Right Pods/POD11_D1_P"))
    (pad B14 smd circle (at 0.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 186 "/Inputs/Right Pods/POD11_D3_P"))
    (pad A14 smd circle (at 0.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 185 "/Inputs/Right Pods/POD11_D3_N"))
    (pad AF13 smd circle (at -0.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AE13 smd circle (at -0.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AD13 smd circle (at -0.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AC13 smd circle (at -0.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AB13 smd circle (at -0.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AA13 smd circle (at -0.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 776 /RAM/DDR_ODT_0))
    (pad Y13 smd circle (at -0.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad W13 smd circle (at -0.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 526 "Net-(R63-Pad1)"))
    (pad V13 smd circle (at -0.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 525 "Net-(R62-Pad1)"))
    (pad U13 smd circle (at -0.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad T13 smd circle (at -0.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R13 smd circle (at -0.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad P13 smd circle (at -0.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N13 smd circle (at -0.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad M13 smd circle (at -0.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L13 smd circle (at -0.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad K13 smd circle (at -0.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J13 smd circle (at -0.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 154 "/Inputs/Right Pods/POD9_D3_P"))
    (pad H13 smd circle (at -0.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 153 "/Inputs/Right Pods/POD9_D3_N"))
    (pad G13 smd circle (at -0.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad F13 smd circle (at -0.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 183 "/Inputs/Right Pods/POD10_D4_N"))
    (pad E13 smd circle (at -0.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 178 "/Inputs/Right Pods/POD10_D7_P"))
    (pad D13 smd circle (at -0.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 179 "/Inputs/Right Pods/POD10_D6_N"))
    (pad C13 smd circle (at -0.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 189 "/Inputs/Right Pods/POD11_D1_N"))
    (pad B13 smd circle (at -0.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A13 smd circle (at -0.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 777 "/Inputs/Right Pods/MUX3_SEL"))
    (pad AF12 smd circle (at -1.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AE12 smd circle (at -1.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AD12 smd circle (at -1.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AC12 smd circle (at -1.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 778 /RAM/DDR_CKE_0))
    (pad AB12 smd circle (at -1.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 779 /RAM/DDR_CS_N_0))
    (pad AA12 smd circle (at -1.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad Y12 smd circle (at -1.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad W12 smd circle (at -1.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad V12 smd circle (at -1.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 528 "Net-(R65-Pad1)"))
    (pad U12 smd circle (at -1.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad T12 smd circle (at -1.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad R12 smd circle (at -1.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P12 smd circle (at -1.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N12 smd circle (at -1.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M12 smd circle (at -1.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad L12 smd circle (at -1.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K12 smd circle (at -1.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad J12 smd circle (at -1.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H12 smd circle (at -1.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 164 "/Inputs/Right Pods/POD9_D6_P"))
    (pad G12 smd circle (at -1.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 182 "/Inputs/Right Pods/POD10_D5_P"))
    (pad F12 smd circle (at -1.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 181 "/Inputs/Right Pods/POD10_D5_N"))
    (pad E12 smd circle (at -1.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 177 "/Inputs/Right Pods/POD10_D7_N"))
    (pad D12 smd circle (at -1.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad C12 smd circle (at -1.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 176 "/Inputs/Right Pods/POD10_D0_P"))
    (pad B12 smd circle (at -1.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 188 "/Inputs/Right Pods/POD11_D2_P"))
    (pad A12 smd circle (at -1.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 780 "/Inputs/Right Pods/MUX3_EQ"))
    (pad AF11 smd circle (at -2.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AE11 smd circle (at -2.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AD11 smd circle (at -2.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AC11 smd circle (at -2.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AB11 smd circle (at -2.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AA11 smd circle (at -2.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad Y11 smd circle (at -2.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 781 /RAM/DDR_A9))
    (pad W11 smd circle (at -2.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 782 /RAM/DDR_A14))
    (pad V11 smd circle (at -2.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 783 /RAM/DDR_A15))
    (pad U11 smd circle (at -2.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad T11 smd circle (at -2.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R11 smd circle (at -2.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P11 smd circle (at -2.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N11 smd circle (at -2.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M11 smd circle (at -2.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L11 smd circle (at -2.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad K11 smd circle (at -2.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J11 smd circle (at -2.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 168 "/Inputs/Right Pods/POD9_D4_P"))
    (pad H11 smd circle (at -2.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 163 "/Inputs/Right Pods/POD9_D6_N"))
    (pad G11 smd circle (at -2.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 160 "/Inputs/Right Pods/POD9_D0_P"))
    (pad F11 smd circle (at -2.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E11 smd circle (at -2.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 192 "/Inputs/Right Pods/POD11_D0_P"))
    (pad D11 smd circle (at -2.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 191 "/Inputs/Right Pods/POD11_D0_N"))
    (pad C11 smd circle (at -2.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 175 "/Inputs/Right Pods/POD10_D0_N"))
    (pad B11 smd circle (at -2.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 187 "/Inputs/Right Pods/POD11_D2_N"))
    (pad A11 smd circle (at -2.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad AF10 smd circle (at -3.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AE10 smd circle (at -3.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AD10 smd circle (at -3.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AC10 smd circle (at -3.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AB10 smd circle (at -3.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 532 /Clocking/RAM_CLK_N))
    (pad AA10 smd circle (at -3.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 531 /Clocking/RAM_CLK_P))
    (pad Y10 smd circle (at -3.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 784 /RAM/DDR_A8))
    (pad W10 smd circle (at -3.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 785 /RAM/DDR_CLK0_P))
    (pad V10 smd circle (at -3.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad U10 smd circle (at -3.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad T10 smd circle (at -3.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad R10 smd circle (at -3.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P10 smd circle (at -3.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad N10 smd circle (at -3.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M10 smd circle (at -3.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad L10 smd circle (at -3.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K10 smd circle (at -3.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad J10 smd circle (at -3.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 167 "/Inputs/Right Pods/POD9_D4_N"))
    (pad H10 smd circle (at -3.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad G10 smd circle (at -3.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 156 "/Inputs/Right Pods/POD9_D2_P"))
    (pad F10 smd circle (at -3.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 159 "/Inputs/Right Pods/POD9_D0_N"))
    (pad E10 smd circle (at -3.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 786 /Clocking/K7_CLK_P))
    (pad D10 smd circle (at -3.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 787 /Clocking/K7_CLK_N))
    (pad C10 smd circle (at -3.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B10 smd circle (at -3.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 788 /Clocking/TRIG_OUT_P))
    (pad A10 smd circle (at -3.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 789 /Clocking/TRIG_OUT_N))
    (pad AF9 smd circle (at -4.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AE9 smd circle (at -4.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AD9 smd circle (at -4.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 790 /RAM/DDR_WE_N))
    (pad AC9 smd circle (at -4.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 791 /RAM/DDR_CAS_N))
    (pad AB9 smd circle (at -4.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 792 /RAM/DDR_RAS_N))
    (pad AA9 smd circle (at -4.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 793 /RAM/DDR_BA0))
    (pad Y9 smd circle (at -4.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad W9 smd circle (at -4.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 794 /RAM/DDR_CLK0_N))
    (pad V9 smd circle (at -4.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 795 /RAM/DDR_A7))
    (pad U9 smd circle (at -4.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 527 "Net-(R64-Pad1)"))
    (pad T9 smd circle (at -4.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R9 smd circle (at -4.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 32 /2V0))
    (pad P9 smd circle (at -4.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N9 smd circle (at -4.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad M9 smd circle (at -4.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L9 smd circle (at -4.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad K9 smd circle (at -4.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J9 smd circle (at -4.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad H9 smd circle (at -4.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 158 "/Inputs/Right Pods/POD9_D1_P"))
    (pad G9 smd circle (at -4.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 155 "/Inputs/Right Pods/POD9_D2_N"))
    (pad F9 smd circle (at -4.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 162 "/Inputs/Right Pods/POD9_D7_P"))
    (pad E9 smd circle (at -4.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad D9 smd circle (at -4.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 174 "/Inputs/Right Pods/POD10_D1_P"))
    (pad C9 smd circle (at -4.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 170 "/Inputs/Right Pods/POD10_D3_P"))
    (pad B9 smd circle (at -4.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 169 "/Inputs/Right Pods/POD10_D3_N"))
    (pad A9 smd circle (at -4.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 172 "/Inputs/Right Pods/POD10_D2_P"))
    (pad AF8 smd circle (at -5.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AE8 smd circle (at -5.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AD8 smd circle (at -5.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 796 /RAM/DDR_A0))
    (pad AC8 smd circle (at -5.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 797 /RAM/DDR_A1))
    (pad AB8 smd circle (at -5.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AA8 smd circle (at -5.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 798 /RAM/DDR_A3))
    (pad Y8 smd circle (at -5.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 799 /RAM/DDR_A11))
    (pad W8 smd circle (at -5.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 800 /RAM/DDR_A6))
    (pad V8 smd circle (at -5.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 801 /RAM/DDR_A13))
    (pad U8 smd circle (at -5.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad T8 smd circle (at -5.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 32 /2V0))
    (pad R8 smd circle (at -5.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P8 smd circle (at -5.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 32 /2V0))
    (pad N8 smd circle (at -5.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 382 "/FPGA Support/K7_TMS"))
    (pad M8 smd circle (at -5.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad L8 smd circle (at -5.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 381 "/FPGA Support/K7_TCK"))
    (pad K8 smd circle (at -5.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (pad J8 smd circle (at -5.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 802 "/Inputs/Right Pods/MUX0_SEL"))
    (pad H8 smd circle (at -5.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 157 "/Inputs/Right Pods/POD9_D1_N"))
    (pad G8 smd circle (at -5.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F8 smd circle (at -5.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 161 "/Inputs/Right Pods/POD9_D7_N"))
    (pad E8 smd circle (at -5.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (pad D8 smd circle (at -5.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 173 "/Inputs/Right Pods/POD10_D1_N"))
    (pad C8 smd circle (at -5.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 514 "Net-(R55-Pad1)"))
    (pad B8 smd circle (at -5.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 20 /2V5))
    (pad A8 smd circle (at -5.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 171 "/Inputs/Right Pods/POD10_D2_N"))
    (pad AF7 smd circle (at -6.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 803 /RAM/DDR_A4))
    (pad AE7 smd circle (at -6.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 804 /RAM/DDR_A5))
    (pad AD7 smd circle (at -6.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AC7 smd circle (at -6.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 805 /RAM/DDR_BA1))
    (pad AB7 smd circle (at -6.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 806 /RAM/DDR_BA2))
    (pad AA7 smd circle (at -6.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 807 /RAM/DDR_A2))
    (pad Y7 smd circle (at -6.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 808 /RAM/DDR_A10))
    (pad W7 smd circle (at -6.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad V7 smd circle (at -6.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 809 /RAM/DDR_A12))
    (pad U7 smd circle (at -6.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 810 /RAM/DDR_DQ5))
    (pad T7 smd circle (at -6.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 530 "Net-(R67-Pad1)"))
    (pad R7 smd circle (at -6.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 512 "Net-(R54-Pad1)"))
    (pad P7 smd circle (at -6.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad N7 smd circle (at -6.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M7 smd circle (at -6.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L7 smd circle (at -6.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad K7 smd circle (at -6.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J7 smd circle (at -6.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 713 /K7_DONE))
    (pad H7 smd circle (at -6.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G7 smd circle (at -6.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 515 /K7_INIT_B))
    (pad F7 smd circle (at -6.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E7 smd circle (at -6.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D7 smd circle (at -6.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C7 smd circle (at -6.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B7 smd circle (at -6.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A7 smd circle (at -6.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AF6 smd circle (at -7.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AE6 smd circle (at -7.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 811 /RAM/DDR_DQ28))
    (pad AD6 smd circle (at -7.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 812 /RAM/DDR_DQ23))
    (pad AC6 smd circle (at -7.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 813 /RAM/DDR_DQ20))
    (pad AB6 smd circle (at -7.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 814 /RAM/DDR_DM2))
    (pad AA6 smd circle (at -7.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad Y6 smd circle (at -7.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 815 /RAM/DDR_DQ21))
    (pad W6 smd circle (at -7.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 816 /RAM/DDR_DQS0_P))
    (pad V6 smd circle (at -7.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 817 /RAM/DDR_DQ6))
    (pad U6 smd circle (at -7.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 818 /RAM/DDR_DM0))
    (pad T6 smd circle (at -7.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad R6 smd circle (at -7.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 379 "/FPGA Support/K7_TDI"))
    (pad P6 smd circle (at -7.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 516 /K7_RST_N))
    (pad N6 smd circle (at -7.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 36 "/FPGA Support/GTX_1V8"))
    (pad M6 smd circle (at -7.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 563 "Net-(R120-Pad1)"))
    (pad L6 smd circle (at -7.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (pad K6 smd circle (at -7.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad J6 smd circle (at -7.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (pad H6 smd circle (at -7.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 70 /QSFP+/XG_REFCLK_AC_P))
    (pad G6 smd circle (at -7.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (pad F6 smd circle (at -7.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad E6 smd circle (at -7.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (pad D6 smd circle (at -7.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 63 "/Inputs/Right Pods/SERDES inputs/REFCLK_AC_P"))
    (pad C6 smd circle (at -7.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (pad B6 smd circle (at -7.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 819 "/Inputs/Right Pods/SERDES inputs/CH3_P"))
    (pad A6 smd circle (at -7.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AF5 smd circle (at -8.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 820 /RAM/DDR_DQS3_P))
    (pad AE5 smd circle (at -8.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 821 /RAM/DDR_DQ29))
    (pad AD5 smd circle (at -8.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AC5 smd circle (at -8.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AB5 smd circle (at -8.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 822 /RAM/DDR_DQS2_N))
    (pad AA5 smd circle (at -8.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 823 /RAM/DDR_DQS2_P))
    (pad Y5 smd circle (at -8.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 824 /RAM/DDR_DQ22))
    (pad W5 smd circle (at -8.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 825 /RAM/DDR_DQS0_N))
    (pad V5 smd circle (at -8.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad U5 smd circle (at -8.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 826 /RAM/DDR_DQ0))
    (pad T5 smd circle (at -8.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 2 /3V3))
    (pad R5 smd circle (at -8.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P5 smd circle (at -8.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N5 smd circle (at -8.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M5 smd circle (at -8.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad L5 smd circle (at -8.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K5 smd circle (at -8.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad J5 smd circle (at -8.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H5 smd circle (at -8.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 72 /QSFP+/XG_REFCLK_AC_N))
    (pad G5 smd circle (at -8.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F5 smd circle (at -8.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad E5 smd circle (at -8.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D5 smd circle (at -8.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 65 "/Inputs/Right Pods/SERDES inputs/REFCLK_AC_N"))
    (pad C5 smd circle (at -8.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B5 smd circle (at -8.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 827 "/Inputs/Right Pods/SERDES inputs/CH3_N"))
    (pad A5 smd circle (at -8.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AF4 smd circle (at -9.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 828 /RAM/DDR_DQS3_N))
    (pad AE4 smd circle (at -9.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AD4 smd circle (at -9.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 829 /RAM/DDR_DM3))
    (pad AC4 smd circle (at -9.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 830 /RAM/DDR_DQ18))
    (pad AB4 smd circle (at -9.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 831 /RAM/DDR_DQ17))
    (pad AA4 smd circle (at -9.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 832 /RAM/DDR_DQ16))
    (pad Y4 smd circle (at -9.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad W4 smd circle (at -9.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (pad V4 smd circle (at -9.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 833 /RAM/DDR_DQ7))
    (pad U4 smd circle (at -9.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 529 "Net-(R66-Pad1)"))
    (pad T4 smd circle (at -9.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R4 smd circle (at -9.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 432 /QSFP+/QSFP_RX1_P))
    (pad P4 smd circle (at -9.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N4 smd circle (at -9.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 421 /QSFP+/QSFP_RX2_P))
    (pad M4 smd circle (at -9.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad L4 smd circle (at -9.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 434 /QSFP+/QSFP_RX3_P))
    (pad K4 smd circle (at -9.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J4 smd circle (at -9.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 422 /QSFP+/QSFP_RX4_P))
    (pad H4 smd circle (at -9.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad G4 smd circle (at -9.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 834 "/Inputs/Right Pods/SERDES inputs/CH0_P"))
    (pad F4 smd circle (at -9.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E4 smd circle (at -9.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 835 "/Inputs/Right Pods/SERDES inputs/CH1_P"))
    (pad D4 smd circle (at -9.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad C4 smd circle (at -9.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 836 "/Inputs/Right Pods/SERDES inputs/CH2_P"))
    (pad B4 smd circle (at -9.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad A4 smd circle (at -9.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AF3 smd circle (at -10.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 837 /RAM/DDR_DQ30))
    (pad AE3 smd circle (at -10.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 838 /RAM/DDR_DQ26))
    (pad AD3 smd circle (at -10.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 41 /RAM_VREF))
    (pad AC3 smd circle (at -10.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 839 /RAM/DDR_DQ19))
    (pad AB3 smd circle (at -10.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AA3 smd circle (at -10.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 840 /RAM/DDR_DQ15))
    (pad Y3 smd circle (at -10.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 841 /RAM/DDR_DM1))
    (pad W3 smd circle (at -10.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 842 /RAM/DDR_DQ4))
    (pad V3 smd circle (at -10.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 843 /RAM/DDR_DQ3))
    (pad U3 smd circle (at -10.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad T3 smd circle (at -10.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R3 smd circle (at -10.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 431 /QSFP+/QSFP_RX1_N))
    (pad P3 smd circle (at -10.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad N3 smd circle (at -10.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 420 /QSFP+/QSFP_RX2_N))
    (pad M3 smd circle (at -10.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad L3 smd circle (at -10.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 433 /QSFP+/QSFP_RX3_N))
    (pad K3 smd circle (at -10.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad J3 smd circle (at -10.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 423 /QSFP+/QSFP_RX4_N))
    (pad H3 smd circle (at -10.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad G3 smd circle (at -10.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 844 "/Inputs/Right Pods/SERDES inputs/CH0_N"))
    (pad F3 smd circle (at -10.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad E3 smd circle (at -10.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 845 "/Inputs/Right Pods/SERDES inputs/CH1_N"))
    (pad D3 smd circle (at -10.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad C3 smd circle (at -10.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 846 "/Inputs/Right Pods/SERDES inputs/CH2_N"))
    (pad B3 smd circle (at -10.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad A3 smd circle (at -10.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad AF2 smd circle (at -11.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 847 /RAM/DDR_DQ31))
    (pad AE2 smd circle (at -11.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 848 /RAM/DDR_DQ27))
    (pad AD2 smd circle (at -11.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad AC2 smd circle (at -11.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 849 /RAM/DDR_DQ14))
    (pad AB2 smd circle (at -11.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 850 /RAM/DDR_DQ13))
    (pad AA2 smd circle (at -11.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 533 /RAM/DDR_RST_N))
    (pad Y2 smd circle (at -11.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 851 /RAM/DDR_DQ8))
    (pad W2 smd circle (at -11.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad V2 smd circle (at -11.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 852 /RAM/DDR_DQ9))
    (pad U2 smd circle (at -11.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 853 /RAM/DDR_DQ1))
    (pad T2 smd circle (at -11.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R2 smd circle (at -11.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P2 smd circle (at -11.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 429 /QSFP+/QSFP_TX1_P))
    (pad N2 smd circle (at -11.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M2 smd circle (at -11.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 439 /QSFP+/QSFP_TX2_P))
    (pad L2 smd circle (at -11.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad K2 smd circle (at -11.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 427 /QSFP+/QSFP_TX3_P))
    (pad J2 smd circle (at -11.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H2 smd circle (at -11.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 437 /QSFP+/QSFP_TX4_P))
    (pad G2 smd circle (at -11.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad F2 smd circle (at -11.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 854 /Clocking/GTX_TRIG_OUT_P))
    (pad E2 smd circle (at -11.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D2 smd circle (at -11.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad C2 smd circle (at -11.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (pad B2 smd circle (at -11.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad A2 smd circle (at -11.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AF1 smd circle (at -12.5 12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad AE1 smd circle (at -12.5 11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 855 /RAM/DDR_DQ25))
    (pad AD1 smd circle (at -12.5 10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 856 /RAM/DDR_DQ24))
    (pad AC1 smd circle (at -12.5 9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 857 /RAM/DDR_DQS1_N))
    (pad AB1 smd circle (at -12.5 8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 858 /RAM/DDR_DQS1_P))
    (pad AA1 smd circle (at -12.5 7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad Y1 smd circle (at -12.5 6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 859 /RAM/DDR_DQ12))
    (pad W1 smd circle (at -12.5 5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 860 /RAM/DDR_DQ11))
    (pad V1 smd circle (at -12.5 4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 861 /RAM/DDR_DQ10))
    (pad U1 smd circle (at -12.5 3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 862 /RAM/DDR_DQ2))
    (pad T1 smd circle (at -12.5 2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad R1 smd circle (at -12.5 1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad P1 smd circle (at -12.5 0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 430 /QSFP+/QSFP_TX1_N))
    (pad N1 smd circle (at -12.5 -0.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad M1 smd circle (at -12.5 -1.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 440 /QSFP+/QSFP_TX2_N))
    (pad L1 smd circle (at -12.5 -2.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad K1 smd circle (at -12.5 -3.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 428 /QSFP+/QSFP_TX3_N))
    (pad J1 smd circle (at -12.5 -4.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad H1 smd circle (at -12.5 -5.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 438 /QSFP+/QSFP_TX4_N))
    (pad G1 smd circle (at -12.5 -6.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad F1 smd circle (at -12.5 -7.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 863 /Clocking/GTX_TRIG_OUT_N))
    (pad E1 smd circle (at -12.5 -8.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad D1 smd circle (at -12.5 -9.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad C1 smd circle (at -12.5 -10.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad B1 smd circle (at -12.5 -11.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask))
    (pad A1 smd circle (at -12.5 -12.5 270) (size 0.45 0.45) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (model ":datasheets:Xilinx/packaging/3rdparty-models/User Library-FGG676-1.step"
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
    (model ":datasheets:Wakefield/658-60ABT1E HEATSINK CPU 28MM SQ BLK W-TAPE.step"
      (offset (xyz 10.5 14 41.5))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63220)
    (at 313.66 38.46507)
    (path /5EF1FA37/5FC34DB0)
    (fp_text reference C137 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "330 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF63226)
    (at 318.66 38.46507)
    (path /5EF1FA37/5FC58702)
    (fp_text reference C138 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "100 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:CONN_SFF8087_MOLEX_75783-0140 (layer F.Cu) (tedit 5EF1B395) (tstamp 5F013B85)
    (at 259 200)
    (path /5EDD723A/5F2BB4CD/5F405F23)
    (fp_text reference J7 (at 0 -11.85) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CONN_SFF8087 (at 0 -12.85) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -10.5 16.8) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -10.5 3.25) (end -10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 3.25) (end -10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 10.5 3.25) (end 10.5 16.8) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 3.25) (end 10.5 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end 9 3.25) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (pad SHLD thru_hole circle (at 8.825 12.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8.825 11.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 9.22) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8.825 5.72) (size 1.1 1.1) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at -8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad SHLD thru_hole circle (at 8 0) (size 2 2) (drill 1.55) (layers *.Cu *.Mask)
      (net 1 /GND))
    (pad B18 smd roundrect (at 6.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A18 smd roundrect (at 7 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B17 smd roundrect (at 5.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 169 "/Inputs/Right Pods/POD10_D3_N"))
    (pad A17 smd roundrect (at 6.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 177 "/Inputs/Right Pods/POD10_D7_N"))
    (pad B16 smd roundrect (at 5 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 170 "/Inputs/Right Pods/POD10_D3_P"))
    (pad A16 smd roundrect (at 5.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 178 "/Inputs/Right Pods/POD10_D7_P"))
    (pad B15 smd roundrect (at 4.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A15 smd roundrect (at 4.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B14 smd roundrect (at 3.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 171 "/Inputs/Right Pods/POD10_D2_N"))
    (pad A14 smd roundrect (at 3.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 179 "/Inputs/Right Pods/POD10_D6_N"))
    (pad B13 smd roundrect (at 2.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 172 "/Inputs/Right Pods/POD10_D2_P"))
    (pad A13 smd roundrect (at 3 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 180 "/Inputs/Right Pods/POD10_D6_P"))
    (pad B12 smd roundrect (at 1.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A12 smd roundrect (at 2.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B11 smd roundrect (at 1 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 348 "/Inputs/Right Pods/P10_12V0"))
    (pad A11 smd roundrect (at 1.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 348 "/Inputs/Right Pods/P10_12V0"))
    (pad B10 smd roundrect (at 0.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 348 "/Inputs/Right Pods/P10_12V0"))
    (pad A10 smd roundrect (at 0.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 373 "/Inputs/Pod Power/P10_PRESENT"))
    (pad B9 smd roundrect (at -0.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 348 "/Inputs/Right Pods/P10_12V0"))
    (pad A9 smd roundrect (at -0.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 374 /Inputs/P10_UART_TX))
    (pad B8 smd roundrect (at -1.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 348 "/Inputs/Right Pods/P10_12V0"))
    (pad A8 smd roundrect (at -1 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 375 /Inputs/P10_UART_RX))
    (pad B7 smd roundrect (at -2.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A7 smd roundrect (at -1.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B6 smd roundrect (at -3 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 173 "/Inputs/Right Pods/POD10_D1_N"))
    (pad A6 smd roundrect (at -2.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 181 "/Inputs/Right Pods/POD10_D5_N"))
    (pad B5 smd roundrect (at -3.8 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 174 "/Inputs/Right Pods/POD10_D1_P"))
    (pad A5 smd roundrect (at -3.4 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 182 "/Inputs/Right Pods/POD10_D5_P"))
    (pad B4 smd roundrect (at -4.6 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A4 smd roundrect (at -4.2 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad B3 smd roundrect (at -5.4 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 175 "/Inputs/Right Pods/POD10_D0_N"))
    (pad A3 smd roundrect (at -5 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 183 "/Inputs/Right Pods/POD10_D4_N"))
    (pad B2 smd roundrect (at -6.2 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 176 "/Inputs/Right Pods/POD10_D0_P"))
    (pad A2 smd roundrect (at -5.8 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 184 "/Inputs/Right Pods/POD10_D4_P"))
    (pad B1 smd roundrect (at -7 -7.69) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (pad A1 smd roundrect (at -6.6 -5.18) (size 0.35 1.8) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.5)
      (net 1 /GND))
    (model :datasheets:Molex/SAS/757830140.stp
      (offset (xyz 7 11 -20))
      (scale (xyz 1 1 1))
      (rotate (xyz -90 -22.5 90))
    )
  )

  (module azonenberg_pcb:SOP_10_0.5MM_3MM (layer F.Cu) (tedit 53E953A2) (tstamp 5EF651AD)
    (at -52.469999 79.77)
    (path /5EDD7150/61296AEB/61B8A3D1)
    (fp_text reference U71 (at 1.4 4.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value INA233 (at -3.9 -0.6) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start -1.5 -1) (end -1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 1) (end 1.5 1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 1) (end 1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start 1.5 -1) (end -1.5 -1) (layer F.SilkS) (width 0.2))
    (fp_line (start -1.5 0.5) (end -1 1) (layer F.SilkS) (width 0.2))
    (pad 10 smd rect (at -1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 607 "/Power Supply/1.xV rails/1V5_SENSE_HI"))
    (pad 9 smd rect (at -0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 606 "/Power Supply/1.xV rails/1V5_SENSE_LO"))
    (pad 8 smd rect (at 0 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 33 /1V5))
    (pad 7 smd rect (at 0.5 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 6 smd rect (at 1 -2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (pad 5 smd rect (at 1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 4 smd rect (at 0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 916 /I2C2_SDA))
    (pad 3 smd rect (at 0 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.5 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 917 /I2C2_SCL))
    (pad 1 smd rect (at -1 2) (size 0.3 1.6) (layers F.Cu F.Paste F.Mask)
      (net 45 /3V3_SB))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_dil/msoic-10.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MODULE_MURATA_OKL-T3-W12 (layer F.Cu) (tedit 5C8C8D11) (tstamp 5EF650F3)
    (at 61 99)
    (path /5EDD7150/61580EA1/615F3319)
    (fp_text reference U62 (at 0 7.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value OKL-T/3-W12P-C (at 0 10.5) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 2 smd rect (at -3.43 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 3 smd rect (at 1.14 -4.57 90) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 4 smd rect (at 4.57 -3.43) (size 2 4.25) (layers F.Cu F.Paste F.Mask)
      (net 94 "Net-(C346-Pad1)"))
    (pad 5 smd rect (at 4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 32 /2V0))
    (pad 11 smd rect (at 4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 587 "Net-(R176-Pad1)"))
    (pad 12 smd rect (at 2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at 0 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 8 smd rect (at -2.29 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at -4.57 4.57) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 3 /12V0))
    (pad 10 smd rect (at -4.57 2.29) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 685 /MCU/2V0_GOOD))
    (pad 1 smd rect (at -4.57 0) (size 1.27 1.27) (layers F.Cu F.Paste F.Mask)
      (net 457 "/Power Supply/Higher voltage rails/2V0_EN_SHIFT"))
    (model :datasheets:Murata/POL/mps_dcdc_okl_t3_a.step
      (offset (xyz 0 0 1.7))
      (scale (xyz 1 1 1))
      (rotate (xyz 90 0 0))
    )
  )

  (module azonenberg_pcb:EIA_1210_CAP_NOSILK (layer F.Cu) (tedit 54A4E4D1) (tstamp 5EF6324A)
    (at 308.66 38.46507)
    (path /5EF1FA37/5FC38558)
    (fp_text reference C144 (at 0.2 2.1) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "330 uF" (at 0 3.7) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -1.55 0.01493) (size 0.9 2.9) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_1210.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63250)
    (at 333.31 37.33)
    (path /5EF1FA37/5FC58B84)
    (fp_text reference C145 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 16 /1V0_1))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63274)
    (at 336.81 34.73)
    (path /5EF1FA37/5FD08267)
    (fp_text reference C151 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 36 "/FPGA Support/GTX_1V8"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6327A)
    (at 343.46 25.63)
    (path /5EF1FA37/5FCE773A)
    (fp_text reference C152 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF63280)
    (at 330.01 37.93)
    (path /5EF1FA37/5FD085FF)
    (fp_text reference C153 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5EF6403C)
    (at 296 24)
    (path /624FF62B)
    (fp_text reference MH3 (at 0 6.75) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5EF64041)
    (at 296 118)
    (path /624F837B)
    (fp_text reference MH4 (at 0 6.75) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5EF64046)
    (at 318.47 188.37)
    (path /624F8386)
    (fp_text reference MH5 (at 0 6.75) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5EF6404B)
    (at 24 118)
    (path /624FF636)
    (fp_text reference MH6 (at 0 6.75) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:MECHANICAL_CLEARANCEHOLE_4_40 (layer F.Cu) (tedit 5AD85C08) (tstamp 5EF64050)
    (at 24 24)
    (path /624FC442)
    (fp_text reference MH7 (at 0 6.75) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value CLEARANCE_4_40 (at 0 5.25) (layer F.Fab) hide
      (effects (font (size 1.5 1.5) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 3.27) (layers *.Cu *.Mask)
      (net 1 /GND) (solder_mask_margin 0.5))
    (model :SAMTEC:4-40-screw.step
      (offset (xyz 0 0 -6.499999902379794))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF630C8)
    (at 383.8 73.29)
    (path /5EDD723A/5F2BB4CD/5F308105/6174C95A)
    (fp_text reference C81 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "1 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 18 /5V0))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0402_CAP_NOSILK (layer F.Cu) (tedit 53C529C4) (tstamp 5EF62F5A)
    (at 6.38 157.03)
    (path /5EDD723A/5F0BA462/5F0AF6B7)
    (fp_text reference C20 (at 0.05 1.4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value DNP (at 0.05 3.1) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 1 /GND))
    (pad 1 smd rect (at -0.5 0) (size 0.5 0.5) (layers F.Cu F.Paste F.Mask)
      (net 5 "Net-(C20-Pad1)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0402.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF63292)
    (at 311.56 41.73)
    (path /5EF1FA37/5FD887C2)
    (fp_text reference C156 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(C156-Pad2)"))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 22 /1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF63298)
    (at 343.61 23.43)
    (path /5EF1FA37/5FD9A0BC)
    (fp_text reference C157 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(C157-Pad2)"))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 17 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0603_CAP_NOSILK (layer F.Cu) (tedit 53C52A1B) (tstamp 5EF6329E)
    (at 326.41 40.53)
    (path /5EF1FA37/5FD6307F)
    (fp_text reference C158 (at 0 1.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "4.7 uF" (at 0 3) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 2 smd rect (at 0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 37 "Net-(C155-Pad2)"))
    (pad 1 smd rect (at -0.75 0) (size 0.8 0.8) (layers F.Cu F.Paste F.Mask)
      (net 38 /1V0_2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF632B0)
    (at 322.96 40.43)
    (path /5EF1FA37/5FD7802E)
    (fp_text reference C161 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 37 "Net-(C155-Pad2)"))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 34 "/FPGA Support/GTX_1V0"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF632B6)
    (at 322.96 37.83)
    (path /5EF1FA37/5FD887D9)
    (fp_text reference C162 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(C156-Pad2)"))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 35 /GTX_1V2))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:EIA_0805_CAP_NOSILK (layer F.Cu) (tedit 54A4E5F3) (tstamp 5EF632BC)
    (at 318.76 41.73)
    (path /5EF1FA37/5FD9A0D3)
    (fp_text reference C163 (at -0.25 1.25) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.1)))
    )
    (fp_text value "22 uF" (at 0.25 2) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11)))
    )
    (pad 2 smd rect (at 0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(C157-Pad2)"))
    (pad 1 smd rect (at -0.9 0) (size 0.8 1.6) (layers F.Cu F.Paste F.Mask)
      (net 36 "/FPGA Support/GTX_1V8"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_cap/c_0805.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (gr_text VCC_RX (at 231.5 58.5) (layer F.SilkS) (tstamp 5F0B066B)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text VCC_TX (at 224.75 55) (layer F.SilkS) (tstamp 5F0B0667)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text VCC1 (at 232.5 51.75) (layer F.SilkS) (tstamp 5F0B0663)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text GND (at 225.75 48) (layer F.SilkS) (tstamp 5F0B0660)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text 1V2 (at 287.25 65.2) (layer F.SilkS) (tstamp 5F087E00)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text 3V3 (at 275.6 66.45) (layer F.SilkS) (tstamp 5F087DED)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text TXCLK (at 273.3 65.25) (layer F.SilkS) (tstamp 5F087829)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text "A1V2\nPLL" (at 291.45 62.95 90) (layer F.SilkS) (tstamp 5F085C61)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text A3V3 (at 289.45 60.15 90) (layer F.SilkS) (tstamp 5F083393)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text GND (at 271.25 56.9) (layer F.SilkS) (tstamp 5F0813B6)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text A1V2 (at 284.8 55.9) (layer F.SilkS)
    (effects (font (size 0.75 0.75) (thickness 0.1)))
  )
  (gr_text "TODO: impedance tweaks on SMA footprints" (at 182 18) (layer Dwgs.User)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (gr_line (start 20 20) (end 300 20) (layer Edge.Cuts) (width 0.05))
  (gr_line (start 300 215) (end 300 20) (layer Edge.Cuts) (width 0.05))
  (gr_line (start 20 215) (end 300 215) (layer Edge.Cuts) (width 0.05))
  (gr_line (start 20 20) (end 20 215) (layer Edge.Cuts) (width 0.05))

  (segment (start 269.9 27.82) (end 266.5 31.22) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 272.935 27.82) (end 269.9 27.82) (width 0.1) (layer In1.Cu) (net 1) (status 10))
  (segment (start 292.18 27.82) (end 296 24) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 289.065 27.82) (end 292.18 27.82) (width 0.1) (layer In1.Cu) (net 1) (status 10))
  (segment (start 296 52) (end 293 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 272.28 55) (end 266.5 49.22) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 266.2 44.8) (end 266.5 44.5) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 247.5 44.8) (end 266.2 44.8) (width 0.1) (layer In1.Cu) (net 1) (status 10))
  (segment (start 266.5 22.22) (end 266.5 44.5) (width 0.1) (layer In1.Cu) (net 1) (status 10))
  (segment (start 266.5 44.5) (end 266.5 49.22) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 271.42 55) (end 266.5 59.92) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 272.28 55) (end 271.42 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 284.8 55) (end 284.8 57.2) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 281 61) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 280 61) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 281 61) (end 280 61) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 280 60) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 280 61) (end 280 60) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 281 60) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 280 60) (end 281 60) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 281 60) (end 282 60) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 282 61) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 282 60) (end 282 61) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 282 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 282 61) (end 282 62) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 281 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 282 62) (end 281 62) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 280 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 281 62) (end 280 62) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 280 61) (end 280 62) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 281 61) (end 281 62) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 281 60) (end 281 61) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 281 61) (end 282 61) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 280.25 64.05) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 280.25 64.4) (end 280.25 64.05) (width 0.1) (layer F.Cu) (net 1) (status 10))
  (segment (start 280.25 62.25) (end 280 62) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 285.55 54.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 286.05 55) (end 286.1 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 285.9 54.85) (end 286.05 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 285.55 54.85) (end 285.9 54.85) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 286.1 55) (end 284.8 55) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 273.55 52.3) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 273.55 54.95) (end 273.6 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 273.55 52.3) (end 273.55 54.95) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 273.6 55) (end 272.28 55) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 272.75 48.775) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 272.75 48.775) (end 271.675 48.775) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 271.675 48.775) (end 271.4 49.05) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 271.65 52.3) (end 273.55 52.3) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 271.4 52.05) (end 271.65 52.3) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 273.6 46.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 271.4 49.05) (end 271.4 49.4) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 271.4 49.4) (end 271.4 52.05) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 271.4 46.75) (end 271.4 49.4) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 271.9 46.25) (end 271.4 46.75) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 273.6 46.25) (end 271.9 46.25) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 288.5 46.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 295.95 46.25) (end 296 46.2) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 296 24) (end 296 46.2) (width 0.1) (layer In1.Cu) (net 1) (status 10))
  (segment (start 296 46.2) (end 296 52) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 289.35 48.8) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 290.5 48) (end 290.5 46.25) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 289.7 48.8) (end 290.5 48) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 289.35 48.8) (end 289.7 48.8) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 288.5 46.25) (end 290.5 46.25) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 290.5 46.25) (end 295.95 46.25) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 286.7 58.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 285.85 58.25) (end 284.8 57.2) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 286.7 58.25) (end 285.85 58.25) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 283.25 65.85) (end 282.25 65.85) (width 0.1) (layer B.Cu) (net 1) (status 30))
  (via (at 283.825002 65.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 283.25 65.85) (end 283.825002 65.85) (width 0.1) (layer B.Cu) (net 1) (status 10))
  (segment (start 280.25 64.455002) (end 280.25 64.05) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 281.644998 65.85) (end 280.25 64.455002) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 283.825002 65.85) (end 281.644998 65.85) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 281.75 67.75) (end 283.3 67.75) (width 0.1) (layer B.Cu) (net 1) (status 10))
  (segment (start 283.825002 67.224998) (end 283.825002 65.85) (width 0.1) (layer B.Cu) (net 1))
  (segment (start 283.3 67.75) (end 283.825002 67.224998) (width 0.1) (layer B.Cu) (net 1))
  (via (at 279.75 58.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 279.75 59.75) (end 280 60) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 279.75 58.6) (end 279.75 59.75) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 282.25 58.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 282.25 59.75) (end 282 60) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 282.25 58.6) (end 282.25 59.75) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 283.75 58.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 283.4 58.6) (end 283.375 58.625) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 283.75 58.6) (end 283.4 58.6) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 283.375 58.625) (end 284.8 57.2) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 283.4 60.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 282.575 59.775) (end 282.225 59.775) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 283.05 60.25) (end 282.575 59.775) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 282 60) (end 282.225 59.775) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 283.4 60.25) (end 283.05 60.25) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 282.225 59.775) (end 283.375 58.625) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 282.75 62.15) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 282.15 62.15) (end 282 62) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 282.75 62.15) (end 282.15 62.15) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 283.35 62.9) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 282.95 62.15) (end 282.75 62.15) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 283.35 62.55) (end 282.95 62.15) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 283.35 62.9) (end 283.35 62.55) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 282.55 63.4) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 282.55 62.35) (end 282.75 62.15) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 282.55 63.4) (end 282.55 62.35) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 280.9 63.35) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 280.9 62.1) (end 281 62) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 280.9 63.35) (end 280.9 62.1) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 278.6 63.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 278.6 63.25) (end 280.25 63.25) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 280.25 64.05) (end 280.25 63.25) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 280.25 63.25) (end 280.25 62.25) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 277.975 65.107106) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 277.992894 65.107106) (end 277.975 65.107106) (width 0.1) (layer B.Cu) (net 1) (status 30))
  (segment (start 278.6 63.6) (end 278.6 63.25) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 278.199999 64.000001) (end 278.6 63.6) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 278.199999 64.882107) (end 278.199999 64.000001) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 277.975 65.107106) (end 278.199999 64.882107) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 278.6 60.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 279.75 60.75) (end 280 61) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 278.6 60.75) (end 279.75 60.75) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 278.6 59.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 278.6 59.75) (end 279.75 59.75) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 278.6 58.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 279.6 58.75) (end 279.75 58.6) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 278.6 58.75) (end 279.6 58.75) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 271.25 59.3) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 267.12 59.3) (end 266.5 59.92) (width 0.1) (layer In1.Cu) (net 1) (status 30))
  (segment (start 271.25 59.3) (end 267.12 59.3) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (via (at 278.25 56.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 278.25 56.6) (end 278.25 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 284.8 55) (end 278.25 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 278.25 55) (end 273.6 55) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 289 55.9) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 289 55.9) (end 289 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 289 55) (end 286.1 55) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 291.95 58.35) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 291.95 55.05) (end 292 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 293 55) (end 292 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 291.95 58.35) (end 291.95 55.05) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 292 55) (end 289 55) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 272 62.4) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 272 60.05) (end 271.25 59.3) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 272 62.4) (end 272 60.05) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 294.75 62.2) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 294.75 61.65) (end 294.75 62.2) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 291.95 58.85) (end 294.75 61.65) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 291.95 58.35) (end 291.95 58.85) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 286.3 66.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 284.8 65.85) (end 283.825002 65.85) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 285.8 66.85) (end 284.8 65.85) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 286.3 66.85) (end 285.8 66.85) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 247.5 53.8) (end 247.5 64.5) (width 0.1) (layer In1.Cu) (net 1) (status 30))
  (segment (start 247.5 64.5) (end 247.5 67.4) (width 0.1) (layer In1.Cu) (net 1) (status 10))
  (segment (start 247.5 67.4) (end 247.52 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 262 67.42) (end 265.38 67.42) (width 0.1) (layer In1.Cu) (net 1) (status 10))
  (segment (start 266.5 66.3) (end 266.5 59.92) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 265.38 67.42) (end 266.5 66.3) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 260.2 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 260.6 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 262.6 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 265 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 265.4 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 255.4 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 253 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 250.6 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (via (at 251 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 250.6 62) (end 250.6 60.1) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 250.6 60.1) (end 250.78 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 265 62) (end 265 59.94) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 265 59.94) (end 264.98 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 264.98 59.92) (end 266.5 59.92) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 262.6 59.94) (end 262.62 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 262.6 62) (end 262.6 59.94) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 262.62 59.92) (end 264.98 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 260.2 59.99) (end 260.27 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 260.2 62) (end 260.2 59.99) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 260.27 59.92) (end 262.62 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 255.4 59.99) (end 255.47 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 255.4 62) (end 255.4 59.99) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 253 59.95) (end 253.03 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 253 62) (end 253 59.95) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 250.78 59.92) (end 253.03 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 253.03 59.92) (end 255.47 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 251 67.4) (end 250.98 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 251 64.51) (end 251 67.4) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 247.52 67.42) (end 250.98 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 250.98 67.42) (end 253.33 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 253.33 67.42) (end 254.8 67.42) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 260.6 67.4) (end 260.58 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 260.6 64.51) (end 260.6 67.4) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 262 67.42) (end 260.58 67.42) (width 0.1) (layer In1.Cu) (net 1) (status 10))
  (via (at 263 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 262.999999 66.420001) (end 262 67.42) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 263 64.51) (end 262.999999 66.420001) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 253.4 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 253.4 67.35) (end 253.33 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 253.4 64.51) (end 253.4 67.35) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 255.8 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1) (status 30))
  (segment (start 255.799999 66.420001) (end 254.8 67.42) (width 0.1) (layer In1.Cu) (net 1) (status 20))
  (segment (start 255.8 64.51) (end 255.799999 66.420001) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 258.2 65.95) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (via (at 259 65.95) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 259 67.4) (end 259.02 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 260.58 67.42) (end 259.02 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 259 65.95) (end 259 67.4) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 259.02 67.42) (end 258.22 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 258.2 65.95) (end 258.2 67.39) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 258.22 67.42) (end 258.17 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 258.2 67.39) (end 258.17 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 258.17 67.42) (end 254.8 67.42) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 257.8 60.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 257.8 59.95) (end 257.77 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 257.8 60.6) (end 257.8 59.95) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 255.47 59.92) (end 257.77 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 257.77 59.92) (end 260.27 59.92) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 241.5 51.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.45 51.48507) (end 241.48507 51.48507) (width 0.1) (layer F.Cu) (net 1))
  (segment (start 241.48507 51.48507) (end 241.5 51.5) (width 0.1) (layer F.Cu) (net 1))
  (segment (start 241.45 58.23507) (end 241.45 57.55) (width 0.1) (layer F.Cu) (net 1))
  (via (at 241.5 57.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.45 57.55) (end 241.5 57.5) (width 0.1) (layer F.Cu) (net 1))
  (via (at 241.5 52.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.5 51.5) (end 241.5 52.5) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 241.5 54) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.5 52.5) (end 241.5 54) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 241.5 55) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.5 54) (end 241.5 55) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 241.5 56) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.5 55) (end 241.5 56) (width 0.1) (layer F.Cu) (net 1))
  (segment (start 241.5 56) (end 241.5 55) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 241.5 56) (end 241.5 57.5) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 241.5 58.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.5 57.5) (end 241.5 58.5) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 241.5 59.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.5 58.5) (end 241.5 59.5) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 247.5 26.8) (end 247.5 48) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 247.5 48) (end 247.5 53.8) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 241.5 50.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 229.685 50) (end 241 50) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 241 50) (end 241.5 50.5) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 229.5 48) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 241.5 51.5) (end 241.5 50.5) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 229.5 49.815) (end 229.685 50) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 229.5 48) (end 229.5 49.815) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 242.4 49) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 242.4 49.6) (end 241.5 50.5) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 242.4 49) (end 242.4 49.6) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 242.4 49) (end 242.5 49) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 239.75 47.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 239.8 47.8) (end 239.75 47.75) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 242.5 49) (end 241.3 47.8) (width 0.1) (layer In1.Cu) (net 1))
  (segment (start 241.3 47.8) (end 239.8 47.8) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 239.75 47) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 239.75 47.75) (end 239.75 47) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 239.75 46.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 239.75 47) (end 239.75 46.25) (width 0.1) (layer F.Cu) (net 1))
  (via (at 239.75 45.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 1))
  (segment (start 239.75 45.5) (end 239.75 47.75) (width 0.1) (layer In1.Cu) (net 1))
  (via (at 287.1 53.7) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (via (at 277.45 53.7) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (via (at 277.6 59.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (segment (start 277.45 54.05) (end 277.45 53.7) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277.224999 54.275001) (end 277.45 54.05) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277.224999 59.149999) (end 277.224999 54.275001) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277.6 59.525) (end 277.224999 59.149999) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277.6 59.75) (end 277.6 59.525) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277.45 53.7) (end 287.1 53.7) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277.6 59.975) (end 278.1 60.475) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277.6 59.75) (end 277.6 59.975) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 278.1 60.475) (end 278.1 63.4) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 278.1 63.4) (end 278.374999 63.674999) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 284 62.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (segment (start 284.4 62.25) (end 284 62.25) (width 0.1) (layer F.Cu) (net 2) (status 10))
  (via (at 286.7 63.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (via (at 286.15 61.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (segment (start 286 62.25) (end 286.15 62.1) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 286.15 62.1) (end 286.15 61.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 284 62.25) (end 286 62.25) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 286.35 63.75) (end 286.7 63.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 286.15 63.55) (end 286.35 63.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 286.15 61.75) (end 286.15 63.55) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 281.25 65.85) (end 278.95 65.85) (width 0.1) (layer B.Cu) (net 2) (status 30))
  (via (at 278.35 65.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 278.95 65.85) (end 278.35 65.85) (width 0.1) (layer B.Cu) (net 2) (status 10))
  (segment (start 278.35 63.699998) (end 278.374999 63.674999) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 278.35 65.85) (end 278.35 63.699998) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 283.85 62.25) (end 283.75 62.15) (width 0.1) (layer B.Cu) (net 2) (status 30))
  (segment (start 284 62.25) (end 283.85 62.25) (width 0.1) (layer B.Cu) (net 2) (status 30))
  (via (at 282.75 64.4) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (segment (start 284 63.375) (end 284 62.25) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 282.975 64.4) (end 284 63.375) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 282.35 64.4) (end 282.975 64.4) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 282.35 64.4) (end 282.75 64.4) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 280.430001 63.674999) (end 278.374999 63.674999) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 282.35 64.4) (end 282.150002 64.4) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 280.705001 63.949999) (end 280.430001 63.674999) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 281.700001 63.949999) (end 280.705001 63.949999) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 282.150002 64.4) (end 281.700001 63.949999) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 291.95 59.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (segment (start 291.95 59.5) (end 291.95 60) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 270.5 62.4) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (segment (start 272.65 59.75) (end 277.6 59.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 270.5 61.9) (end 272.65 59.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 270.5 62.4) (end 270.5 61.9) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 291.95 60) (end 291.75 60.2) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 291.75 60.2) (end 287.05 60.2) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 286.15 61.1) (end 286.15 61.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 287.05 60.2) (end 286.15 61.1) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 277 66.4) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (via (at 284.8 66.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2) (status 30))
  (segment (start 282.975 64.4) (end 282.75 64.4) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 284.8 66.225) (end 282.975 64.4) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 284.8 66.85) (end 284.8 66.225) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 242.7 54.4) (end 242.7 54.05) (width 0.1) (layer B.Cu) (net 2))
  (via (at 242.75 54) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.7 54.05) (end 242.75 54) (width 0.1) (layer B.Cu) (net 2))
  (via (at 242.75 54.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.75 54) (end 242.75 54.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 242.7 51) (end 242.7 50.55) (width 0.1) (layer B.Cu) (net 2))
  (via (at 242.75 50.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.7 50.55) (end 242.75 50.5) (width 0.1) (layer B.Cu) (net 2))
  (via (at 242.75 51.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.75 50.5) (end 242.75 51.25) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 242.75 51.25) (end 242.75 54) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 242.75 57.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.75 54.75) (end 242.75 57.75) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 242.75 58.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.75 57.75) (end 242.75 58.5) (width 0.1) (layer B.Cu) (net 2))
  (segment (start 242.75 58.5) (end 242.75 57.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 260.75 61.5) (end 265.055002 61.5) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 258.125001 58.875001) (end 260.75 61.5) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 265.955002 62.4) (end 270.5 62.4) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 265.055002 61.5) (end 265.955002 62.4) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 242.75 58.5) (end 243.125001 58.875001) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 243.125001 58.875001) (end 258.125001 58.875001) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277.55 65.85) (end 278.35 65.85) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 277 66.4) (end 277.55 65.85) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 241.4 49) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.55 50.5) (end 242.75 50.5) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 241.4 49.35) (end 242.55 50.5) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 241.4 49) (end 241.4 49.35) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 242.75 47.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.3 47.75) (end 242.75 47.75) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 241.4 49) (end 241.4 48.65) (width 0.1) (layer In3.Cu) (net 2))
  (segment (start 241.4 48.65) (end 242.3 47.75) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 242.75 47) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.75 47.75) (end 242.75 47) (width 0.1) (layer F.Cu) (net 2))
  (segment (start 242.75 47) (end 242.75 47.75) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 242.75 46.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.75 47) (end 242.75 46.25) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 242.75 45.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 2))
  (segment (start 242.75 46.25) (end 242.75 45.5) (width 0.1) (layer In3.Cu) (net 2))
  (via (at 277.6 58.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (via (at 277.6 60.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (via (at 277.6 63.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (via (at 278.75 64.4) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (segment (start 277.6 60.525) (end 277.6 60.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 277.224999 60.149999) (end 277.6 60.525) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 277.224999 59.350001) (end 277.224999 60.149999) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 277.6 58.975) (end 277.224999 59.350001) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 277.6 58.75) (end 277.6 58.975) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 277.6 60.75) (end 277.6 63.25) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 277.725 63.25) (end 277.6 63.25) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 278.75 64.275) (end 277.725 63.25) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 278.75 64.4) (end 278.75 64.275) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 280.525 64.4) (end 280.75 64.4) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 280.175 64.75) (end 280.525 64.4) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 278.975 64.4) (end 279.325 64.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 279.325 64.75) (end 280.175 64.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 278.75 64.4) (end 278.975 64.4) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 280.75 64.4) (end 280.75 75.25) (width 0.1) (layer In4.Cu) (net 22))
  (via (at 280.75 64.4) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (segment (start 280.75 64.275) (end 281.1125 63.9125) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 284.4 62.975) (end 284.4 62.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 280.75 64.4) (end 280.75 64.275) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 281.1125 63.9125) (end 283.4625 63.9125) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 283.4625 63.9125) (end 284.4 62.975) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 284.4 62.75) (end 284.525 62.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 294.75 61.05) (end 294.75 61.55) (width 0.1) (layer In4.Cu) (net 22))
  (via (at 284.4 62.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (segment (start 285.75 62.75) (end 284.4 62.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 294.75 61.55) (end 293.55 62.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 289 57) (end 291.95 57) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 291.95 57) (end 294.75 59.8) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 294.75 59.8) (end 294.75 61.05) (width 0.1) (layer In4.Cu) (net 22))
  (via (at 294.75 61.05) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (via (at 289 57) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (via (at 285.8 65.2) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 22) (status 30))
  (segment (start 285.8 62.8) (end 285.75 62.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 293.55 62.75) (end 285.75 62.75) (width 0.1) (layer In4.Cu) (net 22))
  (segment (start 285.8 65.2) (end 285.8 62.8) (width 0.1) (layer In4.Cu) (net 22))
  (via (at 278.25 57.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 25) (status 30))
  (via (at 283.75 57.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 25) (status 30))
  (segment (start 283.525 57.6) (end 283.75 57.6) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 283.149999 57.975001) (end 283.525 57.6) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 278.850001 57.975001) (end 283.149999 57.975001) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 278.475 57.6) (end 278.850001 57.975001) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 278.25 57.6) (end 278.475 57.6) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 290.45 58.35) (end 290.45 59.5) (width 0.2) (layer F.Cu) (net 25) (status 30))
  (via (at 290.45 58.35) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 25) (status 30))
  (segment (start 289.2 57.6) (end 283.75 57.6) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 289.95 58.35) (end 289.2 57.6) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 290.45 58.35) (end 289.95 58.35) (width 0.1) (layer In3.Cu) (net 25))
  (via (at 290.45 59.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 25) (status 30))
  (segment (start 289.95 58.5) (end 289.95 58.35) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 290.45 59) (end 289.95 58.5) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 290.45 59.5) (end 290.45 59) (width 0.1) (layer In3.Cu) (net 25))
  (segment (start 290.45 58.35) (end 289.45 58.35) (width 0.1) (layer F.Cu) (net 25) (status 30))
  (via (at 282.25 57.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 26) (status 30))
  (via (at 279.75 57.6) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 26) (status 30))
  (segment (start 279.75 57.6) (end 282.25 57.6) (width 0.1) (layer In4.Cu) (net 26))
  (via (at 287.5 55.9) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 26) (status 30))
  (segment (start 282.25 57.475) (end 282.25 57.6) (width 0.1) (layer In4.Cu) (net 26))
  (segment (start 283.825 55.9) (end 282.25 57.475) (width 0.1) (layer In4.Cu) (net 26))
  (segment (start 287.5 55.9) (end 286.45 55.9) (width 0.2) (layer F.Cu) (net 26) (status 30))
  (segment (start 287.5 57) (end 287.5 55.9) (width 0.2) (layer F.Cu) (net 26) (status 30))
  (via (at 287.5 57) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 26) (status 30))
  (segment (start 286.9 55.9) (end 286.35 55.9) (width 0.1) (layer In4.Cu) (net 26))
  (segment (start 287.5 56.5) (end 286.9 55.9) (width 0.1) (layer In4.Cu) (net 26))
  (segment (start 287.5 55.9) (end 286.35 55.9) (width 0.1) (layer In4.Cu) (net 26))
  (segment (start 287.5 57) (end 287.5 56.5) (width 0.1) (layer In4.Cu) (net 26))
  (segment (start 286.35 55.9) (end 283.825 55.9) (width 0.1) (layer In4.Cu) (net 26))
  (via (at 284.4 60.25) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 27) (status 30))
  (segment (start 293.25 61.05) (end 291.45 61.05) (width 0.1) (layer F.Cu) (net 27) (status 30))
  (segment (start 293.25 62.2) (end 293.25 61.05) (width 0.2) (layer F.Cu) (net 27) (status 30))
  (via (at 293.25 61.05) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 27) (status 30))
  (via (at 293.25 62.2) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 27) (status 30))
  (segment (start 293.25 61.05) (end 289.05 61.05) (width 0.1) (layer In4.Cu) (net 27))
  (segment (start 288.25 60.25) (end 284.4 60.25) (width 0.1) (layer In4.Cu) (net 27))
  (segment (start 289.05 61.05) (end 288.25 60.25) (width 0.1) (layer In4.Cu) (net 27))
  (segment (start 287.115 48.8) (end 287.095 48.78) (width 0.1) (layer B.Cu) (net 28) (status 30))
  (segment (start 288.35 48.8) (end 287.115 48.8) (width 0.1) (layer B.Cu) (net 28) (status 30))
  (segment (start 286.085 46.25) (end 286.075 46.24) (width 0.1) (layer B.Cu) (net 29) (status 30))
  (segment (start 287.5 46.25) (end 286.085 46.25) (width 0.1) (layer B.Cu) (net 29) (status 30))
  (segment (start 274.61 46.24) (end 274.6 46.25) (width 0.1) (layer B.Cu) (net 30) (status 30))
  (segment (start 275.925 46.24) (end 274.61 46.24) (width 0.1) (layer B.Cu) (net 30) (status 30))
  (segment (start 273.755 48.78) (end 273.75 48.775) (width 0.1) (layer B.Cu) (net 31) (status 30))
  (segment (start 274.905 48.78) (end 273.755 48.78) (width 0.1) (layer B.Cu) (net 31) (status 30))
  (via (at 257.8 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 66))
  (segment (start 257.8 62) (end 257.8 61.6) (width 0.1) (layer B.Cu) (net 66))
  (via (at 244.5 58.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 66))
  (segment (start 244.55 58.48507) (end 244.51493 58.48507) (width 0.1) (layer F.Cu) (net 66))
  (segment (start 244.51493 58.48507) (end 244.5 58.5) (width 0.1) (layer F.Cu) (net 66))
  (via (at 244.5 57.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 66))
  (segment (start 244.55 58.48507) (end 244.55 59.45) (width 0.1) (layer F.Cu) (net 66))
  (via (at 244.5 59.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 66))
  (segment (start 244.55 59.45) (end 244.5 59.5) (width 0.1) (layer F.Cu) (net 66))
  (via (at 236.5 58.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 66))
  (segment (start 244.275001 58.724999) (end 244.5 58.5) (width 0.1) (layer In4.Cu) (net 66))
  (segment (start 244.124999 58.875001) (end 244.275001 58.724999) (width 0.1) (layer In4.Cu) (net 66))
  (segment (start 239.325001 58.875001) (end 244.124999 58.875001) (width 0.1) (layer In4.Cu) (net 66))
  (segment (start 238.95 58.5) (end 239.325001 58.875001) (width 0.1) (layer In4.Cu) (net 66))
  (segment (start 236.5 58.5) (end 238.95 58.5) (width 0.1) (layer In4.Cu) (net 66))
  (segment (start 244.5 57.5) (end 244.5 59.5) (width 0.1) (layer In4.Cu) (net 66))
  (segment (start 255.3 59.5) (end 257.8 62) (width 0.1) (layer In4.Cu) (net 66))
  (segment (start 244.5 59.5) (end 255.3 59.5) (width 0.1) (layer In4.Cu) (net 66))
  (via (at 258.2 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 67))
  (segment (start 258.2 64.95) (end 258.2 64.51) (width 0.1) (layer B.Cu) (net 67))
  (segment (start 244.55 54.98507) (end 244.55 55.95) (width 0.1) (layer F.Cu) (net 67))
  (via (at 244.5 56) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 67))
  (segment (start 244.55 55.95) (end 244.5 56) (width 0.1) (layer F.Cu) (net 67))
  (via (at 244.5 55) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 67))
  (via (at 244.5 54) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 67))
  (via (at 229.5 55) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 67))
  (segment (start 244.275001 55.224999) (end 244.5 55) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 244.124999 55.375001) (end 244.275001 55.224999) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 241.319999 55.375001) (end 244.124999 55.375001) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 240.944998 55) (end 241.319999 55.375001) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 229.5 55) (end 240.944998 55) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 244.5 54) (end 244.5 56) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 244.5 55) (end 246.25 55) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 246.25 55) (end 246.5 55.25) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 246.5 55.25) (end 255.75 55.25) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 258.2 57.7) (end 258.2 64.51) (width 0.1) (layer In4.Cu) (net 67))
  (segment (start 255.75 55.25) (end 258.2 57.7) (width 0.1) (layer In4.Cu) (net 67))
  (via (at 259 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 68))
  (segment (start 259 64.95) (end 259 64.51) (width 0.1) (layer B.Cu) (net 68))
  (via (at 244.5 52.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 68))
  (segment (start 244.55 51.48507) (end 244.55 52.45) (width 0.1) (layer F.Cu) (net 68))
  (segment (start 244.55 52.45) (end 244.5 52.5) (width 0.1) (layer F.Cu) (net 68))
  (via (at 244.5 51.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 68))
  (via (at 244.5 50.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 68))
  (via (at 236.5 51.5) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 68))
  (segment (start 244.124999 51.875001) (end 244.275001 51.724999) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 244.275001 51.724999) (end 244.5 51.5) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 239.325001 51.875001) (end 244.124999 51.875001) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 238.95 51.5) (end 239.325001 51.875001) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 236.5 51.5) (end 238.95 51.5) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 244.5 50.5) (end 244.5 52.5) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 244.5 51.5) (end 256 51.5) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 259 54.5) (end 259 64.51) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 256 51.5) (end 259 54.5) (width 0.1) (layer In4.Cu) (net 68))
  (segment (start 277.6 59.25) (end 276.55 59.25) (width 0.1) (layer F.Cu) (net 383) (status 10))
  (via (at 276.15 58.05) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 383))
  (segment (start 276.55 59.25) (end 276.15 58.85) (width 0.1) (layer F.Cu) (net 383))
  (segment (start 276.15 58.85) (end 276.15 58.05) (width 0.1) (layer F.Cu) (net 383))
  (segment (start 276.15 58.05) (end 276.15 55.85) (width 0.1) (layer B.Cu) (net 383))
  (segment (start 276.15 55.85) (end 277.15 54.85) (width 0.1) (layer B.Cu) (net 383))
  (segment (start 277.15 54.85) (end 284.55 54.85) (width 0.1) (layer B.Cu) (net 383) (status 20))
  (segment (start 284.555 54.845) (end 284.55 54.85) (width 0.1) (layer B.Cu) (net 383) (status 30))
  (segment (start 284.555 51.32) (end 284.555 54.845) (width 0.1) (layer B.Cu) (net 383) (status 30))
  (segment (start 277.6 60.25) (end 276.35 60.25) (width 0.1) (layer F.Cu) (net 384) (status 10))
  (segment (start 274.905 58.805) (end 274.905 51.32) (width 0.1) (layer F.Cu) (net 384) (status 20))
  (segment (start 276.35 60.25) (end 274.905 58.805) (width 0.1) (layer F.Cu) (net 384))
  (segment (start 273.57 51.32) (end 273.55 51.3) (width 0.1) (layer B.Cu) (net 384) (status 30))
  (segment (start 274.905 51.32) (end 273.57 51.32) (width 0.1) (layer B.Cu) (net 384) (status 30))
  (segment (start 283.105 57.079999) (end 283.105 51.043494) (width 0.11) (layer F.Cu) (net 385))
  (segment (start 283.25 57.6) (end 283.25 57.224999) (width 0.11) (layer F.Cu) (net 385) (status 10))
  (segment (start 283.25 57.224999) (end 283.105 57.079999) (width 0.11) (layer F.Cu) (net 385))
  (segment (start 284.155 49.69) (end 285.065 48.78) (width 0.11) (layer F.Cu) (net 385) (status 20))
  (segment (start 283.105 51.043494) (end 284.155 49.993494) (width 0.11) (layer F.Cu) (net 385))
  (segment (start 284.155 49.993494) (end 284.155 49.69) (width 0.11) (layer F.Cu) (net 385))
  (segment (start 282.895 57.079999) (end 282.895 50.956506) (width 0.11) (layer F.Cu) (net 386))
  (segment (start 282.75 57.224999) (end 282.895 57.079999) (width 0.11) (layer F.Cu) (net 386))
  (segment (start 282.75 57.6) (end 282.75 57.224999) (width 0.11) (layer F.Cu) (net 386) (status 10))
  (segment (start 283.945 49.906506) (end 283.945 49.69) (width 0.11) (layer F.Cu) (net 386))
  (segment (start 282.895 50.956506) (end 283.945 49.906506) (width 0.11) (layer F.Cu) (net 386))
  (segment (start 283.945 49.69) (end 283.035 48.78) (width 0.11) (layer F.Cu) (net 386) (status 20))
  (segment (start 278.895 57.079999) (end 278.895 51.243494) (width 0.11) (layer F.Cu) (net 387))
  (segment (start 278.75 57.224999) (end 278.895 57.079999) (width 0.11) (layer F.Cu) (net 387))
  (segment (start 278.75 57.6) (end 278.75 57.224999) (width 0.11) (layer F.Cu) (net 387) (status 10))
  (segment (start 277.845 49.69) (end 276.935 48.78) (width 0.11) (layer F.Cu) (net 387) (status 20))
  (segment (start 277.845 50.193494) (end 277.845 49.69) (width 0.11) (layer F.Cu) (net 387))
  (segment (start 278.895 51.243494) (end 277.845 50.193494) (width 0.11) (layer F.Cu) (net 387))
  (segment (start 279.105 57.079999) (end 279.105 51.156506) (width 0.11) (layer F.Cu) (net 388))
  (segment (start 279.25 57.6) (end 279.25 57.224999) (width 0.11) (layer F.Cu) (net 388) (status 10))
  (segment (start 279.25 57.224999) (end 279.105 57.079999) (width 0.11) (layer F.Cu) (net 388))
  (segment (start 278.055 49.69) (end 278.965 48.78) (width 0.11) (layer F.Cu) (net 388) (status 20))
  (segment (start 279.105 51.156506) (end 278.055 50.106506) (width 0.11) (layer F.Cu) (net 388))
  (segment (start 278.055 50.106506) (end 278.055 49.69) (width 0.11) (layer F.Cu) (net 388))
  (segment (start 281.25 57.6) (end 281.25 57.224999) (width 0.11) (layer F.Cu) (net 389) (status 10))
  (segment (start 281.25 57.224999) (end 281.395 57.079999) (width 0.11) (layer F.Cu) (net 389))
  (segment (start 281.395 57.079999) (end 281.395 48.856506) (width 0.11) (layer F.Cu) (net 389))
  (segment (start 282.925 47.15) (end 282.015 46.24) (width 0.11) (layer F.Cu) (net 389) (status 20))
  (segment (start 281.395 48.856506) (end 282.925 47.326506) (width 0.11) (layer F.Cu) (net 389))
  (segment (start 282.925 47.326506) (end 282.925 47.15) (width 0.11) (layer F.Cu) (net 389))
  (segment (start 281.605 57.079999) (end 281.605 48.943494) (width 0.11) (layer F.Cu) (net 390))
  (segment (start 281.75 57.6) (end 281.75 57.224999) (width 0.11) (layer F.Cu) (net 390) (status 10))
  (segment (start 281.75 57.224999) (end 281.605 57.079999) (width 0.11) (layer F.Cu) (net 390))
  (segment (start 283.135 47.15) (end 284.045 46.24) (width 0.11) (layer F.Cu) (net 390) (status 20))
  (segment (start 281.605 48.943494) (end 283.135 47.413494) (width 0.11) (layer F.Cu) (net 390))
  (segment (start 283.135 47.413494) (end 283.135 47.15) (width 0.11) (layer F.Cu) (net 390))
  (segment (start 280.605 57.079999) (end 280.605 48.856506) (width 0.11) (layer F.Cu) (net 391))
  (segment (start 280.75 57.6) (end 280.75 57.224999) (width 0.11) (layer F.Cu) (net 391) (status 10))
  (segment (start 280.75 57.224999) (end 280.605 57.079999) (width 0.11) (layer F.Cu) (net 391))
  (segment (start 279.075 47.15) (end 279.985 46.24) (width 0.11) (layer F.Cu) (net 391) (status 20))
  (segment (start 280.605 48.856506) (end 279.075 47.326506) (width 0.11) (layer F.Cu) (net 391))
  (segment (start 279.075 47.326506) (end 279.075 47.15) (width 0.11) (layer F.Cu) (net 391))
  (segment (start 280.25 57.224999) (end 280.395 57.079999) (width 0.11) (layer F.Cu) (net 392))
  (segment (start 280.25 57.6) (end 280.25 57.224999) (width 0.11) (layer F.Cu) (net 392) (status 10))
  (segment (start 280.395 57.079999) (end 280.395 48.943494) (width 0.11) (layer F.Cu) (net 392))
  (segment (start 278.865 47.15) (end 277.955 46.24) (width 0.11) (layer F.Cu) (net 392) (status 20))
  (segment (start 278.865 47.413494) (end 278.865 47.15) (width 0.11) (layer F.Cu) (net 392))
  (segment (start 280.395 48.943494) (end 278.865 47.413494) (width 0.11) (layer F.Cu) (net 392))
  (segment (start 252.095 64.805) (end 252.095 65.806506) (width 0.11) (layer F.Cu) (net 420))
  (segment (start 251.8 64.51) (end 252.095 64.805) (width 0.11) (layer F.Cu) (net 420) (status 10))
  (segment (start 252.095 65.806506) (end 251.095 66.806506) (width 0.11) (layer F.Cu) (net 420))
  (segment (start 251.095 66.806506) (end 251.095 71) (width 0.11) (layer F.Cu) (net 420))
  (segment (start 252.6 64.51) (end 252.305 64.805) (width 0.11) (layer F.Cu) (net 421) (status 10))
  (segment (start 252.305 64.805) (end 252.305 65.893494) (width 0.11) (layer F.Cu) (net 421))
  (segment (start 252.305 65.893494) (end 251.305 66.893494) (width 0.11) (layer F.Cu) (net 421))
  (segment (start 251.305 66.893494) (end 251.305 71) (width 0.11) (layer F.Cu) (net 421))
  (segment (start 255 64.51) (end 254.705 64.805) (width 0.11) (layer F.Cu) (net 422) (status 10))
  (segment (start 254.705 64.805) (end 254.705 65.343494) (width 0.11) (layer F.Cu) (net 422))
  (segment (start 254.705 65.343494) (end 252.655 67.393494) (width 0.11) (layer F.Cu) (net 422))
  (segment (start 252.655 67.393494) (end 252.655 70.6) (width 0.11) (layer F.Cu) (net 422))
  (segment (start 254.495 64.805) (end 254.495 65.256506) (width 0.11) (layer F.Cu) (net 423))
  (segment (start 254.2 64.51) (end 254.495 64.805) (width 0.11) (layer F.Cu) (net 423) (status 10))
  (segment (start 254.495 65.256506) (end 252.445 67.306506) (width 0.11) (layer F.Cu) (net 423))
  (segment (start 252.445 67.306506) (end 252.445 70.6) (width 0.11) (layer F.Cu) (net 423))
  (via (at 256.6 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 424))
  (segment (start 256.6 64.51) (end 255.14 63.05) (width 0.1) (layer In2.Cu) (net 424))
  (segment (start 255.14 63.05) (end 243.15 63.05) (width 0.1) (layer In2.Cu) (net 424))
  (via (at 257.4 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 425))
  (segment (start 257.4 64.51) (end 255.64 62.75) (width 0.1) (layer In2.Cu) (net 425))
  (segment (start 255.64 62.75) (end 249.35 62.75) (width 0.1) (layer In2.Cu) (net 425))
  (segment (start 249.35 62.75) (end 243.1 62.75) (width 0.1) (layer In2.Cu) (net 425))
  (via (at 259.8 64.51) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 426))
  (segment (start 257.79 62.5) (end 243.2 62.5) (width 0.1) (layer In2.Cu) (net 426))
  (segment (start 259.8 64.51) (end 257.79 62.5) (width 0.1) (layer In2.Cu) (net 426))
  (segment (start 261.4 64.51) (end 261.695 64.805) (width 0.11) (layer F.Cu) (net 427))
  (segment (start 261.695 64.805) (end 261.695 65.256506) (width 0.11) (layer F.Cu) (net 427))
  (segment (start 261.695 65.256506) (end 260.245 66.706506) (width 0.11) (layer F.Cu) (net 427))
  (segment (start 260.245 66.706506) (end 260.245 71.3) (width 0.11) (layer F.Cu) (net 427))
  (segment (start 261.905 64.805) (end 261.905 65.343494) (width 0.11) (layer F.Cu) (net 428))
  (segment (start 262.2 64.51) (end 261.905 64.805) (width 0.11) (layer F.Cu) (net 428))
  (segment (start 261.905 65.343494) (end 260.455 66.793494) (width 0.11) (layer F.Cu) (net 428))
  (segment (start 260.455 66.793494) (end 260.455 71.3) (width 0.11) (layer F.Cu) (net 428))
  (segment (start 263.8 64.51) (end 264.095 64.805) (width 0.11) (layer F.Cu) (net 429))
  (segment (start 264.095 64.805) (end 264.095 69.156506) (width 0.11) (layer F.Cu) (net 429))
  (segment (start 264.095 69.156506) (end 262.495 70.756506) (width 0.11) (layer F.Cu) (net 429))
  (segment (start 262.495 70.756506) (end 262.495 71.7) (width 0.11) (layer F.Cu) (net 429))
  (segment (start 264.6 64.51) (end 264.305 64.805) (width 0.11) (layer F.Cu) (net 430))
  (segment (start 264.305 64.805) (end 264.305 69.243494) (width 0.11) (layer F.Cu) (net 430))
  (segment (start 264.305 69.243494) (end 262.705 70.843494) (width 0.11) (layer F.Cu) (net 430))
  (segment (start 262.705 70.843494) (end 262.705 71.7) (width 0.11) (layer F.Cu) (net 430))
  (via (at 251.4 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 431) (status 30))
  (segment (start 249.145 65.206506) (end 249.145 72.05) (width 0.11) (layer B.Cu) (net 431))
  (segment (start 251.695 62.656506) (end 249.145 65.206506) (width 0.11) (layer B.Cu) (net 431))
  (segment (start 251.4 62) (end 251.695 62.295) (width 0.11) (layer B.Cu) (net 431))
  (segment (start 251.695 62.295) (end 251.695 62.656506) (width 0.11) (layer B.Cu) (net 431))
  (via (at 252.2 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 432) (status 30))
  (segment (start 252.2 62) (end 251.905 62.295) (width 0.11) (layer B.Cu) (net 432))
  (segment (start 251.905 62.295) (end 251.905 62.743494) (width 0.11) (layer B.Cu) (net 432))
  (segment (start 251.905 62.743494) (end 249.355 65.293494) (width 0.11) (layer B.Cu) (net 432))
  (segment (start 249.355 65.293494) (end 249.355 72.05) (width 0.11) (layer B.Cu) (net 432))
  (via (at 253.8 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 433) (status 30))
  (segment (start 254.095 62.295) (end 254.095 62.706506) (width 0.11) (layer B.Cu) (net 433))
  (segment (start 253.8 62) (end 254.095 62.295) (width 0.11) (layer B.Cu) (net 433))
  (segment (start 254.095 62.706506) (end 251.995 64.806506) (width 0.11) (layer B.Cu) (net 433))
  (segment (start 251.995 64.806506) (end 251.995 71.6) (width 0.11) (layer B.Cu) (net 433))
  (via (at 254.6 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 434) (status 30))
  (segment (start 254.6 62) (end 254.305 62.295) (width 0.11) (layer B.Cu) (net 434))
  (segment (start 254.305 62.295) (end 254.305 62.793494) (width 0.11) (layer B.Cu) (net 434))
  (segment (start 254.305 62.793494) (end 252.205 64.893494) (width 0.11) (layer B.Cu) (net 434))
  (segment (start 252.205 64.893494) (end 252.205 71.6) (width 0.11) (layer B.Cu) (net 434))
  (via (at 258.6 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 435))
  (segment (start 258.6 62) (end 257.65 61.05) (width 0.1) (layer In2.Cu) (net 435))
  (segment (start 257.65 61.05) (end 243.25 61.05) (width 0.1) (layer In2.Cu) (net 435))
  (via (at 259.4 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 436))
  (segment (start 258.624999 60.224999) (end 243.325001 60.224999) (width 0.1) (layer In2.Cu) (net 436))
  (segment (start 259.4 62) (end 259.4 61) (width 0.1) (layer In2.Cu) (net 436))
  (segment (start 259.4 61) (end 258.624999 60.224999) (width 0.1) (layer In2.Cu) (net 436))
  (via (at 261 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 437))
  (segment (start 261 62) (end 261.295 62.295) (width 0.11) (layer B.Cu) (net 437))
  (segment (start 261.295 62.295) (end 261.295 65.106506) (width 0.11) (layer B.Cu) (net 437))
  (segment (start 261.295 65.106506) (end 259.895 66.506506) (width 0.11) (layer B.Cu) (net 437))
  (segment (start 259.895 66.506506) (end 259.895 71.6) (width 0.11) (layer B.Cu) (net 437))
  (via (at 261.8 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 438))
  (segment (start 261.505 62.295) (end 261.505 65.193494) (width 0.11) (layer B.Cu) (net 438))
  (segment (start 261.8 62) (end 261.505 62.295) (width 0.11) (layer B.Cu) (net 438))
  (segment (start 261.505 65.193494) (end 260.105 66.593494) (width 0.11) (layer B.Cu) (net 438))
  (segment (start 260.105 66.593494) (end 260.105 71.6) (width 0.11) (layer B.Cu) (net 438))
  (via (at 263.4 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 439))
  (segment (start 263.4 62) (end 263.695 62.295) (width 0.11) (layer B.Cu) (net 439))
  (segment (start 263.695 62.295) (end 263.695 68.456506) (width 0.11) (layer B.Cu) (net 439))
  (segment (start 263.695 68.456506) (end 261.695 70.456506) (width 0.11) (layer B.Cu) (net 439))
  (segment (start 261.695 70.456506) (end 261.695 71.75) (width 0.11) (layer B.Cu) (net 439))
  (via (at 264.2 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 440))
  (segment (start 264.2 62) (end 263.905 62.295) (width 0.11) (layer B.Cu) (net 440))
  (segment (start 263.905 62.295) (end 263.905 68.543494) (width 0.11) (layer B.Cu) (net 440))
  (segment (start 263.905 68.543494) (end 261.905 70.543494) (width 0.11) (layer B.Cu) (net 440))
  (segment (start 261.905 70.543494) (end 261.905 71.75) (width 0.11) (layer B.Cu) (net 440))
  (via (at 278.95 66.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 495) (status 30))
  (via (at 279.75 66.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 496) (status 30))
  (via (at 281.25 66.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 497) (status 30))
  (via (at 281.75 68.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 498) (status 30))
  (via (at 282.25 66.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 499) (status 30))
  (via (at 283.25 66.85) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 500) (status 30))
  (segment (start 279.25 65.55) (end 278.95 65.85) (width 0.2) (layer F.Cu) (net 501) (status 20))
  (segment (start 279.25 64.4) (end 279.25 65.55) (width 0.2) (layer F.Cu) (net 501) (status 10))
  (segment (start 279.75 64.4) (end 279.75 65.85) (width 0.2) (layer F.Cu) (net 502) (status 30))
  (segment (start 281.25 64.4) (end 281.25 65.85) (width 0.2) (layer F.Cu) (net 503) (status 30))
  (segment (start 281.75 64.4) (end 281.75 67.75) (width 0.2) (layer F.Cu) (net 504) (status 30))
  (segment (start 282.25 64.4) (end 282.25 65.85) (width 0.2) (layer F.Cu) (net 505) (status 30))
  (segment (start 283.25 64.4) (end 283.25 65.85) (width 0.2) (layer F.Cu) (net 506) (status 30))
  (via (at 284.4 61.75) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 507) (status 30))
  (segment (start 285.15 61.75) (end 284.4 61.75) (width 0.1) (layer B.Cu) (net 507) (status 10))
  (segment (start 285.7 58.25) (end 284.4 58.25) (width 0.1) (layer F.Cu) (net 508) (status 30))
  (segment (start 285.7 63.75) (end 284.4 63.75) (width 0.2) (layer F.Cu) (net 509) (status 30))
  (segment (start 278.25 64.4) (end 276.6 64.4) (width 0.2) (layer F.Cu) (net 718) (status 10))
  (segment (start 276.6 64.4) (end 276 65) (width 0.2) (layer F.Cu) (net 718))
  (segment (start 276 65) (end 276 66.8) (width 0.2) (layer F.Cu) (net 718))
  (segment (start 277.6 61.75) (end 275.25 61.75) (width 0.2) (layer F.Cu) (net 719) (status 10))
  (segment (start 275.25 61.75) (end 273.6 63.4) (width 0.2) (layer F.Cu) (net 719))
  (segment (start 273.6 63.4) (end 273.6 66.8) (width 0.2) (layer F.Cu) (net 719))
  (segment (start 276.45 62.75) (end 277.6 62.75) (width 0.2) (layer F.Cu) (net 720) (status 20))
  (segment (start 274.8 66.8) (end 274.8 64.4) (width 0.2) (layer F.Cu) (net 720))
  (segment (start 274.8 64.4) (end 276.45 62.75) (width 0.2) (layer F.Cu) (net 720))
  (segment (start 277.6 61.25) (end 274.75 61.25) (width 0.2) (layer F.Cu) (net 721) (status 10))
  (segment (start 274.75 61.25) (end 273 63) (width 0.2) (layer F.Cu) (net 721))
  (segment (start 273 63) (end 273 66.8) (width 0.2) (layer F.Cu) (net 721))
  (segment (start 274.2 63.8) (end 274.2 66.8) (width 0.2) (layer F.Cu) (net 722))
  (segment (start 275.75 62.25) (end 274.2 63.8) (width 0.2) (layer F.Cu) (net 722))
  (segment (start 277.6 62.25) (end 275.75 62.25) (width 0.2) (layer F.Cu) (net 722) (status 10))
  (segment (start 284.4 61.25) (end 288.35 61.25) (width 0.2) (layer F.Cu) (net 724) (status 10))
  (segment (start 288.35 61.25) (end 289.15 62.05) (width 0.2) (layer F.Cu) (net 724))
  (segment (start 289.15 62.05) (end 289.15 67.2) (width 0.2) (layer F.Cu) (net 724))
  (segment (start 284.4 59.25) (end 287.9 59.25) (width 0.2) (layer F.Cu) (net 903) (status 10))
  (segment (start 287.9 59.25) (end 290.5 61.85) (width 0.2) (layer F.Cu) (net 903))
  (segment (start 290.5 61.85) (end 290.5 67.1) (width 0.2) (layer F.Cu) (net 903))
  (via (at 256.2 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 914))
  (segment (start 255.824999 61.624999) (end 243.174999 61.624999) (width 0.1) (layer In2.Cu) (net 914))
  (segment (start 256.2 62) (end 255.824999 61.624999) (width 0.1) (layer In2.Cu) (net 914))
  (via (at 257 62) (size 0.45) (drill 0.25) (layers F.Cu B.Cu) (net 915))
  (segment (start 257 62) (end 256.35 61.35) (width 0.1) (layer In2.Cu) (net 915))
  (segment (start 256.35 61.35) (end 243.167142 61.35) (width 0.1) (layer In2.Cu) (net 915))
  (segment (start 277.6 63.75) (end 276.4 63.75) (width 0.2) (layer F.Cu) (net 920) (status 10))
  (segment (start 276.4 63.75) (end 275.4 64.75) (width 0.2) (layer F.Cu) (net 920))
  (segment (start 275.4 64.75) (end 275.4 66.8) (width 0.2) (layer F.Cu) (net 920))
  (segment (start 287.095 52.695) (end 287.1 52.7) (width 0.1) (layer B.Cu) (net 921) (status 30))
  (segment (start 287.095 51.32) (end 287.095 52.695) (width 0.1) (layer B.Cu) (net 921) (status 30))
  (segment (start 277.445 52.655) (end 277.4 52.7) (width 0.1) (layer B.Cu) (net 922) (status 30))
  (segment (start 277.445 51.32) (end 277.445 52.655) (width 0.1) (layer B.Cu) (net 922) (status 30))

)
