INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 250 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: bfp_kernel Log file: /pub/scratch/lleonvega/ecaslab/steven.arias/bfp_fpga/HW/tmp.hw/bfp_kernel/bfp_kernel/vitis_hls.log :
ERROR: [v++ 214-219] Vitis kernel mode requires that all s_axilite ports must be bundled into one bundle. The following ports ('operation,n_blocks,return' and 'in_fp32_a,in_exp_a,in_sign_a,in_mant_a,in_exp_b,in_sign_b,in_mant_b,out_fp32,out_exp,out_sign,out_mant', in function 'bfp_kernel') have different bundle names: 'control' and 'control_r'. Consider removing the bundle names on these ports. (/pub/scratch/lleonvega/ecaslab/steven.arias/bfp_fpga/HW/bfp_kernel.cpp:56:0)
ERROR: [v++ 200-1715] Encountered problem during source synthesis
ERROR: [v++ 60-300] Failed to build kernel(ip) bfp_kernel, see log for details: /pub/scratch/lleonvega/ecaslab/steven.arias/bfp_fpga/HW/tmp.hw/bfp_kernel/bfp_kernel/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
make: *** [Makefile:62: tmp.hw/bfp_kernel.xo] Error 1
