# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/Shared Components/PredictionDecoder.v" \
"../../../../branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/Shared Components/SaturatingCounterUpdater.v" \
"../../../../branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/Shared Components/bht.v" \
"../../../../branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/Shared Components/ghr.v" \
"../../../../branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/gshare.v" \
"../../../../branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/gshare_index.v" \
"../../../../branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/sim/tb_gshare.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
