lbl_8000D428:
/* 8000D428 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8000D42C 00000004  7C 08 02 A6 */	mflr r0
/* 8000D430 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 8000D434 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8000D438 00000010  7C 7F 1B 78 */	mr r31, r3
/* 8000D43C 00000014  48 31 B5 91 */	bl func_803289CC
/* 8000D440 00000018  38 60 00 01 */	li r3, 1
/* 8000D444 0000001C  88 1F 00 05 */	lbz r0, 5(r31)
/* 8000D448 00000020  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 8000D44C 00000024  40 82 00 18 */	bne lbl_8000D464
/* 8000D450 00000028  C0 22 81 1C */	lfs f1, m_Do_m_Do_ext__LIT_3876(r2)
/* 8000D454 0000002C  C0 1F 00 0C */	lfs f0, 0xc(r31)
/* 8000D458 00000030  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8000D45C 00000034  41 82 00 08 */	beq lbl_8000D464
/* 8000D460 00000038  38 60 00 00 */	li r3, 0
lbl_8000D464:
/* 8000D464 00000000  54 63 06 3E */	clrlwi r3, r3, 0x18
/* 8000D468 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8000D46C 00000008  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8000D470 0000000C  7C 08 03 A6 */	mtlr r0
/* 8000D474 00000010  38 21 00 10 */	addi r1, r1, 0x10
/* 8000D478 00000014  4E 80 00 20 */	blr 
