================================================================================ 
Commit: 0c2d186aa26b1728d27f6bfb18905ba63c7a37b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 128b185be60384fe87021dbfdae34e62ef948971
Original commit date: Wed Apr 18 23:08:25 2018 -0700
[TeamCity] Auto-Commit NVS
Wed Apr 18 23:08:25 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: db7e1c7b2ba309e3ca8fea9293a2935c997361bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 66a443a3a370fe514bdccdabec1369ee2205ecd2
Original commit date: Wed Apr 18 22:55:57 2018 -0700
[TeamCity] Auto-Commit FSP
Wed Apr 18 22:55:57 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 5a18ed6c08042b16956296133ac3b423ee589daa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 13e20f43e6473045fa88fa9d9d4a79867c6c5ef0
Original commit date: Thu Apr 19 13:18:59 2018 +0800
Change-Id: Ia200117ae856119e512557ffcb4fd0e562d36c98
[WHL] WWAN PCI setting is not restored after _RST and subsequent FW update is failing - take#2
Fixing build errors.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl

================================================================================ 
Commit: 67bb649a6a1766cc6b4f032b4ef0e4f0f607f7b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8d3567f7703acc0e7d0e7f9b437a7a396713fbe0
Original commit date: Wed Apr 18 22:07:11 2018 -0700
Change-Id: I180cdee0b50e711d4b1ef9092129e83a1ee02f61
Fix build errors in BoardInitLib.c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: d84e5ae9ebaa058576df20109c9dde0476604a48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:37 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cb7e41a076bd106bc6882dc5887dd4dddb5646cd
Original commit date: Wed Apr 18 21:25:49 2018 -0700
[TeamCity] Auto-Commit FSP
Wed Apr 18 21:25:49 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: d9c23c8e4d5be5aa333de331d30f74650828996f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7cead5cf92ee33ed6e7f69fb250f89fb844e5233
Original commit date: Wed Apr 18 21:09:18 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Wed Apr 18 21:09:18 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ae354c3b319211869846e388efb34942c92d800e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9188ab85c1b9b6b162da71ae031ae2fa80d95cf9
Original commit date: Thu Apr 19 11:32:50 2018 +0800
Change-Id: I5573f80b439757526a4f636f9c7efcd55a1c94ce
Update ME/PCH for RC 7.0.2E.5x API Review

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 22869c81938ec909c0af54c9ae737e26812687ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: db87392e611e933f1e66a697420919b016f57e7d
Original commit date: Tue Apr 3 14:55:38 2018 +0800
Change-Id: Ib889ef46ce826b281ec49afb090dd0edbe670a9b
[CNLY][TBT] Add _DSD for RS4 support
CNL-Y TBT supports TBT RTD3, so _DSD should be implemented in order to satisfy RS4 requirement.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpTbtRtd3.asl

================================================================================ 
Commit: 5b5f46b0169abd1f1a439fc24d2f0dd5b23601b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3f9c41052368249a91e105397786f7c684c892bd
Original commit date: Wed Apr 18 15:48:10 2018 -0700
Change-Id: I933711f5499ed506b747d48e3db6bd0c92a9642a
Chipsetinit API corrections
Chipsetinit API needs to be backward compatible for customer support with earlier implementation.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/BupMsgs.h
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4c34d46979aa4911cb547317f2b77c0730bd4995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:25:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a5fb94f6a81595fdc97cd9f0d1d8d27f621d9bc1
Original commit date: Thu Apr 12 16:24:57 2018 +0800
Change-Id: I1e967bb76d0ab39163c86e110629d65785a995c7
[CNL-H] System is not entering into SLP_S0
Apply eDbc chipset init table only when PDC is USB2 DbC or Dbc probe is connected.
Hsd-es-id: 1604837134

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Private/Library/DciPrivateLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDci.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: cb63cb9b27c55240dae3a1c4554e4867c6df24a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:24:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 01789f5c406e016cb73bde299f2f5bec5d68b22a
Original commit date: Thu Apr 5 16:06:50 2018 -0700
Change-Id: I1f2fe6f9d87f61509788d913714982440430ef5d
Title: Firmware BIOS Lockdown
Resolution: Ensure that F7 Boot Menu is password protected when BIOS password is
installed.
Impacted Platform: CFL, CNL, and all future platforms

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenu.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenu.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuApp.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuApp.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuAppExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Application/BootManagerMenuApp/BootManagerMenuStrings.uni
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: be69ee0ce060f6caf6e33a02e3bbf6507a305ed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:24:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f611c32ba91e64702c7635e26ad82602c1817998
Original commit date: Fri Apr 13 14:42:09 2018 +0800
Change-Id: I882c0a3a4b49830e4ac6c165893b65caa15d4c28
FSP should support external EFI_PEI_MP_SERVICES_PPI stack
CannonLakeFspPkg\
Check CpuMpPpi and CpuInitMpLibHob in UPD.
Create MP service if CpuMpPpi is not NULL, otherwise execute CpuMpPei.efi in FSP.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/FspInit/Pei/FspInit.c
CannonLakeFspPkg/FspInit/Pei/FspInit.h
CannonLakeFspPkg/FspInit/Pei/FspInit.inf
CannonLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.c
CannonLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.inf
CannonLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 5a67779d1c24509f969ae69dbfd07277b65d498d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:24:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 74365fc401228a31add93824f97c5c5072f5e922
Original commit date: Mon Apr 2 19:23:44 2018 +0800
Change-Id: Ic472abaea525d439291ae82a91e6634fdbb29ffa
Title:[CFL][ICL][TCSS] TBT Setup change disable didn't correct response the root port setting
Update the root port setting to disable in callback function.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: f85b0dc3d6342507b6030dfa80509a7b9e111db8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:24:37 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 645f41045157222712bc0d7de34a094072196338
Original commit date: Mon Apr 9 13:51:39 2018 +0800
Change-Id: Idb92ed52effb083a801870c9a0e4da0cf7faafeb
[CFL-S][CNP][OC]: After system hang PL2 is set to 1W in BIOS

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c

================================================================================ 
Commit: bb3d2fc1c7b57effa3000905a25128447fddc2cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:24:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8ffc7abfbd11c575c771a9c97026dd67f22fec8d
Original commit date: Wed Apr 11 15:32:26 2018 +0800
Change-Id: I309fa07282f61ba3e0763b3ba1d9106663a98486
Title:[CNL] Platform GPIO init tables should not enable native pins
There are multiple GPIO board tables in CNL-U/CNL-Y BIOS.
Starting from CNL the decision was that Native pins are enabled by RC,
because silicon code is responsible for enabling silicon features.
Unfortunately many GPIO tables do not follow this guideline:

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlYDdr4.h

================================================================================ 
Commit: 0bcc00c9c74bc3a0cc17fbdb3b7d6229c0ba5d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:24:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 770a8a5ad2eae0add212b5ea70f1349a6cbeb415
Original commit date: Tue Apr 10 15:16:06 2018 +0800
Change-Id: I498ff92a632873aecbad06fb50f35133e6f85b7f
[CNL H82 LP4] Putting system to sleep and waking from sleep using LID switch is not working
Resolution: 1. Disable PchIshEnable to prevent overwrite GPIO A21 and ISH is not supported on CNL-H Lpddr4 board.
            2. Enable Tier2 GPIO Sci wake capability.
            3. To correct GPIO A21 setting and Pad Reset Configuration of GPIO F11, F12.
Impacted Platform: CNL-H Lpddr4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHLpDdr4.h

================================================================================ 
Commit: 277cb32d680a26833dd49448f6bd836c25f26e29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:24:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 233ae72893dec58fbb4e214663f9eb702874a112
Original commit date: Fri Apr 13 15:29:27 2018 +0800
Change-Id: I5e70515dde2016b69b8cb643fe68daea218ed50c
Title: Keyboard Lock AMT Boot Capability fails to lock keyboard during boot  up(i.e., BIOS) and in Host OS.
Resolution: Override ConPlatform driver to support platform keyboard locking feature.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ComponentName.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatform.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatform.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxeExtra.uni
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bf6b4fe44cf5dddd933143526e0f7e5e18128961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c6ba215dc18e9f4c52fce835c9bf5880e2ab4e03
Original commit date: Mon Apr 16 15:59:47 2018 +0800
Change-Id: I16956a37e6885304157478ee1c3c59666f2d0c6f
[FM_Compliance][CFL-H PV RVP Results] : Keyboard Lock AMT Boot Capability fails to lock keyboard during boot  up(i.e., BIOS) and in Host OS.
HSD: 1406773998
 Resolution: Along with EDK II patch, in platform side, need to get active ConsoleIn handle from SystemTable.
            Register hot key event in every TxtIn handle will no be able to block Ctrl+P and Ctrl+Alt+F1.
Impacted Platform: Corporate platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: 690f0991c2554db635e4e7ae7a10af868612e520 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0ca9032c1e6f5f4fec1701020fd41756b37799f4
Original commit date: Wed Mar 14 10:52:54 2018 -0700
Change-Id: I6f40518881a48bd86ed7a8b6c366c0b894129cc5
[CFL-S] Please add to BIOS _DSD support for PCI root ports
implementing fundamental device reset
Adding the _DSD snippet under PCI root ports
supporting fundamental device reset
Hsd-es-id: 2202281202
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/PcieAuxPowerBudgeting.asl

================================================================================ 
Commit: 23184600fa9d8ca550bc5d470f88be8c581f509b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f06bf20ed69693bc69304196e29c4acb04423736
Original commit date: Mon Apr 2 13:08:02 2018 +0800
Change-Id: I80a92bbd01f4f18835bd73791dbfa2020d2fb33c
System getting hung with post code d67f with combination of both CPU trace and TBT bios settings
Make Dynamic TOULD workable with TBT enabled

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 1d4a508b4bbecff870ac04cb72b89d1f4b5ca453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:30 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 89a2fe17e441bc9b00f6c92baeecbe86b42c87de
Original commit date: Wed Apr 11 21:34:01 2018 +0800
Change-Id: If53036194cbcec973a6ea04a16c47d7953f71820
WHL/CNL/CFL-Security: ME FW is not getting updated after capsule upgrade performed with combination capsule
1. Integrate the latest ME FwUpdate library from ME12.0 FWUpdate API Library Kit (PV)
2. Move FwUpdate related files to CapsuleUpdate features folder.
3. Remove unnecessary include file in Setup.c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Build.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Common.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/Fwu_Common.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/cse_basic_def.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/cse_basic_types.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/me_status.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/mkhi_hdrs.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/typedef.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/ver.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FWUpdateLib.lib
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
CannonLakePlatSamplePkg/Library/FwUpdateLib/FWUpdateLib.lib
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 43af16925e861b31389cff2a3fefe6b04780a027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 15d0f91761479445c606b79b4281871ee2c1b000
Original commit date: Mon Apr 9 17:34:23 2018 +0800
Change-Id: I3bdb6b068850c93352d1a3bacf19b01d3639960a
[CNL] Observed SUT is not waking from S3/ S4 Using WOWLAN with THP Non vpro SRA Module
Enable GPIO Tier2 SCI if CNVd is present.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 56bf7971316813e296a9969cac4dd7b7a564d9cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6e7fb413e213a15f0f4ceb7540def30b2c1654c4
Original commit date: Fri Apr 13 10:36:27 2018 +0200
Change-Id: Ic125bc1233dcc5bdb1c90e9797a7fb843a1557a2
XHCI Access Control Lock before Program Interrupt Pin Issue
Moved xHCI lock function call after the ITSS is informed about the interrupts

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Include/Private/Library/UsbInitLib.h
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 9c7aba931cc5f6ad0fd95090199dc22bc2543b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:28 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 30401e1a5cf37be50372604d64bf6a42c8eb72b5
Original commit date: Mon Apr 9 16:45:13 2018 +0800
Change-Id: Ia1d636ecdd6387752594a7969e5a4a44d4045e84
[WHL] WWAN PCI setting is not restored after _RST and subsequent FW update is failing
Merging KBL-R CL #557178 & #557191 to WHL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c4fbb4b9e6a778da11b0ec779436389d3f21c513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 71e1fe66438ae8833beca20ffa1dcc2594a0f742
Original commit date: Tue Apr 3 16:46:02 2018 -0700
Change-Id: Ic5fa6925b3bee69334f63771656448d25d1731d6
CFL [CNP-PCH] New CFL Platform VR POR file WW13'18
Update the VR parameters according to VR POR spec ww13'18.
WHL BIOS Load line values

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 35274e1a79062050419ce14f0c3d3a582dc96efd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b2ba9edac627e51393567f49cd8a04668e741f86
Original commit date: Mon Apr 9 12:08:53 2018 +0800
Change-Id: Ic34d68623646ae87a9ca837437dff6ebcd7d4729
[CFL][WHL]V137 WHL CPU show incorrect CPU information as "CoffeeLake" , whose CPU ID "0X806EB" & QDF "QQAU" should be "WhiskeyLake".

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: c4ffd4652606e05400b52239d6e8f27388fbc831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4e7f6ad2b49f7f2cbc5b2dabad6155681edcf1e6
Original commit date: Tue Apr 17 14:36:53 2018 +0800
Change-Id: Id349518b0b258e71f86212492c3784c8c3378792
[CNL] Follow PI spec for len of EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR
AcpiPtr->Len should be length of this descriptor in bytes, not including the first two fields.
Resolution: subtract -3 for the AcpiPtr->Len.
Impacted Platform: CNL/CFL All SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: 60b76bf6726b74aa02b2720ec8533cc8057b77ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6f93a73ca181fe935edde3022a3dab2470ee03e5
Original commit date: Fri Apr 13 16:57:51 2018 +0800
Change-Id: I7046a4e5f868a937d6eac8ed54cf9d55e78a4f6d
Change subject: Cannot enter RST Legacy OROM UI using USB keyboard on CNL and CFL platforms
---
Add KbcEmul drivers to provide keyboard service during Legacy OpRom
---

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Override/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: bc35b71e11a13099b3911cc16fa6e8379e514235 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f55ddbc87f34f1bdd4d9123221b684d86fde938a
Original commit date: Mon Apr 9 14:36:15 2018 +0800
Change-Id: I445bcdcdafeda6e9e029b285f60d475fe618e474
[CFL/CNL] Update GPIO setting of BIOS Recovery and PCD
hsd: 2201691584

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

================================================================================ 
Commit: 9112815e85b51506b773df32b2d6845d8bbca86f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 65f504505ae7665959980469e8df9ca9b4d97d6b
Original commit date: Mon Apr 16 14:25:28 2018 -0700
Change-Id: If23d03989d90e494ac9be3bda6c0b3f81199065c
CNL BIOS: Remove IRTL menu suppression logic for desktop/Halo
This allows for configuring C8/C9/C10 IRTL menu items for desktop/halo skus. These items were incorrectly suppressed from the HSW time when some desktop parts did not support deep c-states.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 6e09f81dcbf63a523e53901601a9a780c75cc05d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b5c688ad44ce15baa1b5229f5182b63fd9e3a0bd
Original commit date: Thu Apr 12 09:18:48 2018 -0700
Change-Id: I4cd160367ad2bda60a2a711f3e42d2b09a92e4c5
CannonLakeSiliconPkg: KC reports possible debug print in MRC code
Change: Pinting the bytes with zero eye margin across all VREF points.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3f3a610b1a704eb56c0466813f01f3f55ffef44f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7adbc0d6bfe7ba35c89929459991d824d73ae20f
Original commit date: Tue Apr 3 14:06:10 2018 +0800
Change-Id: Idb3caa71b76978946159d7ae73580d870c34c75e
[CFL] Possible out-of-bounds memory writes in platform code
Revised code make memory use safety

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: 5cf2f1f8edc151ed79acf5360c0ff4a0241463d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8842504822ad262e3ba3b4513b17007f33ab97e4
Original commit date: Mon Apr 16 13:13:41 2018 +0800
Change-Id: I4be70aaf022d968e186de5ac7284bc9f79945bfa
Change the thermal cattrip setting to 120 degree Celcius
This is to request BIOS to change the thermal cattrip setting from 115 degree C to 120 degree C.
The register is located at TR MMIO register offset 0x10h (CTT) bit 8:0 - change from existing 14Ah to 154h
This change should be applied for future PCH as well (from CNP onwards)

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c

================================================================================ 
Commit: 9b38b91c0c113df47ba8041f3a62e6f97d364286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4565638e413fb8c5dbb66ab5b0156eb3ba3c272b
Original commit date: Tue Apr 10 14:26:20 2018 +0800
Change-Id: I19a8a72a1f67a0b9dec10871b78721ea5abe6f6f
Add BIOS w/a to override CNL PCH DTS BGTC setting
CNL PCH DTS temperature not being shown correct value.
It's root caused to the BGTC (TBAR 0xC4[4:1]) value is fused in wrong value 3. It's expected to be value 7.
Need BIOS w/a to override the BGTC value if it's not 7.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/ThermalConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c

================================================================================ 
Commit: d03f02f2f0fbf4f30d70232a0f9698c40bf7c193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:22:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a89e798172209ccbc5fb5b2fae984d39a96979b3
Original commit date: Tue Apr 17 22:28:59 2018 +0800
Change-Id: I9814ea3ac37f82ac00ab1c48336ca73b6305f505
CannonLakePlatSamplePkg: Patch copyright in external build.
External FspBinPkg may be open source and customer
requested to have BSD license in those header files.
Also fixed tailing space in generated UPD header.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Include/FspInfoHob.h
CannonLakeFspBinPkg/Include/GpioSampleDef.h
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: a08bedc27d93a10fe6fec78b6038e578f89560e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 15:21:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 51b07ceceac11ad1ed63463d085d20086c3c907a
Original commit date: Thu Apr 12 14:34:35 2018 -0700
Change-Id: Id722aa2b9019b5b94dc10e63685e325776fee6d2
[WHL] [POC] [LPDDR3] Add WHL AEP Platform Support
HSD: 1406945033
Updating DQS Byte Mapping to latest mapping doc. recommendation.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 7e2cb45be422cc95ea8c986025c0fb1822420808 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:32:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1c2745b52a0dd809ea2d8bf9070a4d683bfde5e6
Original commit date: Thu Apr 12 12:00:00 2018 +0800
Change-Id: If743cb0a40120411294431043f56932930ba6b9d
CNL-IFWI-H: CPU Stepping showing "Q0" instead of "G0" in bios menu.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.c
CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 3fa822c812a3c0a2c2a88bf7ec28b7131a2003ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:32:01 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ef90d2f9a289c09d452aab12b9e84eabcaeb973a
Original commit date: Tue Apr 17 23:43:47 2018 +0530
Change-Id: I4906feaf3f492a6c31471aea9d5c07e63a137632
System auto-wake from Sx when System is put to Sx with PCIe RP being in D3 with UWD Driver for CFL-H Part-2.
Plug Event Should not be triggered by CIO Plug Event GPIO if TBT-RTD3 is Enable. TBT FW should takecare. Correction of GPIO no for CFL-H.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 70c879fc811eed5cb924cd2c73fc38424d79e848 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:59 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e921411d61d4fdd9eecb1d697f448aae3070d678
Original commit date: Tue Apr 17 15:56:24 2018 -0700
Change-Id: Ic0758b7efbfe73858ee46ef10fc268ef8d3ae4a7
Update <b></b> tags in PCH PmConfig.h

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h

================================================================================ 
Commit: d39dad81761744c45c510d50f834a25a5fe97668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:57 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e99cf69b27841959eaee0fefbb3e4a42bc1b755f
Original commit date: Wed Apr 18 11:35:30 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Apr 18 11:35:30 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 07c2b387c7b34b3332fd0f7a8aeea4e07b7a3b37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:52 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 28823b8e0ba101aeedf7003d3762a10fae965aeb
Original commit date: Tue Apr 17 11:36:07 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue Apr 17 11:36:07 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8ef8c29184d3eb5eb84610e80f5bb66ae69e765d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:50 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 25e61514587e4cd399fd72c55651f539b51764e5
Original commit date: Tue Apr 17 10:04:05 2018 +0530
Change-Id: I802404389d63b5b5c54098b933dcf31edb8b005a
[CNL-H G0] PEG IMR mask value programming  in the controller is wrong by BIOS

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Setup/SaSetup.uni
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PciExpressInit.c

================================================================================ 
Commit: 20f176963b147f852166dcce09b3f16f6dcfaa8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:48 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c105c3a96fa08b6be54c1804b898ec5e1c20e278
Original commit date: Mon Apr 16 11:36:04 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Apr 16 11:36:04 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 034073349e976f2a10bb93af591bf41397c73581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:46 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8e5b2af72151c2caf84c726c848bf684c24c6015
Original commit date: Thu Apr 12 10:21:18 2018 -0700
Change-Id: I4ccc02f86bce763f0766e32d0e15d6b6c4523ba2
Integrate CNL D0 Patch 0x28
Update CNL D0 with Patch 0x28

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 76fcb1b3117190613eca885b7c9e466920c0ace9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2ca0e1f81ad5c914d2f3978e84cb897a3e89bdaa
Original commit date: Sun Apr 15 12:08:06 2018 -0700
[TeamCity] CNL Weekly Update_FSP/RC
Sun Apr 15 12:08:06 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c1c7ef45e0ad978df49a07bcd4520eaa385e8f69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a501715637da4f7214c873ae753429a0bd99b7c5
Original commit date: Sun Apr 15 11:35:28 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Apr 15 11:35:28 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4f83b402e1e2aa6de905f3b36e634d7a74b9ff06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 30 14:31:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fec6f109f5490fb8f5c72eb24e57c1e07552f0c4
Original commit date: Sat Apr 14 11:37:30 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Apr 14 11:37:30 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
