18:40:22 **** Build of configuration Debug for project 19_BRAM_Controller_APP_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 53600 C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_domain C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP_system/Debug/system.bif
sdcard_gen --xpfm C:/eFPGA/19_BRAM_Controller/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP_system/Debug/system.bif --bitstream C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit --elf C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/Debug/19_BRAM_Controller_APP.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller_APP_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

18:40:26 Build Finished (took 3s.546ms)

