Timing Analyzer report for Ethernet
Wed Jun 28 12:22:31 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Ethernet                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.42        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.8%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.0%      ;
;     Processors 5-8         ;   2.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                     ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; Clock Name                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                          ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; clk                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                          ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] } ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                 ;
+------------+-----------------+----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                   ; Note ;
+------------+-----------------+----------------------------------------------+------+
; 25.12 MHz  ; 25.12 MHz       ; clk                                          ;      ;
; 256.02 MHz ; 256.02 MHz      ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ;      ;
+------------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -38.801 ; -4528.674     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.906  ; -83.749       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                   ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.452 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.645 ; 0.000         ;
+----------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                     ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.201 ; -1510.795     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.487 ; -52.045       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -38.801 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.388      ; 40.190     ;
; -38.769 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.388      ; 40.158     ;
; -38.769 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.388      ; 40.158     ;
; -38.676 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.388      ; 40.065     ;
; -38.644 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.388      ; 40.033     ;
; -38.644 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.388      ; 40.033     ;
; -38.485 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.388      ; 39.874     ;
; -38.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.388      ; 39.842     ;
; -38.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.388      ; 39.842     ;
; -37.921 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.405      ; 39.327     ;
; -37.796 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.405      ; 39.202     ;
; -37.626 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.088     ; 38.539     ;
; -37.605 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.405      ; 39.011     ;
; -37.592 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.088     ; 38.505     ;
; -37.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.088     ; 38.429     ;
; -37.342 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.388      ; 38.731     ;
; -37.308 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.388      ; 38.697     ;
; -37.283 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.388      ; 38.672     ;
; -37.249 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.388      ; 38.638     ;
; -37.232 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.388      ; 38.621     ;
; -37.173 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.388      ; 38.562     ;
; -36.986 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.388      ; 38.375     ;
; -36.954 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.388      ; 38.343     ;
; -36.954 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.388      ; 38.343     ;
; -36.786 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.426      ; 38.213     ;
; -36.695 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.426      ; 38.122     ;
; -36.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.426      ; 38.068     ;
; -36.566 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.993     ;
; -36.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.941     ;
; -36.499 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.926     ;
; -36.423 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.850     ;
; -36.369 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.796     ;
; -36.333 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.760     ;
; -36.330 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.757     ;
; -36.294 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.721     ;
; -36.242 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.669     ;
; -36.239 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.666     ;
; -36.227 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.654     ;
; -36.188 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.615     ;
; -36.185 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.612     ;
; -36.113 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.540     ;
; -36.110 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.537     ;
; -36.106 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.405      ; 37.512     ;
; -36.046 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.473     ;
; -36.043 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.426      ; 37.470     ;
; -36.013 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.088     ; 36.926     ;
; -35.729 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.388      ; 37.118     ;
; -35.670 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.388      ; 37.059     ;
; -35.137 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.426      ; 36.564     ;
; -34.865 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.426      ; 36.292     ;
; -34.684 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.426      ; 36.111     ;
; -34.681 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.426      ; 36.108     ;
; -34.061 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.388      ; 35.450     ;
; -34.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.388      ; 35.418     ;
; -34.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.388      ; 35.418     ;
; -33.830 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.426      ; 35.257     ;
; -33.685 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.088     ; 34.598     ;
; -33.558 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.426      ; 34.985     ;
; -33.401 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.388      ; 34.790     ;
; -33.377 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.426      ; 34.804     ;
; -33.374 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.426      ; 34.801     ;
; -33.342 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.388      ; 34.731     ;
; -33.181 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.405      ; 34.587     ;
; -32.425 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.805     ;
; -32.309 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.689     ;
; -32.239 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.619     ;
; -32.139 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.388      ; 33.528     ;
; -32.107 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.388      ; 33.496     ;
; -32.107 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.388      ; 33.496     ;
; -32.062 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.442     ;
; -32.024 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.404     ;
; -32.013 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.393     ;
; -31.849 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.379      ; 33.229     ;
; -31.259 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.405      ; 32.665     ;
; -31.249 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.590     ;
; -31.223 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.088     ; 32.136     ;
; -31.201 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.542     ;
; -31.133 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.474     ;
; -31.085 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.426     ;
; -31.063 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.404     ;
; -31.015 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.356     ;
; -30.939 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.388      ; 32.328     ;
; -30.886 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.227     ;
; -30.880 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.388      ; 32.269     ;
; -30.848 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.189     ;
; -30.838 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.179     ;
; -30.837 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.178     ;
; -30.832 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.173     ;
; -30.800 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.141     ;
; -30.789 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.130     ;
; -30.716 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.057     ;
; -30.673 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.340      ; 32.014     ;
; -30.646 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.340      ; 31.987     ;
; -30.625 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.340      ; 31.966     ;
; -30.558 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.426      ; 31.985     ;
; -30.469 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.340      ; 31.810     ;
; -30.431 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.340      ; 31.772     ;
; -30.420 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.340      ; 31.761     ;
; -30.286 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.426      ; 31.713     ;
; -30.257 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.388      ; 31.646     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.906 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 3.332      ;
; -2.905 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 3.331      ;
; -2.904 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 3.330      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.902 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.822      ;
; -2.816 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 3.241      ;
; -2.815 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 3.240      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.737 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 3.166      ;
; -2.644 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.565      ;
; -2.643 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.564      ;
; -2.642 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.080     ; 3.563      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.561      ;
; -2.628 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.548      ;
; -2.627 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.547      ;
; -2.626 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.546      ;
; -2.620 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.574     ; 3.047      ;
; -2.619 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.574     ; 3.046      ;
; -2.618 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.574     ; 3.045      ;
; -2.589 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.509      ;
; -2.588 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.508      ;
; -2.588 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.508      ;
; -2.587 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.507      ;
; -2.587 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.507      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.499      ;
; -2.559 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.479      ;
; -2.558 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.478      ;
; -2.543 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.462      ;
; -2.542 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.461      ;
; -2.535 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 2.961      ;
; -2.534 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 2.960      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.521 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.572     ; 2.950      ;
; -2.504 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.423      ;
; -2.503 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.422      ;
; -2.499 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.418      ;
; -2.498 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.417      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                           ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                    ; UART_driver:u_UART_driver|xcnt[3]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                    ; UART_driver:u_UART_driver|xcnt[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                    ; UART_driver:u_UART_driver|xcnt[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                    ; UART_driver:u_UART_driver|xcnt[0]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                             ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; beep_driver:u_beep_driver|flag_s                                                                                                     ; beep_driver:u_beep_driver|flag_s                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_debounce:u_key_debounce2|key_value                                                                                               ; key_debounce:u_key_debounce2|key_value                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_debounce:u_key_debounce3|key_value                                                                                               ; key_debounce:u_key_debounce3|key_value                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; beep_driver:u_beep_driver|beep                                                                                                       ; beep_driver:u_beep_driver|beep                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                              ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.494 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.PRE                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.786      ;
; 0.500 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[0] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[47]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[47]                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.796      ;
; 0.526 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[31]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[20]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[16]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[24]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[27]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[35]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[43]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[19]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[13]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[21]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.533 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[4]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[12]                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
; 0.534 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.STAND_BY                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[1]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[9]                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.542 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[2]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.191      ;
; 0.555 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[3]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.204      ;
; 0.577 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_start                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.870      ;
; 0.582 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_addr[2]                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.875      ;
; 0.586 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_cmd[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.880      ;
; 0.588 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.882      ;
; 0.591 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[1]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.240      ;
; 0.641 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_baud[6]                                                                       ; UART_driver:u_UART_driver|UART_send:UART_send_init|flag_bit                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.935      ;
; 0.643 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_addr[0]                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[0]                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.937      ;
; 0.644 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_length[2]                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.938      ;
; 0.646 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_addr[4]                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.940      ;
; 0.674 ; sr04_top:u_sr04_top|seg_driver:u_seg_driver|sel[0]                                                                                   ; sr04_top:u_sr04_top|seg_driver:u_seg_driver|sel[7]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.967      ;
; 0.677 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[4]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[2]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.970      ;
; 0.681 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|state[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_addr[2]                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.974      ;
; 0.684 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_addr[12] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[12]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.977      ;
; 0.684 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_addr[11] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[11]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.977      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.645 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.429      ;
; 0.650 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.434      ;
; 0.659 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.443      ;
; 0.745 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.753 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.757 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.541      ;
; 0.762 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.100      ; 1.080      ;
; 0.770 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.100      ; 1.082      ;
; 0.770 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.785 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.785 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.785 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.786 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.574      ;
; 0.808 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.592      ;
; 0.916 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.700      ;
; 0.921 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.705      ;
; 0.923 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.707      ;
; 0.930 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.714      ;
; 1.005 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.574      ; 1.791      ;
; 1.022 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.575      ; 1.809      ;
; 1.022 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.575      ; 1.809      ;
; 1.061 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.845      ;
; 1.069 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.853      ;
; 1.079 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.863      ;
; 1.088 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.872      ;
; 1.099 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.108 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.116 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.574      ; 1.913      ;
; 1.133 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.139 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.432      ;
; 1.140 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.140 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.144 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.150 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.101      ; 1.464      ;
; 1.153 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.101      ; 1.466      ;
; 1.159 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.159 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.160 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.575      ; 1.947      ;
; 1.164 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.574      ; 1.950      ;
; 1.170 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.575      ; 1.957      ;
; 1.171 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.464      ;
; 1.175 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.468      ;
; 1.194 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.978      ;
; 1.201 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.985      ;
; 1.203 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.987      ;
; 1.209 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.572      ; 1.993      ;
; 1.230 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.239 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.247 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.256 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.264 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.558      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+-----------+-----------------+----------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                   ; Note ;
+-----------+-----------------+----------------------------------------------+------+
; 27.52 MHz ; 27.52 MHz       ; clk                                          ;      ;
; 272.7 MHz ; 272.7 MHz       ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ;      ;
+-----------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -35.335 ; -4168.739     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.667  ; -75.141       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.400 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.582 ; 0.000         ;
+----------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.201 ; -1510.795     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.487 ; -52.045       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -35.335 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.705     ;
; -35.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.672     ;
; -35.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.671     ;
; -35.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.614     ;
; -35.211 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.581     ;
; -35.210 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.580     ;
; -35.060 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.430     ;
; -35.027 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.397     ;
; -35.026 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.368      ; 36.396     ;
; -34.445 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.387      ; 35.834     ;
; -34.354 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.387      ; 35.743     ;
; -34.311 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 35.233     ;
; -34.266 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 35.188     ;
; -34.177 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 35.099     ;
; -34.170 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.387      ; 35.559     ;
; -34.034 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.367      ; 35.403     ;
; -34.009 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.367      ; 35.378     ;
; -33.989 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.367      ; 35.358     ;
; -33.964 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.367      ; 35.333     ;
; -33.900 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.367      ; 35.269     ;
; -33.875 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.367      ; 35.244     ;
; -33.754 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.368      ; 35.124     ;
; -33.721 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.368      ; 35.091     ;
; -33.720 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.368      ; 35.090     ;
; -33.467 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.877     ;
; -33.339 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.749     ;
; -33.337 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.747     ;
; -33.288 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.698     ;
; -33.225 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.635     ;
; -33.216 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.626     ;
; -33.160 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.570     ;
; -33.158 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.568     ;
; -33.158 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.568     ;
; -33.121 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.531     ;
; -33.046 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.456     ;
; -33.037 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.447     ;
; -33.030 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.440     ;
; -33.028 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.438     ;
; -32.993 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.403     ;
; -32.991 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.401     ;
; -32.916 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.326     ;
; -32.907 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.317     ;
; -32.895 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 33.817     ;
; -32.879 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.289     ;
; -32.870 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.408      ; 34.280     ;
; -32.864 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.387      ; 34.253     ;
; -32.618 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.367      ; 33.987     ;
; -32.593 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.367      ; 33.962     ;
; -31.955 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.408      ; 33.365     ;
; -31.776 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.408      ; 33.186     ;
; -31.646 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.408      ; 33.056     ;
; -31.609 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.408      ; 33.019     ;
; -30.999 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.368      ; 32.369     ;
; -30.966 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.368      ; 32.336     ;
; -30.965 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.368      ; 32.335     ;
; -30.868 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.408      ; 32.278     ;
; -30.717 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 31.639     ;
; -30.689 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.408      ; 32.099     ;
; -30.559 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.408      ; 31.969     ;
; -30.522 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.408      ; 31.932     ;
; -30.440 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.367      ; 31.809     ;
; -30.415 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.367      ; 31.784     ;
; -30.109 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.387      ; 31.498     ;
; -29.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.360      ; 30.876     ;
; -29.416 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.360      ; 30.778     ;
; -29.363 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.360      ; 30.725     ;
; -29.328 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.368      ; 30.698     ;
; -29.295 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.368      ; 30.665     ;
; -29.294 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.368      ; 30.664     ;
; -29.208 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.360      ; 30.570     ;
; -29.189 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.360      ; 30.551     ;
; -29.158 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.360      ; 30.520     ;
; -29.037 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.360      ; 30.399     ;
; -28.438 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.387      ; 29.827     ;
; -28.417 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 29.339     ;
; -28.398 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.728     ;
; -28.354 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.684     ;
; -28.300 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.630     ;
; -28.256 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.586     ;
; -28.247 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.577     ;
; -28.203 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.533     ;
; -28.140 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.367      ; 29.509     ;
; -28.115 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.367      ; 29.484     ;
; -28.092 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.422     ;
; -28.073 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.403     ;
; -28.048 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.378     ;
; -28.042 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.372     ;
; -28.041 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.371     ;
; -28.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.359     ;
; -27.998 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.328     ;
; -27.943 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.273     ;
; -27.921 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.251     ;
; -27.901 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.408      ; 29.311     ;
; -27.890 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.220     ;
; -27.877 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.207     ;
; -27.735 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.065     ;
; -27.722 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.408      ; 29.132     ;
; -27.716 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.046     ;
; -27.685 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.328      ; 29.015     ;
; -27.602 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.368      ; 28.972     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.596      ;
; -2.630 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 3.096      ;
; -2.629 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 3.095      ;
; -2.628 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 3.094      ;
; -2.547 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 3.012      ;
; -2.545 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 3.010      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.452 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.918      ;
; -2.437 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.367      ;
; -2.437 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.367      ;
; -2.435 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.365      ;
; -2.417 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.535     ; 2.884      ;
; -2.417 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.535     ; 2.884      ;
; -2.415 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.535     ; 2.882      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.342      ;
; -2.400 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.330      ;
; -2.400 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.330      ;
; -2.398 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.328      ;
; -2.394 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.324      ;
; -2.394 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.324      ;
; -2.392 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.322      ;
; -2.380 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.310      ;
; -2.380 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.310      ;
; -2.378 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.308      ;
; -2.370 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.299      ;
; -2.369 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.298      ;
; -2.350 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.816      ;
; -2.349 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.815      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.276      ;
; -2.333 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.262      ;
; -2.332 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.261      ;
; -2.327 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.256      ;
; -2.326 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.255      ;
; -2.313 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.242      ;
; -2.312 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.241      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
; -2.301 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.536     ; 2.767      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                    ; UART_driver:u_UART_driver|xcnt[3]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                    ; UART_driver:u_UART_driver|xcnt[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                    ; UART_driver:u_UART_driver|xcnt[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                    ; UART_driver:u_UART_driver|xcnt[0]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                             ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                           ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_debounce:u_key_debounce2|key_value                                                                                               ; key_debounce:u_key_debounce2|key_value                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_debounce:u_key_debounce3|key_value                                                                                               ; key_debounce:u_key_debounce3|key_value                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; beep_driver:u_beep_driver|beep                                                                                                       ; beep_driver:u_beep_driver|beep                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                              ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; beep_driver:u_beep_driver|flag_s                                                                                                     ; beep_driver:u_beep_driver|flag_s                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.PRE                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.723      ;
; 0.469 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[0] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[47]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[47]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.492 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[31]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[35]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[43]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[20]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[16]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[24]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[27]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[19]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[13]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[21]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.761      ;
; 0.500 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[4]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[12]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[1]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[9]                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.769      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.STAND_BY                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.770      ;
; 0.509 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[2]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.086      ;
; 0.522 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[3]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.099      ;
; 0.534 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_start                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.802      ;
; 0.539 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_addr[2]                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.807      ;
; 0.541 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_cmd[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.809      ;
; 0.543 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.811      ;
; 0.556 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[1]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.133      ;
; 0.596 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_baud[6]                                                                       ; UART_driver:u_UART_driver|UART_send:UART_send_init|flag_bit                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.864      ;
; 0.600 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_addr[0]                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[0]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_length[2]                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[2]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.869      ;
; 0.603 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_addr[4]                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.871      ;
; 0.606 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_addr[12] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[12]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.874      ;
; 0.606 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_addr[11] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[11]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.874      ;
; 0.609 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_addr[6]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[6]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.877      ;
; 0.609 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_cmd[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_cmd[4]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.877      ;
; 0.614 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_addr[14] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[14]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.882      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.582 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.313      ;
; 0.587 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.318      ;
; 0.587 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.318      ;
; 0.658 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.389      ;
; 0.692 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.698 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.705 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.092      ; 0.997      ;
; 0.711 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.444      ;
; 0.714 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.092      ; 1.001      ;
; 0.722 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.726 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.457      ;
; 0.727 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.728 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.802 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.533      ;
; 0.810 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.541      ;
; 0.822 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.553      ;
; 0.835 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.566      ;
; 0.901 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.535      ; 1.631      ;
; 0.926 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.657      ;
; 0.927 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.658      ;
; 0.930 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.661      ;
; 0.952 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.683      ;
; 0.954 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.685      ;
; 0.970 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.701      ;
; 1.013 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.535      ; 1.743      ;
; 1.017 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.026 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.032 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.036 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.037 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.041 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.773      ;
; 1.043 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.535      ; 1.773      ;
; 1.044 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.049 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.319      ;
; 1.051 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.782      ;
; 1.052 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.783      ;
; 1.052 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.054 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.057 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.788      ;
; 1.066 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.091      ; 1.352      ;
; 1.067 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.067 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.069 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.800      ;
; 1.069 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.091      ; 1.355      ;
; 1.074 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.536      ; 1.805      ;
; 1.086 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.354      ;
; 1.089 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.357      ;
; 1.116 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.383      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.133 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.139 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.408      ;
; 1.141 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.142 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.143 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.411      ;
; 1.143 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.411      ;
; 1.143 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.410      ;
; 1.144 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.535      ; 1.874      ;
; 1.147 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.415      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -16.116 ; -1420.935     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -0.639  ; -15.619       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.186 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.266 ; 0.000         ;
+----------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.000 ; -1068.264     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.000 ; -35.000       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.116 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.257     ;
; -16.084 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.225     ;
; -16.084 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.225     ;
; -16.048 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.189     ;
; -16.016 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.157     ;
; -16.016 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.157     ;
; -15.961 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.102     ;
; -15.929 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.070     ;
; -15.929 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.154      ; 17.070     ;
; -15.631 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.162      ; 16.780     ;
; -15.563 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.162      ; 16.712     ;
; -15.476 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.162      ; 16.625     ;
; -15.392 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.045     ; 16.334     ;
; -15.363 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.045     ; 16.305     ;
; -15.339 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.045     ; 16.281     ;
; -15.314 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.154      ; 16.455     ;
; -15.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.454     ;
; -15.299 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.451     ;
; -15.297 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.148      ; 16.432     ;
; -15.282 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.154      ; 16.423     ;
; -15.282 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.154      ; 16.423     ;
; -15.268 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.148      ; 16.403     ;
; -15.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.148      ; 16.379     ;
; -15.239 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.391     ;
; -15.234 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.148      ; 16.369     ;
; -15.230 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.382     ;
; -15.215 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.367     ;
; -15.212 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.364     ;
; -15.205 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.148      ; 16.340     ;
; -15.181 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.148      ; 16.316     ;
; -15.164 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.316     ;
; -15.152 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.304     ;
; -15.143 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.295     ;
; -15.123 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.275     ;
; -15.122 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.274     ;
; -15.120 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.272     ;
; -15.119 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.271     ;
; -15.077 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.229     ;
; -15.060 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.212     ;
; -15.059 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.211     ;
; -15.051 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.203     ;
; -15.050 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.202     ;
; -14.985 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.137     ;
; -14.984 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.165      ; 16.136     ;
; -14.829 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.162      ; 15.978     ;
; -14.736 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.045     ; 15.678     ;
; -14.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.148      ; 15.776     ;
; -14.629 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.165      ; 15.781     ;
; -14.578 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.148      ; 15.713     ;
; -14.542 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.165      ; 15.694     ;
; -14.450 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.165      ; 15.602     ;
; -14.449 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.165      ; 15.601     ;
; -14.121 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.154      ; 15.262     ;
; -14.089 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.154      ; 15.230     ;
; -14.089 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.154      ; 15.230     ;
; -14.040 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.165      ; 15.192     ;
; -13.953 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.165      ; 15.105     ;
; -13.861 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.165      ; 15.013     ;
; -13.860 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.165      ; 15.012     ;
; -13.805 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.144      ; 14.936     ;
; -13.777 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.045     ; 14.719     ;
; -13.749 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.144      ; 14.880     ;
; -13.709 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.144      ; 14.840     ;
; -13.682 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.148      ; 14.817     ;
; -13.636 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.162      ; 14.785     ;
; -13.629 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.144      ; 14.760     ;
; -13.619 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.148      ; 14.754     ;
; -13.611 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.144      ; 14.742     ;
; -13.602 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.144      ; 14.733     ;
; -13.515 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.144      ; 14.646     ;
; -13.270 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.154      ; 14.411     ;
; -13.238 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.154      ; 14.379     ;
; -13.238 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.154      ; 14.379     ;
; -13.205 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.313     ;
; -13.178 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.286     ;
; -13.149 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.257     ;
; -13.122 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.230     ;
; -13.109 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.217     ;
; -13.082 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.190     ;
; -13.029 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.137     ;
; -13.022 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.130     ;
; -13.011 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.119     ;
; -13.002 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.110     ;
; -13.002 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.110     ;
; -12.984 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.092     ;
; -12.975 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.083     ;
; -12.966 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.074     ;
; -12.926 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.034     ;
; -12.915 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; 0.121      ; 14.023     ;
; -12.888 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; 0.121      ; 13.996     ;
; -12.846 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.121      ; 13.954     ;
; -12.828 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.121      ; 13.936     ;
; -12.819 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.121      ; 13.927     ;
; -12.785 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.162      ; 13.934     ;
; -12.732 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; 0.121      ; 13.840     ;
; -12.731 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; -0.045     ; 13.673     ;
; -12.721 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.165      ; 13.873     ;
; -12.701 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; 0.144      ; 13.832     ;
; -12.636 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.148      ; 13.771     ;
; -12.634 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.165      ; 13.786     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.639 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.389      ;
; -0.639 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.389      ;
; -0.637 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.387      ;
; -0.634 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.584      ;
; -0.634 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.584      ;
; -0.633 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.583      ;
; -0.632 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.582      ;
; -0.632 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.582      ;
; -0.632 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.582      ;
; -0.631 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.581      ;
; -0.630 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.580      ;
; -0.603 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.353      ;
; -0.603 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.353      ;
; -0.603 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.353      ;
; -0.602 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.352      ;
; -0.601 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.351      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.550      ;
; -0.583 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.533      ;
; -0.582 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.532      ;
; -0.581 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.580 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.530      ;
; -0.572 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.522      ;
; -0.572 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.522      ;
; -0.570 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.520      ;
; -0.552 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.302      ;
; -0.551 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.301      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.549 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.236     ; 1.300      ;
; -0.547 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.497      ;
; -0.547 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.497      ;
; -0.545 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.495      ;
; -0.528 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.479      ;
; -0.528 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.479      ;
; -0.528 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.278      ;
; -0.528 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.278      ;
; -0.526 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.237     ; 1.276      ;
; -0.521 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.471      ;
; -0.520 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.470      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.465      ;
; -0.496 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.446      ;
; -0.495 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.445      ;
; -0.494 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.444      ;
; -0.494 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.444      ;
; -0.492 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.442      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.036     ; 1.441      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                             ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                                                                                              ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                           ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                                                                                            ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                    ; UART_driver:u_UART_driver|xcnt[3]                                                                                                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                    ; UART_driver:u_UART_driver|xcnt[1]                                                                                                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                    ; UART_driver:u_UART_driver|xcnt[2]                                                                                                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                    ; UART_driver:u_UART_driver|xcnt[0]                                                                                                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                        ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                                                                                              ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                                                                                  ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                                                                                 ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                                                                                     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[4]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; beep_driver:u_beep_driver|beep                                                                                                       ; beep_driver:u_beep_driver|beep                                                                                                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                              ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                                                                               ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                                                                                ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; beep_driver:u_beep_driver|flag_s                                                                                                     ; beep_driver:u_beep_driver|flag_s                                                                                                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_debounce:u_key_debounce2|key_value                                                                                               ; key_debounce:u_key_debounce2|key_value                                                                                                                                                                ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; key_debounce:u_key_debounce3|key_value                                                                                               ; key_debounce:u_key_debounce3|key_value                                                                                                                                                                ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                                                                                    ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                        ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld                                                                  ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|state[0]                                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|o_dat_tx_req                                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                                                                                        ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[0] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[1]                                                                  ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[47]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[47]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                         ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[4]                                                                                                                                                          ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.233      ;
; 0.198 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                         ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[5]                                                                                                                                                          ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.233      ;
; 0.199 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                         ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[1]                                                                                                                                                          ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.234      ;
; 0.201 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                         ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                                                                                          ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 1.198      ; 1.618      ;
; 0.202 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.PRE                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[31]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[35]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[43]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[20]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[19]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[27]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[27]                                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[16]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[24]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[13]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[21]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[2]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                          ; clk         ; 0.000        ; 0.178      ; 0.489      ;
; 0.207 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[3]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                          ; clk         ; 0.000        ; 0.178      ; 0.491      ;
; 0.210 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[4]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[12]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.212 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[1]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[9]                                                                     ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.STAND_BY                                                                                ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.221 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|raddr[1]                                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                          ; clk         ; 0.000        ; 0.178      ; 0.503      ;
; 0.244 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_start                                                                     ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.364      ;
; 0.245 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[1]                                                                 ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.366      ;
; 0.248 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_cmd[2]                                                                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.369      ;
; 0.249 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_addr[2]                                                                   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.369      ;
; 0.252 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_addr[0]                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[0]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_length[2]                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[2]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.255 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_addr[4]                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[4]                                                                                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.376      ;
; 0.259 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_addr[11] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[11]                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_addr[12] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_adr[12]                                                                                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.380      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.266 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.586      ;
; 0.269 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.589      ;
; 0.276 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.596      ;
; 0.297 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.305 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.045      ; 0.436      ;
; 0.308 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.045      ; 0.439      ;
; 0.310 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.316 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.637      ;
; 0.318 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.333 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.653      ;
; 0.346 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.666      ;
; 0.395 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.715      ;
; 0.398 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.718      ;
; 0.399 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.719      ;
; 0.399 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.719      ;
; 0.406 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.237      ; 0.727      ;
; 0.412 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.237      ; 0.733      ;
; 0.415 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.237      ; 0.736      ;
; 0.446 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.045      ; 0.584      ;
; 0.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.045      ; 0.586      ;
; 0.458 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.782      ;
; 0.463 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.783      ;
; 0.464 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.237      ; 0.791      ;
; 0.472 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.475 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.795      ;
; 0.475 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.237      ; 0.797      ;
; 0.477 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.798      ;
; 0.478 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.237      ; 0.799      ;
; 0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.480 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.492 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.237      ; 0.813      ;
; 0.510 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.513 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.848      ;
; 0.528 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.236      ; 0.848      ;
; 0.528 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.036      ; 0.648      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                         ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                              ; -38.801   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  clk                                          ; -38.801   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.906    ; 0.266 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                               ; -4612.423 ; 0.0   ; 0.0      ; 0.0     ; -1562.84            ;
;  clk                                          ; -4528.674 ; 0.000 ; N/A      ; N/A     ; -1510.795           ;
;  sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -83.749   ; 0.000 ; N/A      ; N/A     ; -52.045             ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; trig          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_cs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sck       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w5500_rst     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; beep          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; echo                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; beep          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; beep          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; beep          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; clk                                          ; clk                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk                                          ; 246          ; 9        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 734          ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; clk                                          ; clk                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk                                          ; 246          ; 9        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 734          ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 1089  ; 1089 ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                             ;
+----------------------------------------------+----------------------------------------------+------+-------------+
; Target                                       ; Clock                                        ; Type ; Status      ;
+----------------------------------------------+----------------------------------------------+------+-------------+
; clk                                          ; clk                                          ; Base ; Constrained ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; Base ; Constrained ;
+----------------------------------------------+----------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; echo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; beep        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w5500_rst   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; echo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; beep        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w5500_rst   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Jun 28 12:22:28 2023
Info: Command: quartus_sta Ethernet -c Ethernet
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Ethernet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -38.801
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -38.801           -4528.674 clk 
    Info (332119):    -2.906             -83.749 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk 
    Info (332119):     0.645               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1510.795 clk 
    Info (332119):    -1.487             -52.045 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -35.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -35.335           -4168.739 clk 
    Info (332119):    -2.667             -75.141 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clk 
    Info (332119):     0.582               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1510.795 clk 
    Info (332119):    -1.487             -52.045 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.116           -1420.935 clk 
    Info (332119):    -0.639             -15.619 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk 
    Info (332119):     0.266               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1068.264 clk 
    Info (332119):    -1.000             -35.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Wed Jun 28 12:22:31 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


