# UVM Verification Plan - I2C Multi-Slave System

## ğŸ“‹ Overview

ì´ ë¬¸ì„œëŠ” I2C Master-Slave ì‹œìŠ¤í…œì˜ UVM verificationì„ ìœ„í•œ:
- Functional Coverage ì‹œë‚˜ë¦¬ì˜¤
- Corner Case ëª©ë¡
- Testbench êµ¬ì¡°
- Coverage Group ì •ì˜

---

## ğŸ¯ Functional Coverage ì‹œë‚˜ë¦¬ì˜¤

### 1. Basic Operations (ê¸°ë³¸ ë™ì‘)

#### 1.1 Write Operations
```systemverilog
covergroup cg_write_operations @(posedge clk);
    // Slave address coverage
    cp_slave_addr: coverpoint slave_addr {
        bins led_slave   = {7'h55};
        bins fnd_slave   = {7'h56};
        bins sw_slave    = {7'h57};
        bins invalid_addr = {[0:127]} with (item != 7'h55 &&
                                            item != 7'h56 &&
                                            item != 7'h57);
    }

    // Data patterns
    cp_write_data: coverpoint tx_data {
        bins all_zeros  = {8'h00};
        bins all_ones   = {8'hFF};
        bins alternating_1 = {8'hAA};
        bins alternating_2 = {8'h55};
        bins walking_1 = {8'h01, 8'h02, 8'h04, 8'h08,
                         8'h10, 8'h20, 8'h40, 8'h80};
        bins walking_0 = {8'hFE, 8'hFD, 8'hFB, 8'hF7,
                         8'hEF, 8'hDF, 8'hBF, 8'h7F};
        bins random_data = default;
    }

    // R/W bit
    cp_rw_bit: coverpoint rw_bit {
        bins write = {1'b0};
        bins read  = {1'b1};
    }

    // Cross coverage
    cross cp_slave_addr, cp_write_data;
    cross cp_slave_addr, cp_rw_bit;
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… LED Slaveì— 0x00, 0xFF, 0xAA, 0x55 ì“°ê¸°
- âœ… FND Slaveì— 0x00~0x0F (ëª¨ë“  hex digit) ì“°ê¸°
- âœ… ê° Slaveì— walking 1/0 íŒ¨í„´ ì“°ê¸°
- âœ… ìœ íš¨í•˜ì§€ ì•Šì€ ì£¼ì†Œì— ì“°ê¸° ì‹œë„

#### 1.2 Read Operations
```systemverilog
covergroup cg_read_operations @(posedge clk);
    cp_read_slave: coverpoint slave_addr {
        bins sw_slave = {7'h57};  // Only Switch supports read
        bins invalid_read_led = {7'h55};  // LED doesn't support read
        bins invalid_read_fnd = {7'h56};  // FND doesn't support read
    }

    cp_read_data: coverpoint rx_data {
        bins all_zeros  = {8'h00};
        bins all_ones   = {8'hFF};
        bins alternating = {8'hAA, 8'h55};
        bins corners = {8'h00, 8'hFF};
        bins random = default;
    }

    cross cp_read_slave, cp_read_data;
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… Switch Slaveì—ì„œ ëª¨ë“  ìŠ¤ìœ„ì¹˜ ì¡°í•© ì½ê¸°
- âœ… Read ë¯¸ì§€ì› Slaveì— ì½ê¸° ì‹œë„ (LED, FND)

---

### 2. Timing Scenarios (íƒ€ì´ë° ì‹œë‚˜ë¦¬ì˜¤)

#### 2.1 Transaction Timing
```systemverilog
covergroup cg_timing @(posedge clk);
    // Back-to-back transactions
    cp_transaction_gap: coverpoint gap_cycles {
        bins immediate     = {[0:10]};      // ì¦‰ì‹œ ë‹¤ìŒ íŠ¸ëœì­ì…˜
        bins short_gap     = {[11:100]};    // ì§§ì€ ê°„ê²©
        bins medium_gap    = {[101:1000]};  // ì¤‘ê°„ ê°„ê²©
        bins long_gap      = {[1001:10000]}; // ê¸´ ê°„ê²©
    }

    // Transaction duration
    cp_transaction_duration: coverpoint duration_cycles {
        bins normal = {[1500:2000]};  // ì •ìƒ ë²”ìœ„
        bins fast   = {[1000:1499]};  // ë¹ ë¥¸ ê²½ìš°
        bins slow   = {[2001:3000]};  // ëŠë¦° ê²½ìš°
    }
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… Back-to-back write (ê°„ê²© ì—†ìŒ)
- âœ… Back-to-back read
- âœ… Write ì§í›„ ì¦‰ì‹œ Read
- âœ… ê¸´ ëŒ€ê¸° í›„ íŠ¸ëœì­ì…˜

#### 2.2 Reset Timing
```systemverilog
covergroup cg_reset_timing @(negedge rst_n);
    cp_reset_phase: coverpoint current_state {
        bins reset_in_idle = {IDLE};
        bins reset_in_start = {START_1, START_2, START_3};
        bins reset_in_addr = {ADDR_BIT, ADDR_ACK};
        bins reset_in_data = {DATA_BIT, DATA_ACK};
        bins reset_in_stop = {STOP_1, STOP_2, STOP_3};
    }
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… IDLE ìƒíƒœì—ì„œ ë¦¬ì…‹
- âœ… START ì¡°ê±´ ìƒì„± ì¤‘ ë¦¬ì…‹
- âœ… Address ì „ì†¡ ì¤‘ ë¦¬ì…‹
- âœ… Data ì „ì†¡ ì¤‘ ë¦¬ì…‹
- âœ… STOP ì¡°ê±´ ìƒì„± ì¤‘ ë¦¬ì…‹

---

### 3. Protocol Compliance (í”„ë¡œí† ì½œ ì¤€ìˆ˜)

#### 3.1 START/STOP Conditions
```systemverilog
covergroup cg_protocol @(posedge clk);
    cp_start_condition: coverpoint {sda_prev, sda, scl} {
        bins valid_start = {3'b110};  // SDA: 1â†’0, SCL=1
        bins invalid_start = default;
    }

    cp_stop_condition: coverpoint {sda_prev, sda, scl} {
        bins valid_stop = {3'b011};   // SDA: 0â†’1, SCL=1
        bins invalid_stop = default;
    }
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… ì˜¬ë°”ë¥¸ START ì¡°ê±´
- âœ… ì˜¬ë°”ë¥¸ STOP ì¡°ê±´
- âœ… Repeated START (í˜„ì¬ ë¯¸ì§€ì›ì´ì§€ë§Œ í…ŒìŠ¤íŠ¸)
- âœ… Missing STOP ì¡°ê±´

#### 3.2 ACK/NACK Handling
```systemverilog
covergroup cg_ack_nack @(posedge clk);
    cp_ack_response: coverpoint ack_bit {
        bins ack  = {1'b0};
        bins nack = {1'b1};
    }

    cp_ack_phase: coverpoint current_state {
        bins addr_ack = {ADDR_ACK};
        bins data_ack = {DATA_ACK};
    }

    cross cp_ack_response, cp_ack_phase;
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… Address ACK (ì •ìƒ)
- âœ… Address NACK (ì£¼ì†Œ ë¶ˆì¼ì¹˜)
- âœ… Data ACK (Write ì •ìƒ)
- âœ… Data NACK (Write ì‹¤íŒ¨)
- âœ… Master NACK (Read ì¢…ë£Œ)

---

### 4. Multi-Slave Scenarios (ë‹¤ì¤‘ ìŠ¬ë ˆì´ë¸Œ)

#### 4.1 Slave Selection
```systemverilog
covergroup cg_multi_slave @(posedge clk);
    cp_slave_sequence: coverpoint slave_addr {
        bins led_to_fnd = (7'h55 => 7'h56);
        bins fnd_to_sw  = (7'h56 => 7'h57);
        bins sw_to_led  = (7'h57 => 7'h55);
        bins led_to_sw  = (7'h55 => 7'h57);
        bins same_slave = (7'h55 => 7'h55),
                         (7'h56 => 7'h56),
                         (7'h57 => 7'h57);
    }

    cp_simultaneous_activity: coverpoint {led_active, fnd_active, sw_active} {
        bins only_led = {3'b100};
        bins only_fnd = {3'b010};
        bins only_sw  = {3'b001};
        bins none     = {3'b000};
        illegal_bins multiple = {3'b110, 3'b101, 3'b011, 3'b111};
    }
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… LED â†’ FND â†’ Switch ìˆœì°¨ ì•¡ì„¸ìŠ¤
- âœ… ê°™ì€ Slave ì—°ì† ì•¡ì„¸ìŠ¤
- âœ… Random Slave ìˆœì„œ
- âœ… ëª¨ë“  Slave round-robin

---

## ğŸ”¥ Corner Cases (ì½”ë„ˆ ì¼€ì´ìŠ¤)

### 1. Timing Corner Cases

#### 1.1 ìµœì†Œ/ìµœëŒ€ íƒ€ì´ë°
```
ì‹œë‚˜ë¦¬ì˜¤: SCL ì£¼íŒŒìˆ˜ ë³€í™”
- âœ… Minimum SCL frequency (99 kHz)
- âœ… Maximum SCL frequency (101 kHz)
- âœ… SCL jitter (Â±5%)
```

#### 1.2 Setup/Hold Time ìœ„ë°˜
```
ì‹œë‚˜ë¦¬ì˜¤: SDA íƒ€ì´ë° ìœ„ë°˜
- âœ… SDA changes during SCL high (ì—ëŸ¬ ë°œìƒí•´ì•¼ í•¨)
- âœ… SDA setup time < min
- âœ… SDA hold time < min
```

#### 1.3 Glitch on SDA/SCL
```
ì‹œë‚˜ë¦¬ì˜¤: ë…¸ì´ì¦ˆ ì‹œë®¬ë ˆì´ì…˜
- âœ… Short pulse on SDA (< 50ns) - ë¬´ì‹œë˜ì–´ì•¼ í•¨
- âœ… Short pulse on SCL (< 50ns) - ë¬´ì‹œë˜ì–´ì•¼ í•¨
- âœ… Multiple glitches during transaction
```

---

### 2. Protocol Corner Cases

#### 2.1 Repeated START (í˜„ì¬ ë¯¸ì§€ì›)
```systemverilog
// í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤
sequence seq_repeated_start;
    start_condition ##[1:$] !stop_condition ##[1:$] start_condition;
endsequence

// í˜„ì¬ ì„¤ê³„: STOP í›„ì—ë§Œ ë‹¤ìŒ START ê°€ëŠ¥
// Coverage: Repeated START ì‹œë„ ì‹œ ë™ì‘ í™•ì¸
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… Write í›„ STOP ì—†ì´ Read ì‹œë„
- âœ… Address í›„ STOP ì—†ì´ ë‹¤ë¥¸ Address ì‹œë„

#### 2.2 Clock Stretching (í˜„ì¬ ë¯¸ì§€ì›)
```
ì‹œë‚˜ë¦¬ì˜¤: Slaveê°€ SCLì„ lowë¡œ hold
- âœ… Slaveê°€ SCL stretch ì‹œë„
- âœ… MasterëŠ” ê³„ì† ì§„í–‰ (ë¬´ì‹œ)
```

#### 2.3 Bus Arbitration (Multi-master, í˜„ì¬ ë¯¸ì§€ì›)
```
ì‹œë‚˜ë¦¬ì˜¤: ì—¬ëŸ¬ Master ë™ì‹œ ì ‘ê·¼
- âœ… ë‘ Masterê°€ ë™ì‹œ START
- âœ… SDA collision detection
```

---

### 3. Data Corner Cases

#### 3.1 ê²½ê³„ê°’ í…ŒìŠ¤íŠ¸
```systemverilog
// Address boundaries
- âœ… Minimum valid address: 0x55
- âœ… Maximum valid address: 0x57
- âœ… Just below valid: 0x54
- âœ… Just above valid: 0x58
- âœ… Address 0x00 (General call - I2C spec)
- âœ… Address 0x7F (Reserved)

// Data boundaries
- âœ… 0x00 (all zeros)
- âœ… 0xFF (all ones)
- âœ… 0x7F (MSB=0, others=1)
- âœ… 0x80 (MSB=1, others=0)
```

#### 3.2 Bit Transitions
```systemverilog
covergroup cg_bit_transitions;
    cp_data_transitions: coverpoint tx_data {
        bins max_transitions = {8'hAA, 8'h55}; // 1010... / 0101...
        bins min_transitions = {8'h00, 8'hFF}; // 0000... / 1111...
        bins single_0 = {8'hFE, 8'hFD, 8'hFB, 8'hF7, ...};
        bins single_1 = {8'h01, 8'h02, 8'h04, 8'h08, ...};
    }
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… Maximum bit transitions (0xAA)
- âœ… Minimum bit transitions (0x00, 0xFF)
- âœ… Single bit set
- âœ… Single bit clear

---

### 4. Error Injection Corner Cases

#### 4.1 Invalid Transactions
```
ì‹œë‚˜ë¦¬ì˜¤: ë¹„ì •ìƒ íŠ¸ëœì­ì…˜
- âœ… START ì—†ì´ ë°ì´í„° ì „ì†¡
- âœ… STOP ì—†ì´ íŠ¸ëœì­ì…˜ ì¢…ë£Œ
- âœ… ACK ì—†ì´ ë‹¤ìŒ ë°”ì´íŠ¸ ì „ì†¡
- âœ… 9ë¹„íŠ¸ ì „ì†¡ (8 data + ACK ë¬´ì‹œ)
```

#### 4.2 Bus Stuck Conditions
```
ì‹œë‚˜ë¦¬ì˜¤: ë²„ìŠ¤ ê³ ì°©
- âœ… SDA stuck low
- âœ… SDA stuck high
- âœ… SCL stuck low
- âœ… SCL stuck high
```

#### 4.3 Partial Transactions
```
ì‹œë‚˜ë¦¬ì˜¤: ì¤‘ë‹¨ëœ íŠ¸ëœì­ì…˜
- âœ… START í›„ ì¦‰ì‹œ ë¦¬ì…‹
- âœ… Address 6ë¹„íŠ¸ë§Œ ì „ì†¡ í›„ ì¤‘ë‹¨
- âœ… Data 4ë¹„íŠ¸ë§Œ ì „ì†¡ í›„ ì¤‘ë‹¨
- âœ… STOP ìƒì„± ì¤‘ ë¦¬ì…‹
```

---

### 5. State Machine Corner Cases

#### 5.1 State Transitions
```systemverilog
covergroup cg_state_transitions @(posedge clk);
    cp_state_trans: coverpoint {state, state_next} {
        // Valid transitions
        bins idle_to_start = {[IDLE, START_1]};
        bins start_to_addr = {[START_3, ADDR_BIT]};
        bins addr_to_data  = {[ADDR_ACK, DATA_BIT]};
        bins data_to_stop  = {[DATA_ACK, STOP_1]};
        bins stop_to_idle  = {[STOP_3, IDLE]};

        // Error transitions
        bins addr_to_stop_on_nack = {[ADDR_ACK, STOP_1]};
        bins data_to_stop_on_nack = {[DATA_ACK, STOP_1]};

        // Invalid transitions (should never happen)
        illegal_bins invalid = {
            [IDLE, DATA_BIT],
            [START_1, STOP_1],
            [ADDR_BIT, IDLE]
        };
    }
endgroup
```

**ì‹œë‚˜ë¦¬ì˜¤:**
- âœ… ëª¨ë“  ì •ìƒ state transition ë°œìƒ
- âœ… Error state ì§„ì… í›„ ë³µêµ¬
- âœ… Unexpected state jump ê°ì§€

#### 5.2 State Timeout
```
ì‹œë‚˜ë¦¬ì˜¤: Stateì—ì„œ ë¬´í•œ ëŒ€ê¸°
- âœ… ADDR_ACKì—ì„œ Slave ACK ì•ˆ ì˜´ (timeout)
- âœ… DATA_ACKì—ì„œ ACK ì•ˆ ì˜´
- âœ… Slaveê°€ ì‘ë‹µ ì—†ì„ ë•Œ Master timeout
```

---

### 6. Slave-Specific Corner Cases

#### 6.1 LED Slave (0x55)
```
ì‹œë‚˜ë¦¬ì˜¤:
- âœ… ì½ê¸° ì‹œë„ (ë¯¸ì§€ì› ë™ì‘)
- âœ… ì—°ì† ì“°ê¸° (ê°™ì€ ê°’)
- âœ… ìµœëŒ€ ì†ë„ë¡œ ì“°ê¸° (back-to-back)
- âœ… LED ê°’ì´ ë³€í•˜ëŠ” ìˆœê°„ ì½ê¸° ì‹œë„
```

#### 6.2 FND Slave (0x56)
```
ì‹œë‚˜ë¦¬ì˜¤:
- âœ… Invalid digit (0x10-0xFF) ì „ì†¡
- âœ… 0x00-0x0F ëª¨ë“  ì¡°í•©
- âœ… ê°™ì€ digit ë°˜ë³µ ì“°ê¸°
- âœ… ë¹ ë¥¸ ì¹´ìš´íŒ… (ì§§ì€ ê°„ê²©)
```

#### 6.3 Switch Slave (0x57)
```
ì‹œë‚˜ë¦¬ì˜¤:
- âœ… ì“°ê¸° ì‹œë„ (ë¯¸ì§€ì› ë™ì‘)
- âœ… ìŠ¤ìœ„ì¹˜ ê°’ì´ ë³€í•˜ëŠ” ìˆœê°„ ì½ê¸°
- âœ… ì—°ì† ì½ê¸° (ê°™ì€ ê°’)
- âœ… ì—°ì† ì½ê¸° (ë‹¤ë¥¸ ê°’)
```

---

## ğŸ¨ UVM Testbench êµ¬ì¡°

```
                         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                         â”‚   UVM Test      â”‚
                         â”‚  (Scenarios)    â”‚
                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                  â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚                           â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
            â”‚  Master Seq  â”‚           â”‚  Slave Seq   â”‚
            â”‚   Library    â”‚           â”‚   Library    â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                    â”‚                           â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
            â”‚ Master Agent â”‚           â”‚ Slave Agent  â”‚
            â”‚  (Active)    â”‚           â”‚  (Passive)   â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                    â”‚                           â”‚
                    â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
                    â””â”€â”€â”€â”€â”€â–ºâ”‚ Scoreboard  â”‚â—„â”€â”€â”€â”€â”€â”˜
                           â”‚  + Checker  â”‚
                           â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                                  â”‚
                           â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
                           â”‚  Coverage   â”‚
                           â”‚  Collector  â”‚
                           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Coverage Goals

### Minimum Coverage Targets

```
âœ… Code Coverage: 100%
   - Line coverage
   - Branch coverage
   - FSM coverage
   - Toggle coverage

âœ… Functional Coverage: 95%+
   - Basic operations: 100%
   - Timing scenarios: 90%+
   - Protocol compliance: 100%
   - Multi-slave: 95%+
   - Corner cases: 80%+

âœ… Assertion Coverage: 100%
   - Protocol assertions
   - Timing assertions
   - State machine assertions
```

### Coverage Bins ìš°ì„ ìˆœìœ„

**P0 (Must have):**
- âœ… All valid slave addresses
- âœ… All data patterns (0x00, 0xFF, 0xAA, 0x55)
- âœ… Write/Read operations
- âœ… ACK/NACK responses
- âœ… Valid START/STOP conditions

**P1 (Should have):**
- âœ… Invalid addresses
- âœ… Back-to-back transactions
- âœ… Reset during transaction
- âœ… All state transitions
- âœ… Walking bit patterns

**P2 (Nice to have):**
- âœ… Timing variations (fast/slow)
- âœ… Glitch tolerance
- âœ… Bus stuck conditions
- âœ… Repeated START (ë¯¸ì§€ì› í™•ì¸)
- âœ… Clock stretching (ë¯¸ì§€ì› í™•ì¸)

---

## ğŸš€ Test Cases ì˜ˆì‹œ

### Test 1: Basic Write
```systemverilog
class test_basic_write extends base_test;
    virtual task run_phase(uvm_phase phase);
        phase.raise_objection(this);

        // LED slaveì— 0xFF ì“°ê¸°
        write_transaction(8'h55, 8'hFF);

        // FND slaveì— 0x05 ì“°ê¸°
        write_transaction(8'h56, 8'h05);

        phase.drop_objection(this);
    endtask
endclass
```

### Test 2: Address Corner Cases
```systemverilog
class test_address_corners extends base_test;
    virtual task run_phase(uvm_phase phase);
        phase.raise_objection(this);

        // Valid addresses
        foreach(valid_addr[i]) begin
            write_transaction(valid_addr[i], 8'hAA);
        end

        // Invalid addresses (expect NACK)
        write_transaction(8'h00, 8'hAA); // Expect NACK
        write_transaction(8'h7F, 8'hAA); // Expect NACK

        phase.drop_objection(this);
    endtask
endclass
```

### Test 3: Reset During Transaction
```systemverilog
class test_reset_corner extends base_test;
    virtual task run_phase(uvm_phase phase);
        phase.raise_objection(this);

        fork
            // Transaction
            write_transaction(8'h55, 8'hFF);

            // Reset injection
            #random_delay rst_n = 0;
        join_any

        // Verify recovery
        #100ns rst_n = 1;
        write_transaction(8'h55, 8'hAA); // Should work

        phase.drop_objection(this);
    endtask
endclass
```

---

## ğŸ“ Summary

**ì´ Coverage Points:** ~200+

**ì£¼ìš” ì‹œë‚˜ë¦¬ì˜¤:** 50+
- Basic operations: 10
- Timing: 8
- Protocol: 12
- Multi-slave: 8
- Error injection: 12

**ì½”ë„ˆ ì¼€ì´ìŠ¤:** 40+
- Timing corners: 10
- Protocol corners: 8
- Data corners: 8
- Error cases: 8
- State corners: 6

**ì˜ˆìƒ í…ŒìŠ¤íŠ¸ ì‹œê°„:**
- Regression: ~2-4 hours
- Full coverage: ~8-12 hours
- Corner cases: +4 hours

ì´ verification planì€ I2C IPì˜ robustnessë¥¼ ë³´ì¥í•˜ê³ , ì‹¤ì œ í•˜ë“œì›¨ì–´ ë°°í¬ ì „ ëª¨ë“  edge caseë¥¼ ê²€ì¦í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤! ğŸ¯
