ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 3


  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 72 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 72 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 78 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 78 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 78 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 78 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 78 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 83 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 4


  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_I2C_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_I2C_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 92 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 92 1 is_stmt 0 view .LVU21
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 86B0     		sub	sp, sp, #24
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 93 3 is_stmt 1 view .LVU22
 120              		.loc 1 93 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 126              		.loc 1 94 3 is_stmt 1 view .LVU24
 127              		.loc 1 94 10 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 94 5 view .LVU26
 130 0010 114B     		ldr	r3, .L9
 131 0012 9A42     		cmp	r2, r3
 132 0014 01D0     		beq	.L8
 133              	.LVL4:
 134              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 5


  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 102:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 103:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 111:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 117 1 view .LVU27
 136 0016 06B0     		add	sp, sp, #24
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 8
 140              		@ sp needed
 141 0018 10BD     		pop	{r4, pc}
 142              	.LVL5:
 143              	.L8:
 144              	.LCFI5:
 145              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 146              		.loc 1 100 5 is_stmt 1 view .LVU28
 147              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 148              		.loc 1 100 5 view .LVU29
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 149              		.loc 1 100 5 view .LVU30
 150 001a 104C     		ldr	r4, .L9+4
 151 001c A369     		ldr	r3, [r4, #24]
 152 001e 43F00803 		orr	r3, r3, #8
 153 0022 A361     		str	r3, [r4, #24]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 154              		.loc 1 100 5 view .LVU31
 155 0024 A369     		ldr	r3, [r4, #24]
 156 0026 03F00803 		and	r3, r3, #8
 157 002a 0093     		str	r3, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 158              		.loc 1 100 5 view .LVU32
 159 002c 009B     		ldr	r3, [sp]
 160              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 161              		.loc 1 100 5 view .LVU33
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 162              		.loc 1 105 5 view .LVU34
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 163              		.loc 1 105 25 is_stmt 0 view .LVU35
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 6


 164 002e 4FF44063 		mov	r3, #3072
 165 0032 0293     		str	r3, [sp, #8]
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 166              		.loc 1 106 5 is_stmt 1 view .LVU36
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 167              		.loc 1 106 26 is_stmt 0 view .LVU37
 168 0034 1223     		movs	r3, #18
 169 0036 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 170              		.loc 1 107 5 is_stmt 1 view .LVU38
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 171              		.loc 1 107 27 is_stmt 0 view .LVU39
 172 0038 0323     		movs	r3, #3
 173 003a 0593     		str	r3, [sp, #20]
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 174              		.loc 1 108 5 is_stmt 1 view .LVU40
 175 003c 02A9     		add	r1, sp, #8
 176 003e 0848     		ldr	r0, .L9+8
 177              	.LVL6:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 178              		.loc 1 108 5 is_stmt 0 view .LVU41
 179 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL7:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 181              		.loc 1 111 5 is_stmt 1 view .LVU42
 182              	.LBB6:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 183              		.loc 1 111 5 view .LVU43
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 184              		.loc 1 111 5 view .LVU44
 185 0044 E369     		ldr	r3, [r4, #28]
 186 0046 43F48003 		orr	r3, r3, #4194304
 187 004a E361     		str	r3, [r4, #28]
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 188              		.loc 1 111 5 view .LVU45
 189 004c E369     		ldr	r3, [r4, #28]
 190 004e 03F48003 		and	r3, r3, #4194304
 191 0052 0193     		str	r3, [sp, #4]
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 192              		.loc 1 111 5 view .LVU46
 193 0054 019B     		ldr	r3, [sp, #4]
 194              	.LBE6:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 195              		.loc 1 111 5 view .LVU47
 196              		.loc 1 117 1 is_stmt 0 view .LVU48
 197 0056 DEE7     		b	.L5
 198              	.L10:
 199              		.align	2
 200              	.L9:
 201 0058 00580040 		.word	1073764352
 202 005c 00100240 		.word	1073876992
 203 0060 000C0140 		.word	1073810432
 204              		.cfi_endproc
 205              	.LFE66:
 207              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 208              		.align	1
 209              		.global	HAL_I2C_MspDeInit
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 7


 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 214              	HAL_I2C_MspDeInit:
 215              	.LVL8:
 216              	.LFB67:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c **** /**
 120:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 121:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 123:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f1xx_hal_msp.c **** */
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 126:Core/Src/stm32f1xx_hal_msp.c **** {
 217              		.loc 1 126 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 221              		.loc 1 127 3 view .LVU50
 222              		.loc 1 127 10 is_stmt 0 view .LVU51
 223 0000 0268     		ldr	r2, [r0]
 224              		.loc 1 127 5 view .LVU52
 225 0002 0B4B     		ldr	r3, .L18
 226 0004 9A42     		cmp	r2, r3
 227 0006 00D0     		beq	.L17
 228 0008 7047     		bx	lr
 229              	.L17:
 126:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 230              		.loc 1 126 1 view .LVU53
 231 000a 10B5     		push	{r4, lr}
 232              	.LCFI6:
 233              		.cfi_def_cfa_offset 8
 234              		.cfi_offset 4, -8
 235              		.cfi_offset 14, -4
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 236              		.loc 1 133 5 is_stmt 1 view .LVU54
 237 000c 094A     		ldr	r2, .L18+4
 238 000e D369     		ldr	r3, [r2, #28]
 239 0010 23F48003 		bic	r3, r3, #4194304
 240 0014 D361     		str	r3, [r2, #28]
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 136:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 137:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 138:Core/Src/stm32f1xx_hal_msp.c ****     */
 139:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 241              		.loc 1 139 5 view .LVU55
 242 0016 084C     		ldr	r4, .L18+8
 243 0018 4FF48061 		mov	r1, #1024
 244 001c 2046     		mov	r0, r4
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 8


 245              	.LVL9:
 246              		.loc 1 139 5 is_stmt 0 view .LVU56
 247 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 248              	.LVL10:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 249              		.loc 1 141 5 is_stmt 1 view .LVU57
 250 0022 4FF40061 		mov	r1, #2048
 251 0026 2046     		mov	r0, r4
 252 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 253              	.LVL11:
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 145:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 146:Core/Src/stm32f1xx_hal_msp.c ****   }
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c **** }
 254              		.loc 1 148 1 is_stmt 0 view .LVU58
 255 002c 10BD     		pop	{r4, pc}
 256              	.L19:
 257 002e 00BF     		.align	2
 258              	.L18:
 259 0030 00580040 		.word	1073764352
 260 0034 00100240 		.word	1073876992
 261 0038 000C0140 		.word	1073810432
 262              		.cfi_endproc
 263              	.LFE67:
 265              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_RTC_MspInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_RTC_MspInit:
 273              	.LVL12:
 274              	.LFB68:
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c **** /**
 151:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP Initialization
 152:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 153:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 154:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 155:Core/Src/stm32f1xx_hal_msp.c **** */
 156:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 157:Core/Src/stm32f1xx_hal_msp.c **** {
 275              		.loc 1 157 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 279              		.loc 1 158 3 view .LVU60
 280              		.loc 1 158 10 is_stmt 0 view .LVU61
 281 0000 0268     		ldr	r2, [r0]
 282              		.loc 1 158 5 view .LVU62
 283 0002 104B     		ldr	r3, .L27
 284 0004 9A42     		cmp	r2, r3
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 9


 285 0006 00D0     		beq	.L26
 286 0008 7047     		bx	lr
 287              	.L26:
 157:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 288              		.loc 1 157 1 view .LVU63
 289 000a 00B5     		push	{lr}
 290              	.LCFI7:
 291              		.cfi_def_cfa_offset 4
 292              		.cfi_offset 14, -4
 293 000c 83B0     		sub	sp, sp, #12
 294              	.LCFI8:
 295              		.cfi_def_cfa_offset 16
 159:Core/Src/stm32f1xx_hal_msp.c ****   {
 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 163:Core/Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 296              		.loc 1 163 5 is_stmt 1 view .LVU64
 297 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 298              	.LVL13:
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
 165:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
 299              		.loc 1 165 5 view .LVU65
 300              	.LBB7:
 301              		.loc 1 165 5 view .LVU66
 302              		.loc 1 165 5 view .LVU67
 303 0012 0D4B     		ldr	r3, .L27+4
 304 0014 DA69     		ldr	r2, [r3, #28]
 305 0016 42F00062 		orr	r2, r2, #134217728
 306 001a DA61     		str	r2, [r3, #28]
 307              		.loc 1 165 5 view .LVU68
 308 001c DB69     		ldr	r3, [r3, #28]
 309 001e 03F00063 		and	r3, r3, #134217728
 310 0022 0193     		str	r3, [sp, #4]
 311              		.loc 1 165 5 view .LVU69
 312 0024 019B     		ldr	r3, [sp, #4]
 313              	.LBE7:
 314              		.loc 1 165 5 view .LVU70
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 167:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 315              		.loc 1 167 5 view .LVU71
 316 0026 094B     		ldr	r3, .L27+8
 317 0028 0122     		movs	r2, #1
 318 002a C3F83C24 		str	r2, [r3, #1084]
 168:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt Init */
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_IRQn, 2, 0);
 319              		.loc 1 169 5 view .LVU72
 320 002e 0022     		movs	r2, #0
 321 0030 0221     		movs	r1, #2
 322 0032 0320     		movs	r0, #3
 323 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 324              	.LVL14:
 170:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_IRQn);
 325              		.loc 1 170 5 view .LVU73
 326 0038 0320     		movs	r0, #3
 327 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 328              	.LVL15:
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 10


 171:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 174:Core/Src/stm32f1xx_hal_msp.c ****   }
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c **** }
 329              		.loc 1 176 1 is_stmt 0 view .LVU74
 330 003e 03B0     		add	sp, sp, #12
 331              	.LCFI9:
 332              		.cfi_def_cfa_offset 4
 333              		@ sp needed
 334 0040 5DF804FB 		ldr	pc, [sp], #4
 335              	.L28:
 336              		.align	2
 337              	.L27:
 338 0044 00280040 		.word	1073752064
 339 0048 00100240 		.word	1073876992
 340 004c 00004242 		.word	1111621632
 341              		.cfi_endproc
 342              	.LFE68:
 344              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 345              		.align	1
 346              		.global	HAL_RTC_MspDeInit
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	HAL_RTC_MspDeInit:
 352              	.LVL16:
 353              	.LFB69:
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 178:Core/Src/stm32f1xx_hal_msp.c **** /**
 179:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 180:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 181:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 182:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 183:Core/Src/stm32f1xx_hal_msp.c **** */
 184:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 185:Core/Src/stm32f1xx_hal_msp.c **** {
 354              		.loc 1 185 1 is_stmt 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358              		.loc 1 185 1 is_stmt 0 view .LVU76
 359 0000 08B5     		push	{r3, lr}
 360              	.LCFI10:
 361              		.cfi_def_cfa_offset 8
 362              		.cfi_offset 3, -8
 363              		.cfi_offset 14, -4
 186:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 364              		.loc 1 186 3 is_stmt 1 view .LVU77
 365              		.loc 1 186 10 is_stmt 0 view .LVU78
 366 0002 0268     		ldr	r2, [r0]
 367              		.loc 1 186 5 view .LVU79
 368 0004 054B     		ldr	r3, .L33
 369 0006 9A42     		cmp	r2, r3
 370 0008 00D0     		beq	.L32
 371              	.LVL17:
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 11


 372              	.L29:
 187:Core/Src/stm32f1xx_hal_msp.c ****   {
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 191:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 192:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt DeInit */
 195:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_IRQn);
 196:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 199:Core/Src/stm32f1xx_hal_msp.c ****   }
 200:Core/Src/stm32f1xx_hal_msp.c **** 
 201:Core/Src/stm32f1xx_hal_msp.c **** }
 373              		.loc 1 201 1 view .LVU80
 374 000a 08BD     		pop	{r3, pc}
 375              	.LVL18:
 376              	.L32:
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 377              		.loc 1 192 5 is_stmt 1 view .LVU81
 378 000c 044B     		ldr	r3, .L33+4
 379 000e 0022     		movs	r2, #0
 380 0010 C3F83C24 		str	r2, [r3, #1084]
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 381              		.loc 1 195 5 view .LVU82
 382 0014 0320     		movs	r0, #3
 383              	.LVL19:
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 384              		.loc 1 195 5 is_stmt 0 view .LVU83
 385 0016 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 386              	.LVL20:
 387              		.loc 1 201 1 view .LVU84
 388 001a F6E7     		b	.L29
 389              	.L34:
 390              		.align	2
 391              	.L33:
 392 001c 00280040 		.word	1073752064
 393 0020 00004242 		.word	1111621632
 394              		.cfi_endproc
 395              	.LFE69:
 397              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 398              		.align	1
 399              		.global	HAL_TIM_Base_MspInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	HAL_TIM_Base_MspInit:
 405              	.LVL21:
 406              	.LFB70:
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c **** /**
 204:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 205:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 206:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 207:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 12


 208:Core/Src/stm32f1xx_hal_msp.c **** */
 209:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 210:Core/Src/stm32f1xx_hal_msp.c **** {
 407              		.loc 1 210 1 is_stmt 1 view -0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 8
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		.loc 1 210 1 is_stmt 0 view .LVU86
 412 0000 00B5     		push	{lr}
 413              	.LCFI11:
 414              		.cfi_def_cfa_offset 4
 415              		.cfi_offset 14, -4
 416 0002 83B0     		sub	sp, sp, #12
 417              	.LCFI12:
 418              		.cfi_def_cfa_offset 16
 211:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 419              		.loc 1 211 3 is_stmt 1 view .LVU87
 420              		.loc 1 211 15 is_stmt 0 view .LVU88
 421 0004 0368     		ldr	r3, [r0]
 422              		.loc 1 211 5 view .LVU89
 423 0006 184A     		ldr	r2, .L41
 424 0008 9342     		cmp	r3, r2
 425 000a 05D0     		beq	.L39
 212:Core/Src/stm32f1xx_hal_msp.c ****   {
 213:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 216:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 217:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 218:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 220:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 223:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 224:Core/Src/stm32f1xx_hal_msp.c ****   }
 225:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 426              		.loc 1 225 8 is_stmt 1 view .LVU90
 427              		.loc 1 225 10 is_stmt 0 view .LVU91
 428 000c B3F1804F 		cmp	r3, #1073741824
 429 0010 15D0     		beq	.L40
 430              	.LVL22:
 431              	.L35:
 226:Core/Src/stm32f1xx_hal_msp.c ****   {
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 229:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 230:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 231:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 232:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 234:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 235:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 237:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 238:Core/Src/stm32f1xx_hal_msp.c ****   }
 239:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 13


 240:Core/Src/stm32f1xx_hal_msp.c **** }
 432              		.loc 1 240 1 view .LVU92
 433 0012 03B0     		add	sp, sp, #12
 434              	.LCFI13:
 435              		.cfi_remember_state
 436              		.cfi_def_cfa_offset 4
 437              		@ sp needed
 438 0014 5DF804FB 		ldr	pc, [sp], #4
 439              	.LVL23:
 440              	.L39:
 441              	.LCFI14:
 442              		.cfi_restore_state
 217:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 443              		.loc 1 217 5 is_stmt 1 view .LVU93
 444              	.LBB8:
 217:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 445              		.loc 1 217 5 view .LVU94
 217:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 446              		.loc 1 217 5 view .LVU95
 447 0018 144B     		ldr	r3, .L41+4
 448 001a 9A69     		ldr	r2, [r3, #24]
 449 001c 42F40062 		orr	r2, r2, #2048
 450 0020 9A61     		str	r2, [r3, #24]
 217:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 451              		.loc 1 217 5 view .LVU96
 452 0022 9B69     		ldr	r3, [r3, #24]
 453 0024 03F40063 		and	r3, r3, #2048
 454 0028 0093     		str	r3, [sp]
 217:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 455              		.loc 1 217 5 view .LVU97
 456 002a 009B     		ldr	r3, [sp]
 457              	.LBE8:
 217:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 458              		.loc 1 217 5 view .LVU98
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 459              		.loc 1 219 5 view .LVU99
 460 002c 0022     		movs	r2, #0
 461 002e 1146     		mov	r1, r2
 462 0030 1B20     		movs	r0, #27
 463              	.LVL24:
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 464              		.loc 1 219 5 is_stmt 0 view .LVU100
 465 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 466              	.LVL25:
 220:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 467              		.loc 1 220 5 is_stmt 1 view .LVU101
 468 0036 1B20     		movs	r0, #27
 469 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 470              	.LVL26:
 471 003c E9E7     		b	.L35
 472              	.LVL27:
 473              	.L40:
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 474              		.loc 1 231 5 view .LVU102
 475              	.LBB9:
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 476              		.loc 1 231 5 view .LVU103
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 14


 231:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 477              		.loc 1 231 5 view .LVU104
 478 003e 03F50433 		add	r3, r3, #135168
 479 0042 DA69     		ldr	r2, [r3, #28]
 480 0044 42F00102 		orr	r2, r2, #1
 481 0048 DA61     		str	r2, [r3, #28]
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 482              		.loc 1 231 5 view .LVU105
 483 004a DB69     		ldr	r3, [r3, #28]
 484 004c 03F00103 		and	r3, r3, #1
 485 0050 0193     		str	r3, [sp, #4]
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 486              		.loc 1 231 5 view .LVU106
 487 0052 019B     		ldr	r3, [sp, #4]
 488              	.LBE9:
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 489              		.loc 1 231 5 view .LVU107
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 490              		.loc 1 233 5 view .LVU108
 491 0054 0022     		movs	r2, #0
 492 0056 1146     		mov	r1, r2
 493 0058 1C20     		movs	r0, #28
 494              	.LVL28:
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 495              		.loc 1 233 5 is_stmt 0 view .LVU109
 496 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 497              	.LVL29:
 234:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 498              		.loc 1 234 5 is_stmt 1 view .LVU110
 499 005e 1C20     		movs	r0, #28
 500 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 501              	.LVL30:
 502              		.loc 1 240 1 is_stmt 0 view .LVU111
 503 0064 D5E7     		b	.L35
 504              	.L42:
 505 0066 00BF     		.align	2
 506              	.L41:
 507 0068 002C0140 		.word	1073818624
 508 006c 00100240 		.word	1073876992
 509              		.cfi_endproc
 510              	.LFE70:
 512              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 513              		.align	1
 514              		.global	HAL_TIM_MspPostInit
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 519              	HAL_TIM_MspPostInit:
 520              	.LVL31:
 521              	.LFB71:
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 242:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 243:Core/Src/stm32f1xx_hal_msp.c **** {
 522              		.loc 1 243 1 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 24
 525              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 15


 526              		.loc 1 243 1 is_stmt 0 view .LVU113
 527 0000 00B5     		push	{lr}
 528              	.LCFI15:
 529              		.cfi_def_cfa_offset 4
 530              		.cfi_offset 14, -4
 531 0002 87B0     		sub	sp, sp, #28
 532              	.LCFI16:
 533              		.cfi_def_cfa_offset 32
 244:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 534              		.loc 1 244 3 is_stmt 1 view .LVU114
 535              		.loc 1 244 20 is_stmt 0 view .LVU115
 536 0004 0023     		movs	r3, #0
 537 0006 0293     		str	r3, [sp, #8]
 538 0008 0393     		str	r3, [sp, #12]
 539 000a 0493     		str	r3, [sp, #16]
 540 000c 0593     		str	r3, [sp, #20]
 245:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 541              		.loc 1 245 3 is_stmt 1 view .LVU116
 542              		.loc 1 245 10 is_stmt 0 view .LVU117
 543 000e 0268     		ldr	r2, [r0]
 544              		.loc 1 245 5 view .LVU118
 545 0010 0D4B     		ldr	r3, .L47
 546 0012 9A42     		cmp	r2, r3
 547 0014 02D0     		beq	.L46
 548              	.LVL32:
 549              	.L43:
 246:Core/Src/stm32f1xx_hal_msp.c ****   {
 247:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 248:Core/Src/stm32f1xx_hal_msp.c **** 
 249:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 252:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 253:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 254:Core/Src/stm32f1xx_hal_msp.c ****     */
 255:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 256:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 258:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 262:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 263:Core/Src/stm32f1xx_hal_msp.c ****   }
 264:Core/Src/stm32f1xx_hal_msp.c **** 
 265:Core/Src/stm32f1xx_hal_msp.c **** }
 550              		.loc 1 265 1 view .LVU119
 551 0016 07B0     		add	sp, sp, #28
 552              	.LCFI17:
 553              		.cfi_remember_state
 554              		.cfi_def_cfa_offset 4
 555              		@ sp needed
 556 0018 5DF804FB 		ldr	pc, [sp], #4
 557              	.LVL33:
 558              	.L46:
 559              	.LCFI18:
 560              		.cfi_restore_state
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 16


 251:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 561              		.loc 1 251 5 is_stmt 1 view .LVU120
 562              	.LBB10:
 251:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 563              		.loc 1 251 5 view .LVU121
 251:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 564              		.loc 1 251 5 view .LVU122
 565 001c 03F56443 		add	r3, r3, #58368
 566 0020 9A69     		ldr	r2, [r3, #24]
 567 0022 42F00402 		orr	r2, r2, #4
 568 0026 9A61     		str	r2, [r3, #24]
 251:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 569              		.loc 1 251 5 view .LVU123
 570 0028 9B69     		ldr	r3, [r3, #24]
 571 002a 03F00403 		and	r3, r3, #4
 572 002e 0193     		str	r3, [sp, #4]
 251:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 573              		.loc 1 251 5 view .LVU124
 574 0030 019B     		ldr	r3, [sp, #4]
 575              	.LBE10:
 251:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 576              		.loc 1 251 5 view .LVU125
 255:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 577              		.loc 1 255 5 view .LVU126
 255:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 578              		.loc 1 255 25 is_stmt 0 view .LVU127
 579 0032 4FF48073 		mov	r3, #256
 580 0036 0293     		str	r3, [sp, #8]
 256:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 581              		.loc 1 256 5 is_stmt 1 view .LVU128
 256:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 582              		.loc 1 256 26 is_stmt 0 view .LVU129
 583 0038 0223     		movs	r3, #2
 584 003a 0393     		str	r3, [sp, #12]
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 585              		.loc 1 257 5 is_stmt 1 view .LVU130
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 586              		.loc 1 257 27 is_stmt 0 view .LVU131
 587 003c 0593     		str	r3, [sp, #20]
 258:Core/Src/stm32f1xx_hal_msp.c **** 
 588              		.loc 1 258 5 is_stmt 1 view .LVU132
 589 003e 02A9     		add	r1, sp, #8
 590 0040 0248     		ldr	r0, .L47+4
 591              	.LVL34:
 258:Core/Src/stm32f1xx_hal_msp.c **** 
 592              		.loc 1 258 5 is_stmt 0 view .LVU133
 593 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 594              	.LVL35:
 595              		.loc 1 265 1 view .LVU134
 596 0046 E6E7     		b	.L43
 597              	.L48:
 598              		.align	2
 599              	.L47:
 600 0048 002C0140 		.word	1073818624
 601 004c 00080140 		.word	1073809408
 602              		.cfi_endproc
 603              	.LFE71:
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 17


 605              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 606              		.align	1
 607              		.global	HAL_TIM_Base_MspDeInit
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	HAL_TIM_Base_MspDeInit:
 613              	.LVL36:
 614              	.LFB72:
 266:Core/Src/stm32f1xx_hal_msp.c **** /**
 267:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 268:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 269:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 270:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 271:Core/Src/stm32f1xx_hal_msp.c **** */
 272:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 273:Core/Src/stm32f1xx_hal_msp.c **** {
 615              		.loc 1 273 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		.loc 1 273 1 is_stmt 0 view .LVU136
 620 0000 08B5     		push	{r3, lr}
 621              	.LCFI19:
 622              		.cfi_def_cfa_offset 8
 623              		.cfi_offset 3, -8
 624              		.cfi_offset 14, -4
 274:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 625              		.loc 1 274 3 is_stmt 1 view .LVU137
 626              		.loc 1 274 15 is_stmt 0 view .LVU138
 627 0002 0368     		ldr	r3, [r0]
 628              		.loc 1 274 5 view .LVU139
 629 0004 0C4A     		ldr	r2, .L55
 630 0006 9342     		cmp	r3, r2
 631 0008 03D0     		beq	.L53
 275:Core/Src/stm32f1xx_hal_msp.c ****   {
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 278:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 279:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 280:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 281:Core/Src/stm32f1xx_hal_msp.c **** 
 282:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 283:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 284:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 285:Core/Src/stm32f1xx_hal_msp.c **** 
 286:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 287:Core/Src/stm32f1xx_hal_msp.c ****   }
 288:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 632              		.loc 1 288 8 is_stmt 1 view .LVU140
 633              		.loc 1 288 10 is_stmt 0 view .LVU141
 634 000a B3F1804F 		cmp	r3, #1073741824
 635 000e 0AD0     		beq	.L54
 636              	.LVL37:
 637              	.L49:
 289:Core/Src/stm32f1xx_hal_msp.c ****   {
 290:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 18


 291:Core/Src/stm32f1xx_hal_msp.c **** 
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 293:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 294:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 295:Core/Src/stm32f1xx_hal_msp.c **** 
 296:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 297:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 300:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 301:Core/Src/stm32f1xx_hal_msp.c ****   }
 302:Core/Src/stm32f1xx_hal_msp.c **** 
 303:Core/Src/stm32f1xx_hal_msp.c **** }
 638              		.loc 1 303 1 view .LVU142
 639 0010 08BD     		pop	{r3, pc}
 640              	.LVL38:
 641              	.L53:
 280:Core/Src/stm32f1xx_hal_msp.c **** 
 642              		.loc 1 280 5 is_stmt 1 view .LVU143
 643 0012 02F56442 		add	r2, r2, #58368
 644 0016 9369     		ldr	r3, [r2, #24]
 645 0018 23F40063 		bic	r3, r3, #2048
 646 001c 9361     		str	r3, [r2, #24]
 283:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 647              		.loc 1 283 5 view .LVU144
 648 001e 1B20     		movs	r0, #27
 649              	.LVL39:
 283:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 650              		.loc 1 283 5 is_stmt 0 view .LVU145
 651 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 652              	.LVL40:
 653 0024 F4E7     		b	.L49
 654              	.LVL41:
 655              	.L54:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 656              		.loc 1 294 5 is_stmt 1 view .LVU146
 657 0026 054A     		ldr	r2, .L55+4
 658 0028 D369     		ldr	r3, [r2, #28]
 659 002a 23F00103 		bic	r3, r3, #1
 660 002e D361     		str	r3, [r2, #28]
 297:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 661              		.loc 1 297 5 view .LVU147
 662 0030 1C20     		movs	r0, #28
 663              	.LVL42:
 297:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 664              		.loc 1 297 5 is_stmt 0 view .LVU148
 665 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 666              	.LVL43:
 667              		.loc 1 303 1 view .LVU149
 668 0036 EBE7     		b	.L49
 669              	.L56:
 670              		.align	2
 671              	.L55:
 672 0038 002C0140 		.word	1073818624
 673 003c 00100240 		.word	1073876992
 674              		.cfi_endproc
 675              	.LFE72:
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 19


 677              		.text
 678              	.Letext0:
 679              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\arm\\arm-none-eabi\\include\\machine
 680              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\arm\\arm-none-eabi\\include\\sys\\_s
 681              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 682              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 683              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 684              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 685              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 686              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 687              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 688              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 689              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 690              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
ARM GAS  C:\Users\User\AppData\Local\Temp\cclJV9j1.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:97     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:103    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:201    .text.HAL_I2C_MspInit:00000058 $d
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:208    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:214    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:259    .text.HAL_I2C_MspDeInit:00000030 $d
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:266    .text.HAL_RTC_MspInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:272    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:338    .text.HAL_RTC_MspInit:00000044 $d
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:345    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:351    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:392    .text.HAL_RTC_MspDeInit:0000001c $d
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:398    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:404    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:507    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:513    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:519    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:600    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:606    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:612    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\User\AppData\Local\Temp\cclJV9j1.s:672    .text.HAL_TIM_Base_MspDeInit:00000038 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_PWR_EnableBkUpAccess
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
