INFO: [VRFC 10-163] Analyzing VHDL file "C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.ip_user_files/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IP_ROT_ENC_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.ip_user_files/bd/design_1/ipshared/b700/hdl/IP_Rotary.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IP_Rotary'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.ip_user_files/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IP_ROT_ENC_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.ip_user_files/bd/design_1/ip/design_1_IP_ROT_ENC_0_0_1/sim/design_1_IP_ROT_ENC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_IP_ROT_ENC_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/eFPGA/OPDRACHT_2/EX_1_ROT_ENC/EX_1_ROT_ENC.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/sim/design_1_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
