---------------------------------------------------
Report for cell cva6
   Instance path: cva6
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       0.50        100.0
                                  LUT4	      13396        100.0
                               LUTGATE	      11836        100.0
                                LUTRAM	        444        100.0
                                LUTCCU	       1116        100.0
                                 IOREG	          1        100.0
                                 IOBUF	       1246        100.0
                                PFUREG	       4606        100.0
                                MULT18	          4        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
commit_stage__internal_typedef_11__internal_typedef_17_62__internal_typedef_17_37_layer0	          1         1.3
controller__internal_typedef_18_64__internal_typedef_18_39_layer0	          1         0.0
csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0	          1        14.0
ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0	          1        33.7
frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0	          1         8.1
id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6_Z8_layer0	          1         2.7
issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0	          1        23.0
wt_cache_subsystem__gen49__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58_66_Z53_layer0	          1        16.8
---------------------------------------------------
Report for cell csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_63_Z38_layer0
   Instance path: cva6/csr_regfile_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1871        14.0
                               LUTGATE	       1687        14.3
                                LUTCCU	        184        16.5
                                PFUREG	        745        16.2
---------------------------------------------------
Report for cell issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_8_Z14_layer0
   Instance path: cva6/issue_stage_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       3080        23.0
                               LUTGATE	       2840        24.0
                                LUTRAM	        240        54.1
                                PFUREG	        714        15.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0	          1         5.4
scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0	          1        17.6
---------------------------------------------------
Report for cell scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_9_rs3_len_t_10_layer0
   Instance path: cva6/issue_stage_i/i_scoreboard
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2352        17.6
                               LUTGATE	       2304        19.5
                                LUTRAM	         48        10.8
                                PFUREG	        534        11.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
rr_arb_tree_8_32_1_0_1_3__internal_typedef_6_0	          1         0.9
rr_arb_tree_8_32_1_1_0_1_3__internal_typedef_6	          1         1.1
rr_arb_tree__gen11_11_5_32s_1_1_0_1_3__internal_typedef_97	          1         0.1
rr_arb_tree__gen12_12_5_32s_1_1_0_1_3__internal_typedef_99	          1         0.1
rr_arb_tree__gen13_13_5_32s_1_1_0_1_3__internal_typedef_101	          1         0.1
rr_arb_tree__gen14_14_5_32s_1_1_0_1_3__internal_typedef_103	          1         0.1
rr_arb_tree__gen15_15_5_32s_1_1_0_1_3__internal_typedef_105	          1         0.1
rr_arb_tree__gen16_16_5_32s_1_1_0_1_3__internal_typedef_107	          1         0.1
rr_arb_tree__gen17_17_5_32s_1_1_0_1_3__internal_typedef_109	          1         0.1
rr_arb_tree__gen18_18_5_32s_1_1_0_1_3__internal_typedef_111	          1         0.1
rr_arb_tree__gen19_19_5_32s_1_1_0_1_3__internal_typedef_113	          1         0.1
rr_arb_tree__gen20_20_5_32s_1_1_0_1_3__internal_typedef_115	          1         0.1
rr_arb_tree__gen21_21_5_32s_1_1_0_1_3__internal_typedef_117	          1         0.1
rr_arb_tree__gen22_22_5_32s_1_1_0_1_3__internal_typedef_119	          1         0.1
rr_arb_tree__gen23_23_5_32s_1_1_0_1_3__internal_typedef_121	          1         0.1
rr_arb_tree__gen24_24_5_32s_1_1_0_1_3__internal_typedef_123	          1         0.1
rr_arb_tree__gen25_25_5_32s_1_1_0_1_3__internal_typedef_125	          1         0.1
rr_arb_tree__gen26_26_5_32s_1_1_0_1_3__internal_typedef_127	          1         0.1
rr_arb_tree__gen27_27_5_32s_1_1_0_1_3__internal_typedef_129	          1         0.1
rr_arb_tree__gen28_28_5_32s_1_1_0_1_3__internal_typedef_131	          1         0.1
rr_arb_tree__gen29_29_5_32s_1_1_0_1_3__internal_typedef_133	          1         0.1
rr_arb_tree__gen30_30_5_32s_1_1_0_1_3__internal_typedef_135	          1         0.1
rr_arb_tree__gen31_31_5_32s_1_1_0_1_3__internal_typedef_137	          1         0.1
rr_arb_tree__gen32_32_5_32s_1_1_0_1_3__internal_typedef_139	          1         0.1
rr_arb_tree__gen33_33_5_32s_1_1_0_1_3__internal_typedef_141	          1         0.1
rr_arb_tree__gen34_34_5_32s_1_1_0_1_3__internal_typedef_143	          1         0.1
rr_arb_tree__gen35_35_5_32s_1_1_0_1_3__internal_typedef_145	          1         0.1
rr_arb_tree__gen36_36_5_32s_1_1_0_1_3__internal_typedef_147	          1         0.1
rr_arb_tree__gen37_37_5_32s_1_1_0_1_3__internal_typedef_149	          1         0.1
rr_arb_tree__gen38_38_5_32s_1_1_0_1_3__internal_typedef_151	          1         0.1
rr_arb_tree__gen39_39_5_32s_1_1_0_1_3__internal_typedef_153	          1         0.1
rr_arb_tree__gen40_40_5_32s_1_1_0_1_3__internal_typedef_155	          1         0.1
rr_arb_tree__gen41_41_5_32s_1_1_0_1_3__internal_typedef_157	          1         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen31_31_5_32s_1_1_0_1_3__internal_typedef_137
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[21].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         16         0.1
                               LUTGATE	         16         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen23_23_5_32s_1_1_0_1_3__internal_typedef_121
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[13].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen21_21_5_32s_1_1_0_1_3__internal_typedef_117
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[11].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen13_13_5_32s_1_1_0_1_3__internal_typedef_101
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[3].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen18_18_5_32s_1_1_0_1_3__internal_typedef_111
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[8].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.1
                               LUTGATE	          7         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen15_15_5_32s_1_1_0_1_3__internal_typedef_105
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[5].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen20_20_5_32s_1_1_0_1_3__internal_typedef_115
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[10].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.1
                               LUTGATE	         10         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen12_12_5_32s_1_1_0_1_3__internal_typedef_99
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[2].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.1
                               LUTGATE	         10         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen17_17_5_32s_1_1_0_1_3__internal_typedef_109
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[7].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen22_22_5_32s_1_1_0_1_3__internal_typedef_119
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[12].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen14_14_5_32s_1_1_0_1_3__internal_typedef_103
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[4].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen19_19_5_32s_1_1_0_1_3__internal_typedef_113
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[9].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen11_11_5_32s_1_1_0_1_3__internal_typedef_97
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[1].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen16_16_5_32s_1_1_0_1_3__internal_typedef_107
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[6].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.1
                               LUTGATE	         10         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen29_29_5_32s_1_1_0_1_3__internal_typedef_133
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[19].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen34_34_5_32s_1_1_0_1_3__internal_typedef_143
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[24].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.1
                               LUTGATE	          7         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen26_26_5_32s_1_1_0_1_3__internal_typedef_127
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[16].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         11         0.1
                               LUTGATE	         11         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen39_39_5_32s_1_1_0_1_3__internal_typedef_153
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[29].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen37_37_5_32s_1_1_0_1_3__internal_typedef_149
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[27].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen36_36_5_32s_1_1_0_1_3__internal_typedef_147
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[26].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.1
                               LUTGATE	         10         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen28_28_5_32s_1_1_0_1_3__internal_typedef_131
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[18].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.1
                               LUTGATE	         10         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen33_33_5_32s_1_1_0_1_3__internal_typedef_141
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[23].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen25_25_5_32s_1_1_0_1_3__internal_typedef_125
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[15].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen30_30_5_32s_1_1_0_1_3__internal_typedef_135
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[20].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         13         0.1
                               LUTGATE	         13         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen35_35_5_32s_1_1_0_1_3__internal_typedef_145
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[25].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen27_27_5_32s_1_1_0_1_3__internal_typedef_129
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[17].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen32_32_5_32s_1_1_0_1_3__internal_typedef_139
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[22].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.1
                               LUTGATE	         10         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen38_38_5_32s_1_1_0_1_3__internal_typedef_151
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[28].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen41_41_5_32s_1_1_0_1_3__internal_typedef_157
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[31].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          8         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen40_40_5_32s_1_1_0_1_3__internal_typedef_155
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[30].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          9         0.1
                               LUTGATE	          9         0.1
---------------------------------------------------
Report for cell rr_arb_tree__gen24_24_5_32s_1_1_0_1_3__internal_typedef_123
   Instance path: cva6/issue_stage_i/i_scoreboard/gen_sel_clobbers[14].i_sel_gpr_clobbers
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         10         0.1
                               LUTGATE	         10         0.1
---------------------------------------------------
Report for cell rr_arb_tree_8_32_1_1_0_1_3__internal_typedef_6
   Instance path: cva6/issue_stage_i/i_scoreboard/genblk4[0].i_sel_rs1
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        146         1.1
                               LUTGATE	        146         1.2
---------------------------------------------------
Report for cell rr_arb_tree_8_32_1_0_1_3__internal_typedef_6_0
   Instance path: cva6/issue_stage_i/i_scoreboard/genblk4[0].i_sel_rs2
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        119         0.9
                               LUTGATE	        119         1.0
---------------------------------------------------
Report for cell issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_42_Z12_layer0
   Instance path: cva6/issue_stage_i/i_issue_read_operands
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        723         5.4
                               LUTGATE	        531         4.5
                                LUTRAM	        192        43.2
                                PFUREG	        180         3.9
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
ariane_regfile_fpga_32_2_18446744073709551615s_5s_32s_1s_13_layer0	          1         1.9
---------------------------------------------------
Report for cell ariane_regfile_fpga_32_2_18446744073709551615s_5s_32s_1s_13_layer0
   Instance path: cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        259         1.9
                               LUTGATE	         67         0.6
                                LUTRAM	        192        43.2
---------------------------------------------------
Report for cell frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0
   Instance path: cva6/i_frontend
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1083         8.1
                               LUTGATE	        785         6.6
                                LUTRAM	        174        39.2
                                LUTCCU	        124        11.1
                                PFUREG	        424         9.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
bht__gen4_5_128_2s_128_0s_1s_9s_6_layer0	          1         0.7
           btb__gen2__gen3_4_Z5_layer0	          1         1.0
instr_queue__internal_typedef_16_1_0s_2_layer0	          1         4.0
                instr_realign_1_layer0	          1         0.6
                   instr_scan_7_layer0	          1         0.2
                ras__gen1_3_2_4_layer0	          1         0.7
---------------------------------------------------
Report for cell instr_realign_1_layer0
   Instance path: cva6/i_frontend/i_instr_realign
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         86         0.6
                               LUTGATE	         86         0.7
                                PFUREG	         48         1.0
---------------------------------------------------
Report for cell ras__gen1_3_2_4_layer0
   Instance path: cva6/i_frontend/ras_gen.i_ras
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        100         0.7
                               LUTGATE	         68         0.6
                                LUTCCU	         32         2.9
                                PFUREG	         66         1.4
---------------------------------------------------
Report for cell btb__gen2__gen3_4_Z5_layer0
   Instance path: cva6/i_frontend/btb_gen.i_btb
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        140         1.0
                               LUTGATE	         38         0.3
                                LUTRAM	        102        23.0
                                PFUREG	         33         0.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
             SyncDpRam_5s_32_33s_0s_1s	          1         0.8
---------------------------------------------------
Report for cell SyncDpRam_5s_32_33s_0s_1s
   Instance path: cva6/i_frontend/btb_gen.i_btb/gen_fpga_btb.gen_btb_ram[0].i_btb_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        102         0.8
                                LUTRAM	        102        23.0
                                PFUREG	         33         0.7
---------------------------------------------------
Report for cell bht__gen4_5_128_2s_128_0s_1s_9s_6_layer0
   Instance path: cva6/i_frontend/bht_gen.i_bht
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         98         0.7
                               LUTGATE	         26         0.2
                                LUTRAM	         72        16.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
           AsyncThreePortRam_7s_128_3s	          1         0.7
---------------------------------------------------
Report for cell AsyncThreePortRam_7s_128_3s
   Instance path: cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         89         0.7
                               LUTGATE	         17         0.1
                                LUTRAM	         72        16.2
---------------------------------------------------
Report for cell instr_scan_7_layer0
   Instance path: cva6/i_frontend/gen_instr_scan[0].i_instr_scan
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         32         0.2
                               LUTGATE	         32         0.3
---------------------------------------------------
Report for cell instr_queue__internal_typedef_16_1_0s_2_layer0
   Instance path: cva6/i_frontend/i_instr_queue
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        531         4.0
                               LUTGATE	        531         4.5
                                PFUREG	        142         3.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
          cva6_fifo_v3_0_32_2s_1_1s_2s	          1         0.0
 cva6_fifo_v3__gen0_2_0_32s_4s_1_2s_4s	          1         0.6
---------------------------------------------------
Report for cell cva6_fifo_v3__gen0_2_0_32s_4s_1_2s_4s
   Instance path: cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         78         0.6
                               LUTGATE	         78         0.7
                                PFUREG	         74         1.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                 AsyncDpRam_2s_4s_136s	          1         0.0
---------------------------------------------------
Report for cell AsyncDpRam_2s_4s_136s
   Instance path: cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	         69         1.5
---------------------------------------------------
Report for cell cva6_fifo_v3_0_32_2s_1_1s_2s
   Instance path: cva6/i_frontend/i_instr_queue/i_fifo_address
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
                                PFUREG	         35         0.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  AsyncDpRam_1s_2s_32s	          1         0.0
---------------------------------------------------
Report for cell AsyncDpRam_1s_2s_32s
   Instance path: cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
                                PFUREG	         32         0.7
---------------------------------------------------
Report for cell id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_6_Z8_layer0
   Instance path: cva6/id_stage_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        363         2.7
                               LUTGATE	        363         3.1
                                PFUREG	        167         3.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0	          1         2.7
---------------------------------------------------
Report for cell decoder__gen5__gen6__gen7__gen8__gen9_7__gen9_9_layer0
   Instance path: cva6/id_stage_i/genblk2[0].decoder_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        363         2.7
                               LUTGATE	        363         3.1
---------------------------------------------------
Report for cell ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_44_Z36_layer0
   Instance path: cva6/ex_stage_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       0.50        100.0
                                  LUT4	       4508        33.7
                               LUTGATE	       3924        33.2
                                LUTCCU	        584        52.3
                                PFUREG	       1529        33.2
                                MULT18	          4        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
alu__internal_typedef_21_45_1__internal_typedef_21_15_layer0	          1         4.6
branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_46__internal_typedef_21_16_layer0	          1         1.8
csr_buffer__internal_typedef_21_47__internal_typedef_21_17_layer0	          1         0.0
load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0	          1        19.1
mult__internal_typedef_21_48__internal_typedef_21_20_layer0	          1         6.6
---------------------------------------------------
Report for cell load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_49_Z26_layer0
   Instance path: cva6/ex_stage_i/lsu_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       0.50        100.0
                                  LUT4	       2564        19.1
                               LUTGATE	       2332        19.7
                                LUTCCU	        232        20.8
                                PFUREG	       1298        28.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0	          1         9.2
load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0	          1         1.1
lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0	          1         2.7
  shift_reg__internal_typedef_158_54_1	          1         0.2
store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_50__internal_typedef_20_22_layer0	          1         5.3
---------------------------------------------------
Report for cell cva6_mmu__gen42__gen43__gen44__gen45__gen46__gen47__gen48_57_Z35_layer0
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1237         9.2
                               LUTGATE	       1091         9.2
                                LUTCCU	        146        13.1
                                PFUREG	        345         7.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0	          1         1.4
cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0	          1         3.3
                  pmp_34_32_1_layer0_1	          1         2.2
                  pmp_34_32_1_layer0_2	          1         1.3
---------------------------------------------------
Report for cell cva6_shared_tlb__internal_typedef_161__internal_typedef_162_60_2s_0s_30_layer0
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_shared_tlb
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        440         3.3
                               LUTGATE	        440         3.7
                                PFUREG	        173         3.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
       lfsr_8s_1s_255_0s_1_29_layer0_0	          1         0.0
---------------------------------------------------
Report for cell lfsr_8s_1s_255_0s_1_29_layer0_0
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_shared_tlb/i_lfsr
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
                                PFUREG	          8         0.2
---------------------------------------------------
Report for cell cva6_ptw__internal_typedef_161__internal_typedef_162__gen47__gen48_61_0s_34_layer0
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        190         1.4
                               LUTGATE	        142         1.2
                                LUTCCU	         48         4.3
                                PFUREG	        103         2.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  pmp_34_32_1_layer0_0	          1         1.1
---------------------------------------------------
Report for cell pmp_34_32_1_layer0_0
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/i_pmp_ptw
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        144         1.1
                               LUTGATE	         96         0.8
                                LUTCCU	         48         4.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
           pmp_entry_34_32_33_layer0_0	          1         0.8
---------------------------------------------------
Report for cell pmp_entry_34_32_33_layer0_0
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[0].i_pmp_entry
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        112         0.8
                               LUTGATE	         64         0.5
                                LUTCCU	         48         4.3
---------------------------------------------------
Report for cell pmp_34_32_1_layer0_2
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_pmp_if
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        178         1.3
                               LUTGATE	        130         1.1
                                LUTCCU	         48         4.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
           pmp_entry_34_32_33_layer0_1	          1         1.3
---------------------------------------------------
Report for cell pmp_entry_34_32_33_layer0_1
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[0].i_pmp_entry
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        176         1.3
                               LUTGATE	        128         1.1
                                LUTCCU	         48         4.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                          lzc_34_0_6_1	          1         0.4
---------------------------------------------------
Report for cell lzc_34_0_6_1
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[0].i_pmp_entry/i_lzc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         51         0.4
                               LUTGATE	         51         0.4
---------------------------------------------------
Report for cell pmp_34_32_1_layer0_1
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_pmp_data
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        301         2.2
                               LUTGATE	        251         2.1
                                LUTCCU	         50         4.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
           pmp_entry_34_32_33_layer0_2	          1         2.2
---------------------------------------------------
Report for cell pmp_entry_34_32_33_layer0_2
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[0].i_pmp_entry
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        295         2.2
                               LUTGATE	        245         2.1
                                LUTCCU	         50         4.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                          lzc_34_0_6_3	          1         0.8
---------------------------------------------------
Report for cell lzc_34_0_6_3
   Instance path: cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[0].i_pmp_entry/i_lzc
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        110         0.8
                               LUTGATE	        110         0.9
---------------------------------------------------
Report for cell store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_50__internal_typedef_20_22_layer0
   Instance path: cva6/ex_stage_i/lsu_i/i_store_unit
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                   EBR	       0.50        100.0
                                  LUT4	        705         5.3
                               LUTGATE	        651         5.5
                                LUTCCU	         54         4.8
                                PFUREG	        681        14.8
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  amo_buffer_23_layer0	          1         0.1
store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0	          1         4.5
---------------------------------------------------
Report for cell store_buffer__internal_typedef_24__internal_typedef_25_51__internal_typedef_25_21_layer0
   Instance path: cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        598         4.5
                               LUTGATE	        544         4.6
                                LUTCCU	         54         4.8
                                PFUREG	        566        12.3
---------------------------------------------------
Report for cell amo_buffer_23_layer0
   Instance path: cva6/ex_stage_i/lsu_i/i_store_unit/genblk1.i_amo_buffer
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.1
                               LUTGATE	          7         0.1
                                PFUREG	         72         1.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
cva6_fifo_v3_amo_op_t_52_0_32s_1s_1_1s_1s	          1         0.0
---------------------------------------------------
Report for cell cva6_fifo_v3_amo_op_t_52_0_32s_1s_1_1s_1s
   Instance path: cva6/ex_stage_i/lsu_i/i_store_unit/genblk1.i_amo_buffer/i_amo_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.1
                                PFUREG	         72         1.6
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  AsyncDpRam_1s_1s_72s	          1         0.0
---------------------------------------------------
Report for cell AsyncDpRam_1s_1s_72s
   Instance path: cva6/ex_stage_i/lsu_i/i_store_unit/genblk1.i_amo_buffer/i_amo_fifo/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                PFUREG	         70         1.5
---------------------------------------------------
Report for cell load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_53_0_1s_24_layer0
   Instance path: cva6/ex_stage_i/lsu_i/i_load_unit
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        146         1.1
                               LUTGATE	        146         1.2
                                PFUREG	         34         0.7
---------------------------------------------------
Report for cell shift_reg__internal_typedef_158_54_1
   Instance path: cva6/ex_stage_i/lsu_i/i_pipe_reg_load
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         22         0.2
                               LUTGATE	         22         0.2
                                PFUREG	         72         1.6
---------------------------------------------------
Report for cell lsu_bypass__internal_typedef_20_56__internal_typedef_20_25_layer0
   Instance path: cva6/ex_stage_i/lsu_i/lsu_bypass_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        355         2.7
                               LUTGATE	        355         3.0
                                PFUREG	        166         3.6
---------------------------------------------------
Report for cell alu__internal_typedef_21_45_1__internal_typedef_21_15_layer0
   Instance path: cva6/ex_stage_i/alu_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        622         4.6
                               LUTGATE	        522         4.4
                                LUTCCU	        100         9.0
---------------------------------------------------
Report for cell branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_46__internal_typedef_21_16_layer0
   Instance path: cva6/ex_stage_i/branch_unit_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        239         1.8
                               LUTGATE	        161         1.4
                                LUTCCU	         78         7.0
---------------------------------------------------
Report for cell csr_buffer__internal_typedef_21_47__internal_typedef_21_17_layer0
   Instance path: cva6/ex_stage_i/csr_buffer_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          4         0.0
                               LUTGATE	          4         0.0
                                PFUREG	         13         0.3
---------------------------------------------------
Report for cell mult__internal_typedef_21_48__internal_typedef_21_20_layer0
   Instance path: cva6/ex_stage_i/i_mult
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        882         6.6
                               LUTGATE	        708         6.0
                                LUTCCU	        174        15.6
                                PFUREG	        218         4.7
                                MULT18	          4        100.0
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  multiplier_18_layer0	          1         0.7
                serdiv_32_0s_19_layer0	          1         5.9
---------------------------------------------------
Report for cell multiplier_18_layer0
   Instance path: cva6/ex_stage_i/i_mult/i_multiplier
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         90         0.7
                               LUTGATE	         42         0.4
                                LUTCCU	         48         4.3
                                PFUREG	         74         1.6
                                MULT18	          4        100.0
---------------------------------------------------
Report for cell serdiv_32_0s_19_layer0
   Instance path: cva6/ex_stage_i/i_mult/i_div
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        792         5.9
                               LUTGATE	        666         5.6
                                LUTCCU	        126        11.3
                                PFUREG	        144         3.1
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
   lzc_32_18446744073709551615s_5_cva6	          1         0.7
 lzc_32_18446744073709551615s_5_cva6_0	          1         0.6
---------------------------------------------------
Report for cell lzc_32_18446744073709551615s_5_cva6
   Instance path: cva6/ex_stage_i/i_mult/i_div/i_lzc_a
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         98         0.7
                               LUTGATE	         98         0.8
---------------------------------------------------
Report for cell lzc_32_18446744073709551615s_5_cva6_0
   Instance path: cva6/ex_stage_i/i_mult/i_div/i_lzc_b
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         86         0.6
                               LUTGATE	         86         0.7
---------------------------------------------------
Report for cell commit_stage__internal_typedef_11__internal_typedef_17_62__internal_typedef_17_37_layer0
   Instance path: cva6/commit_stage_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        174         1.3
                               LUTGATE	        174         1.5
---------------------------------------------------
Report for cell controller__internal_typedef_18_64__internal_typedef_18_39_layer0
   Instance path: cva6/controller_i
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          5         0.0
                               LUTGATE	          5         0.0
---------------------------------------------------
Report for cell wt_cache_subsystem__gen49__gen50__gen51__gen52__gen53__gen54__gen55__gen56__gen57__gen58_66_Z53_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       2244        16.8
                               LUTGATE	       1990        16.8
                                LUTRAM	         30         6.8
                                LUTCCU	        224        20.1
                                 IOREG	          1        100.0
                                PFUREG	       1027        22.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0	          1         1.2
wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0	          1         3.5
wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0	          1        12.0
---------------------------------------------------
Report for cell wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	       1612        12.0
                               LUTGATE	       1384        11.7
                                LUTRAM	         12         2.7
                                LUTCCU	        216        19.4
                                PFUREG	        429         9.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0	          1         0.2
wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0	          1         0.2
wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0	          1         2.6
wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0	          1         4.7
wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0	          1         4.3
---------------------------------------------------
Report for cell wt_dcache_missunit__internal_typedef_164__internal_typedef_165_69_8s_1_4s_44_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        632         4.7
                               LUTGATE	        496         4.2
                                LUTCCU	        136        12.2
                                PFUREG	        113         2.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                exp_backoff_3s_16s_16s	          1         0.5
---------------------------------------------------
Report for cell exp_backoff_3s_16s_16s
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         72         0.5
                               LUTGATE	         56         0.5
                                LUTCCU	         16         1.4
                                PFUREG	         48         1.0
---------------------------------------------------
Report for cell wt_dcache_ctrl__gen59__gen60_74_8s_1_49_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].genblk1.i_wt_dcache_ctrl
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         25         0.2
                               LUTGATE	         25         0.2
                                PFUREG	         40         0.9
---------------------------------------------------
Report for cell wt_dcache_ctrl__gen61__gen62_75_8s_1_50_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].genblk1.i_wt_dcache_ctrl
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         33         0.2
                               LUTGATE	         33         0.3
                                PFUREG	         44         1.0
---------------------------------------------------
Report for cell wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        576         4.3
                               LUTGATE	        516         4.4
                                LUTRAM	         12         2.7
                                LUTCCU	         48         4.3
                                PFUREG	        218         4.7
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
            cva6_fifo_v3_0_2s_4_1_2s_4	          1         0.2
                             lzc_4_0_2	          1         0.1
rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6	          1         0.2
rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168	          1         0.5
rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170	          1         0.2
---------------------------------------------------
Report for cell lzc_4_0_2
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_vld_bdirty
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         19         0.1
                               LUTGATE	         19         0.2
---------------------------------------------------
Report for cell cva6_fifo_v3_0_2s_4_1_2s_4
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         23         0.2
                               LUTGATE	         17         0.1
                                LUTRAM	          6         1.4
                                PFUREG	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
AsyncDpRam_2s_4_2s_wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0	          1         0.1
---------------------------------------------------
Report for cell AsyncDpRam_2s_4_2s_wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          9         0.1
                               LUTGATE	          3         0.0
                                LUTRAM	          6         1.4
---------------------------------------------------
Report for cell rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         27         0.2
                               LUTGATE	         27         0.2
                                PFUREG	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                           lzc_4_0_2_1	          1         0.0
---------------------------------------------------
Report for cell lzc_4_0_2_1
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          1         0.0
                               LUTGATE	          1         0.0
---------------------------------------------------
Report for cell rr_arb_tree__internal_typedef_166_71_2_32s_0_0_1_1_1__internal_typedef_168
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         62         0.5
                               LUTGATE	         62         0.5
                                PFUREG	          4         0.1
---------------------------------------------------
Report for cell rr_arb_tree__internal_typedef_166_72_2_32s_0_0_0_1_1__internal_typedef_170
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         22         0.2
                               LUTGATE	         22         0.2
                                PFUREG	          1         0.0
---------------------------------------------------
Report for cell wt_dcache_mem__internal_typedef_166_73_8s_4s_4_2s_3s_46_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        346         2.6
                               LUTGATE	        314         2.7
                                LUTCCU	         32         2.9
                                PFUREG	         14         0.3
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6	          1         0.0
---------------------------------------------------
Report for cell rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          6         0.0
                               LUTGATE	          6         0.1
                                PFUREG	          2         0.0
---------------------------------------------------
Report for cell cva6_icache__gen49__gen50__gen51__gen52__gen53__gen54_67_Z42_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        164         1.2
                               LUTGATE	        156         1.3
                                LUTCCU	          8         0.7
                                PFUREG	         70         1.5
---------------------------------------------------
Report for cell wt_axi_adapter__gen57__gen58__internal_typedef_164__internal_typedef_165__internal_typedef_163__gen53__gen54_76_Z52_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	        468         3.5
                               LUTGATE	        450         3.8
                                LUTRAM	         18         4.1
                                 IOREG	          1        100.0
                                PFUREG	        528        11.5
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
axi_shim__gen57__gen58_79_2_1s_51_layer0	          1         0.3
             cva6_fifo_v3_0_2_4_2s_4_0	          1         0.2
             cva6_fifo_v3_0_2_4_2s_4_1	          1         0.2
             cva6_fifo_v3_0_2_4_2s_4_2	          1         0.1
             cva6_fifo_v3_1_5_4_1_2s_4	          1         0.3
cva6_fifo_v3__gen53_77_0_32s_2s_1_1s_2s	          1         0.5
cva6_fifo_v3__internal_typedef_164_78_0_32s_2s_1_1s_2s	          1         0.4
rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6	          1         0.1
---------------------------------------------------
Report for cell rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_rr_arb_tree
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         14         0.1
                               LUTGATE	         14         0.1
                                PFUREG	          4         0.1
---------------------------------------------------
Report for cell cva6_fifo_v3__gen53_77_0_32s_2s_1_1s_2s
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         67         0.5
                               LUTGATE	         67         0.6
                                PFUREG	         64         1.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  AsyncDpRam_1s_2s_38s	          1         0.5
---------------------------------------------------
Report for cell AsyncDpRam_1s_2s_38s
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         61         0.5
                               LUTGATE	         61         0.5
                                PFUREG	         60         1.3
---------------------------------------------------
Report for cell cva6_fifo_v3__internal_typedef_164_78_0_32s_2s_1_1s_2s
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         51         0.4
                               LUTGATE	         51         0.4
                                PFUREG	        158         3.4
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                 AsyncDpRam_1s_2s_111s	          1         0.3
---------------------------------------------------
Report for cell AsyncDpRam_1s_2s_111s
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         46         0.3
                               LUTGATE	         46         0.4
                                PFUREG	        154         3.3
---------------------------------------------------
Report for cell cva6_fifo_v3_0_2_4_2s_4_2
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_rd_icache_id
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.1
                               LUTGATE	          7         0.1
                                PFUREG	          3         0.1
---------------------------------------------------
Report for cell cva6_fifo_v3_0_2_4_2s_4_1
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_rd_dcache_id
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         22         0.2
                               LUTGATE	         16         0.1
                                LUTRAM	          6         1.4
                                PFUREG	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    AsyncDpRam_2s_4_2s	          1         0.1
---------------------------------------------------
Report for cell AsyncDpRam_2s_4_2s
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_rd_dcache_id/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.1
                               LUTGATE	          1         0.0
                                LUTRAM	          6         1.4
---------------------------------------------------
Report for cell cva6_fifo_v3_0_2_4_2s_4_0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_wr_dcache_id
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         22         0.2
                               LUTGATE	         16         0.1
                                LUTRAM	          6         1.4
                                PFUREG	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                  AsyncDpRam_2s_4_2s_0	          1         0.1
---------------------------------------------------
Report for cell AsyncDpRam_2s_4_2s_0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_wr_dcache_id/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          7         0.1
                               LUTGATE	          1         0.0
                                LUTRAM	          6         1.4
---------------------------------------------------
Report for cell cva6_fifo_v3_1_5_4_1_2s_4
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         36         0.3
                               LUTGATE	         30         0.3
                                LUTRAM	          6         1.4
                                PFUREG	          7         0.2
SUB MODULES
                                  cell	      count    LUT4 Usage(%)
                    AsyncDpRam_2s_4_5s	          1         0.1
---------------------------------------------------
Report for cell AsyncDpRam_2s_4_5s
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	          8         0.1
                               LUTGATE	          2         0.0
                                LUTRAM	          6         1.4
---------------------------------------------------
Report for cell axi_shim__gen57__gen58_79_2_1s_51_layer0
   Instance path: cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  LUT4	         46         0.3
                               LUTGATE	         46         0.4
                                PFUREG	          2         0.0
