#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9c4fd047b0 .scope module, "adder_8_tb" "adder_8_tb" 2 2;
 .timescale -9 -12;
v0x7f9c4fd14e50_0 .var "a", 3 0;
v0x7f9c4fd14f00_0 .var "b", 3 0;
v0x7f9c4fd14fb0_0 .net "out", 3 0, L_0x7f9c4fd15080;  1 drivers
S_0x7f9c4fd00040 .scope module, "mod1" "test" 2 5, 3 1 0, S_0x7f9c4fd047b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 4 "c"
L_0x7f9c4fd15080 .functor AND 4, v0x7f9c4fd14e50_0, v0x7f9c4fd14f00_0, C4<1111>, C4<1111>;
v0x7f9c4fd04960_0 .net "a", 3 0, v0x7f9c4fd14e50_0;  1 drivers
v0x7f9c4fd14c90_0 .net "b", 3 0, v0x7f9c4fd14f00_0;  1 drivers
v0x7f9c4fd14d40_0 .net "c", 3 0, L_0x7f9c4fd15080;  alias, 1 drivers
    .scope S_0x7f9c4fd047b0;
T_0 ;
    %vpi_call 2 8 "$dumpfile", "rdcla.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9c4fd047b0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f9c4fd14e50_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9c4fd14f00_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7f9c4fd047b0;
T_1 ;
    %vpi_call 2 14 "$monitor", $time, " a=[%4b],b=[%4b],sum=[%4b]", v0x7f9c4fd14e50_0, v0x7f9c4fd14f00_0, v0x7f9c4fd14fb0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder_8_tb.v";
    "test.v";
