{
    "hands_on_practices": [
        {
            "introduction": "Before a sense amplifier can detect the small voltage difference created by a memory cell, the bitlines must be precisely prepared. This preparation, known as precharging, involves charging the large bitline capacitances to a specific voltage, typically the supply voltage $V_{\\mathrm{DD}}$. This exercise  challenges you to apply first-order circuit theory to model this crucial phase, allowing you to derive the minimum time required to precharge the bitlines to a target level. Mastering this calculation is a fundamental step in understanding the timing budget of any SRAM read cycle.",
            "id": "4300273",
            "problem": "A Static Random-Access Memory (SRAM) macro uses a pair of bitlines that are precharged prior to a read operation so that the sense amplifier can resolve small differential voltages quickly. In an Electronic Design Automation (EDA) timing model, the precharge devices are modeled as a single effective linear resistance $R_{\\mathrm{PC}}$ connected to an ideal power supply at voltage $V_{\\mathrm{DD}}$, and each bitline is modeled as a lumped capacitance $C_{\\mathrm{BL}}$ to ground. Assume the bitline voltage is initially $V_{\\mathrm{BL}}(0)=0$ and the precharge is enabled at time $t=0$, connecting the bitline to $V_{\\mathrm{DD}}$ through $R_{\\mathrm{PC}}$. Under a first-order resistor-capacitor (RC) approximation, and using only fundamental circuit relations, derive a closed-form analytic expression for the minimum precharge time $t_{\\mathrm{pc}}$ required such that the bitline voltage satisfies $|V_{\\mathrm{DD}}-V_{\\mathrm{BL}}(t_{\\mathrm{pc}})| \\le \\delta$, where $\\delta$ is a specified small positive tolerance in volts. Express the final time in seconds. The final answer must be a single analytic expression.",
            "solution": "The problem statement has been validated and is determined to be a well-posed, scientifically grounded problem in the domain of electronic circuit analysis. It is self-contained and free of contradictions. The solution proceeds by applying fundamental principles of circuit theory.\n\nThe problem describes the precharging of an SRAM bitline, which is modeled as a first-order RC circuit. The circuit consists of an ideal voltage source $V_{\\mathrm{DD}}$, a resistor $R_{\\mathrm{PC}}$, and a capacitor $C_{\\mathrm{BL}}$ connected in series. The bitline voltage, denoted as $V_{\\mathrm{BL}}(t)$, is the voltage across the capacitor $C_{\\mathrm{BL}}$. The precharge operation begins at time $t=0$.\n\nAccording to Kirchhoff's Voltage Law (KVL), the sum of the voltage drops around the closed loop must equal the source voltage. The voltage drop across the resistor is $V_R(t)$ and the voltage across the capacitor is $V_{\\mathrm{BL}}(t)$. Thus, we can write:\n$$V_{\\mathrm{DD}} = V_R(t) + V_{\\mathrm{BL}}(t)$$\nThe current $I(t)$ flowing through the resistor is given by Ohm's Law: $V_R(t) = I(t) R_{\\mathrm{PC}}$. This same current charges the capacitor. The current-voltage relationship for a capacitor is $I(t) = C_{\\mathrm{BL}} \\frac{d V_{\\mathrm{BL}}(t)}{dt}$.\n\nSubstituting these relationships into the KVL equation, we obtain the governing first-order linear ordinary differential equation for the bitline voltage $V_{\\mathrm{BL}}(t)$:\n$$V_{\\mathrm{DD}} = R_{\\mathrm{PC}} \\left( C_{\\mathrm{BL}} \\frac{d V_{\\mathrm{BL}}(t)}{dt} \\right) + V_{\\mathrm{BL}}(t)$$\nRearranging this equation into standard form gives:\n$$R_{\\mathrm{PC}} C_{\\mathrm{BL}} \\frac{d V_{\\mathrm{BL}}}{dt} + V_{\\mathrm{BL}} = V_{\\mathrm{DD}}$$\nLet the time constant of the circuit be $\\tau = R_{\\mathrm{PC}} C_{\\mathrm{BL}}$. The equation becomes:\n$$\\tau \\frac{d V_{\\mathrm{BL}}}{dt} + V_{\\mathrm{BL}} = V_{\\mathrm{DD}}$$\nThe general solution to this differential equation is the sum of the homogeneous solution and the particular (steady-state) solution.\nThe homogeneous equation is $\\tau \\frac{d V_{\\mathrm{BL},h}}{dt} + V_{\\mathrm{BL},h} = 0$, which has the solution $V_{\\mathrm{BL},h}(t) = A \\exp(-t/\\tau)$ for some constant $A$.\nThe particular solution is the steady-state voltage as $t \\to \\infty$, where the capacitor is fully charged and no current flows ($\\frac{d V_{\\mathrm{BL}}}{dt} = 0$). In this state, $V_{\\mathrm{BL,p}} = V_{\\mathrm{DD}}$.\nThe complete general solution is:\n$$V_{\\mathrm{BL}}(t) = V_{\\mathrm{BL},h}(t) + V_{\\mathrm{BL,p}}(t) = A \\exp(-t/\\tau) + V_{\\mathrm{DD}}$$\nTo find the constant $A$, we apply the initial condition given in the problem: at $t=0$, the bitline voltage is $V_{\\mathrm{BL}}(0)=0$.\n$$V_{\\mathrm{BL}}(0) = A \\exp(0) + V_{\\mathrm{DD}} = A + V_{\\mathrm{DD}} = 0$$\nSolving for $A$, we find $A = -V_{\\mathrm{DD}}$.\nSubstituting this value of $A$ back into the general solution gives the specific solution for the bitline voltage as a function of time:\n$$V_{\\mathrm{BL}}(t) = V_{\\mathrm{DD}} - V_{\\mathrm{DD}} \\exp(-t/\\tau)$$\nThis can be factored as:\n$$V_{\\mathrm{BL}}(t) = V_{\\mathrm{DD}} (1 - \\exp(-t/\\tau)) = V_{\\mathrm{DD}} (1 - \\exp(-t/(R_{\\mathrm{PC}} C_{\\mathrm{BL}})))$$\nThe problem requires finding the minimum precharge time, $t_{\\mathrm{pc}}$, such that the bitline voltage is within a small tolerance $\\delta$ of the final supply voltage $V_{\\mathrm{DD}}$. This condition is expressed as:\n$$|V_{\\mathrm{DD}} - V_{\\mathrm{BL}}(t_{\\mathrm{pc}})| \\le \\delta$$\nDuring the charging process, the bitline voltage $V_{\\mathrm{BL}}(t)$ approaches $V_{\\mathrm{DD}}$ from below, so $V_{\\mathrm{BL}}(t) \\le V_{\\mathrm{DD}}$ for all $t \\ge 0$. Therefore, the term $V_{\\mathrm{DD}} - V_{\\mathrm{BL}}(t)$ is non-negative, and the absolute value can be removed:\n$$V_{\\mathrm{DD}} - V_{\\mathrm{BL}}(t_{\\mathrm{pc}}) \\le \\delta$$\nThe minimum time $t_{\\mathrm{pc}}$ will be the time at which the equality holds:\n$$V_{\\mathrm{DD}} - V_{\\mathrm{BL}}(t_{\\mathrm{pc}}) = \\delta$$\nNow, we substitute our derived expression for $V_{\\mathrm{BL}}(t)$:\n$$V_{\\mathrm{DD}} - \\left( V_{\\mathrm{DD}} (1 - \\exp(-t_{\\mathrm{pc}}/(R_{\\mathrm{PC}} C_{\\mathrm{BL}}))) \\right) = \\delta$$\nSimplifying the left side of the equation:\n$$V_{\\mathrm{DD}} - V_{\\mathrm{DD}} + V_{\\mathrm{DD}} \\exp(-t_{\\mathrm{pc}}/(R_{\\mathrm{PC}} C_{\\mathrm{BL}})) = \\delta$$\n$$V_{\\mathrm{DD}} \\exp(-t_{\\mathrm{pc}}/(R_{\\mathrm{PC}} C_{\\mathrm{BL}})) = \\delta$$\nTo solve for $t_{\\mathrm{pc}}$, we first isolate the exponential term:\n$$\\exp(-t_{\\mathrm{pc}}/(R_{\\mathrm{PC}} C_{\\mathrm{BL}})) = \\frac{\\delta}{V_{\\mathrm{DD}}}$$\nNext, we take the natural logarithm of both sides:\n$$\\ln\\left(\\exp(-t_{\\mathrm{pc}}/(R_{\\mathrm{PC}} C_{\\mathrm{BL}}))\\right) = \\ln\\left(\\frac{\\delta}{V_{\\mathrm{DD}}}\\right)$$\n$$- \\frac{t_{\\mathrm{pc}}}{R_{\\mathrm{PC}} C_{\\mathrm{BL}}} = \\ln\\left(\\frac{\\delta}{V_{\\mathrm{DD}}}\\right)$$\nFinally, we solve for $t_{\\mathrm{pc}}$:\n$$t_{\\mathrm{pc}} = - R_{\\mathrm{PC}} C_{\\mathrm{BL}} \\ln\\left(\\frac{\\delta}{V_{\\mathrm{DD}}}\\right)$$\nUsing the logarithmic identity $-\\ln(x/y) = \\ln(y/x)$, we can write the expression in a more intuitive form. Since $\\delta$ is a small positive tolerance, we have $V_{\\mathrm{DD}} > \\delta$, which ensures the argument of the logarithm is greater than $1$ and hence $t_{\\mathrm{pc}} > 0$.\n$$t_{\\mathrm{pc}} = R_{\\mathrm{PC}} C_{\\mathrm{BL}} \\ln\\left(\\frac{V_{\\mathrm{DD}}}{\\delta}\\right)$$\nThis is the closed-form analytic expression for the minimum precharge time required to meet the specified tolerance. If $R_{\\mathrm{PC}}$ is in Ohms and $C_{\\mathrm{BL}}$ is in Farads, the time $t_{\\mathrm{pc}}$ is in seconds, as required.",
            "answer": "$$\\boxed{R_{\\mathrm{PC}} C_{\\mathrm{BL}} \\ln\\left(\\frac{V_{\\mathrm{DD}}}{\\delta}\\right)}$$"
        },
        {
            "introduction": "While an ideal sense amplifier makes its decision based purely on the input differential from the memory cell, real-world amplifiers are skewed by inherent device mismatches. This systematic error is captured by the input-referred offset voltage, $V_{\\mathrm{OS}}$, a critical parameter that can determine the reliability of a read operation. This practice  guides you through a realistic characterization procedure, demonstrating how to extract both the systematic offset and its random variation from simulated decision probabilities. This analysis is vital for predicting memory yield and ensuring robust design in the face of process variability.",
            "id": "4300332",
            "problem": "A latch-type Static Random-Access Memory (SRAM) sense amplifier is characterized in Simulation Program with Integrated Circuit Emphasis (SPICE) to extract its input-referred systematic offset. The sense amplifier receives a small differential input $v_{d}$ between its two input nodes at the beginning of the evaluate phase. Due to device mismatch and dynamic noise, the binary decision exhibits variability across runs. In a Monte Carlo experiment with $N$ independent seeds, the fraction of runs that resolve to logic-high at a fixed evaluation time is defined as the decision probability $P_{\\mathrm{H}}(v_{d})$. Assume a stationary random input offset model in which the effective input offset $X$ is a Gaussian random variable with mean $V_{\\mathrm{OS}}$ and standard deviation $\\sigma$, written as $X \\sim \\mathcal{N}(V_{\\mathrm{OS}}, \\sigma)$. Under this model, the probability of resolving high given $v_{d}$ is $P_{\\mathrm{H}}(v_{d}) = \\Pr(v_{d} - X > 0)$.\n\nDefine a SPICE-based extraction procedure that sweeps $v_{d}$ over symmetric values $\\pm v_{0}$ and estimates $P_{\\mathrm{H}}(+v_{0})$ and $P_{\\mathrm{H}}(-v_{0})$ via Monte Carlo. Starting only from the definition $X \\sim \\mathcal{N}(V_{\\mathrm{OS}}, \\sigma)$ and the cumulative distribution function of the standard normal distribution, derive closed-form expressions that map the observed output decision asymmetry into the equivalent input-referred offset $V_{\\mathrm{OS}}$ and the effective spread $\\sigma$. Your derivation must proceed from the probabilistic definitions and should not invoke pre-derived comparator offset formulas.\n\nA particular SPICE run yields $v_{0} = 0.6\\,\\mathrm{mV}$, $P_{\\mathrm{H}}(+v_{0}) = 0.841344746$, and $P_{\\mathrm{H}}(-v_{0}) = 0.308537543$. Using your derived formulas, compute the value of $V_{\\mathrm{OS}}$ from these measurements. Express your final result in millivolts and round your answer to four significant figures.",
            "solution": "The problem is well-posed, scientifically grounded, and contains sufficient information for a unique solution. All parameters and assumptions are standard in the analysis of sense amplifiers in integrated circuits. We may therefore proceed with the solution.\n\nThe problem starts with the definition of the decision probability $P_{\\mathrm{H}}(v_{d})$ as the probability that a sense amplifier resolves to logic-high, given a differential input voltage $v_{d}$. This probability is determined by the relationship between the applied input $v_{d}$ and an effective input-referred random offset voltage $X$. The offset $X$ is modeled as a Gaussian random variable with mean $V_{\\mathrm{OS}}$ and standard deviation $\\sigma$, denoted as $X \\sim \\mathcal{N}(V_{\\mathrm{OS}}, \\sigma)$. The mean $V_{\\mathrm{OS}}$ represents the systematic offset, and the standard deviation $\\sigma$ represents the random variations or noise.\n\nThe condition for resolving to logic-high is given as $v_{d} - X > 0$. The probability of this event is:\n$$\nP_{\\mathrm{H}}(v_{d}) = \\Pr(v_{d} - X > 0) = \\Pr(X < v_{d})\n$$\nBy definition, $\\Pr(X < v_{d})$ is the cumulative distribution function (CDF) of the random variable $X$, which we denote as $F_X(v_{d})$.\n\nTo work with this probability, we standardize the random variable $X$. A standard normal random variable $Z \\sim \\mathcal{N}(0, 1)$ is related to $X$ by the transformation:\n$$\nZ = \\frac{X - V_{\\mathrm{OS}}}{\\sigma}\n$$\nThe CDF of the standard normal distribution is denoted by $\\Phi(z)$, where $\\Phi(z) = \\Pr(Z \\le z)$. We can now express $F_X(v_d)$ in terms of $\\Phi(z)$:\n$$\nP_{\\mathrm{H}}(v_{d}) = F_X(v_{d}) = \\Pr(X \\le v_{d}) = \\Pr\\left(\\sigma Z + V_{\\mathrm{OS}} \\le v_{d}\\right)\n$$\nRearranging the inequality for $Z$:\n$$\n\\Pr\\left(Z \\le \\frac{v_{d} - V_{\\mathrm{OS}}}{\\sigma}\\right) = \\Phi\\left(\\frac{v_{d} - V_{\\mathrm{OS}}}{\\sigma}\\right)\n$$\nThus, we have a direct relationship between the measured probability $P_{\\mathrm{H}}(v_{d})$ and the parameters of the offset distribution:\n$$\nP_{\\mathrm{H}}(v_{d}) = \\Phi\\left(\\frac{v_{d} - V_{\\mathrm{OS}}}{\\sigma}\\right)\n$$\nThe problem specifies that measurements are taken at two symmetric input voltages, $v_{d} = +v_{0}$ and $v_{d} = -v_{0}$. This gives us a system of two equations:\n$$\nP_{\\mathrm{H}}(+v_{0}) = \\Phi\\left(\\frac{v_{0} - V_{\\mathrm{OS}}}{\\sigma}\\right) \\quad \\text{(1)}\n$$\n$$\nP_{\\mathrm{H}}(-v_{0}) = \\Phi\\left(\\frac{-v_{0} - V_{\\mathrm{OS}}}{\\sigma}\\right) \\quad \\text{(2)}\n$$\nTo solve for the two unknowns, $V_{\\mathrm{OS}}$ and $\\sigma$, we first apply the inverse standard normal CDF, $\\Phi^{-1}$, to both equations. Let $z_{1} = \\Phi^{-1}(P_{\\mathrm{H}}(+v_{0}))$ and $z_{2} = \\Phi^{-1}(P_{\\mathrm{H}}(-v_{0}))$.\n$$\nz_{1} = \\frac{v_{0} - V_{\\mathrm{OS}}}{\\sigma} \\implies z_{1}\\sigma = v_{0} - V_{\\mathrm{OS}} \\quad \\text{(1a)}\n$$\n$$\nz_{2} = \\frac{-v_{0} - V_{\\mathrm{OS}}}{\\sigma} \\implies z_{2}\\sigma = -v_{0} - V_{\\mathrm{OS}} \\quad \\text{(2a)}\n$$\nWe now have a system of two linear equations for $V_{\\mathrm{OS}}$ and $\\sigma$. To derive the expression for $\\sigma$, we subtract equation ($2$a) from ($1$a):\n$$\n(z_{1} - z_{2})\\sigma = (v_{0} - V_{\\mathrm{OS}}) - (-v_{0} - V_{\\mathrm{OS}}) = 2v_{0}\n$$\nSolving for $\\sigma$ yields the first closed-form expression:\n$$\n\\sigma = \\frac{2v_{0}}{z_{1} - z_{2}} = \\frac{2v_{0}}{\\Phi^{-1}(P_{\\mathrm{H}}(+v_{0})) - \\Phi^{-1}(P_{\\mathrm{H}}(-v_{0}))}\n$$\nTo derive the expression for $V_{\\mathrm{OS}}$, we add equation ($1$a) and ($2$a):\n$$\n(z_{1} + z_{2})\\sigma = (v_{0} - V_{\\mathrm{OS}}) + (-v_{0} - V_{\\mathrm{OS}}) = -2V_{\\mathrm{OS}}\n$$\nSolving for $V_{\\mathrm{OS}}$:\n$$\nV_{\\mathrm{OS}} = -\\frac{(z_{1} + z_{2})\\sigma}{2}\n$$\nSubstituting the derived expression for $\\sigma$:\n$$\nV_{\\mathrm{OS}} = -\\frac{(z_{1} + z_{2})}{2} \\left( \\frac{2v_{0}}{z_{1} - z_{2}} \\right) = -v_{0} \\frac{z_{1} + z_{2}}{z_{1} - z_{2}}\n$$\nThis gives the second closed-form expression for the input-referred systematic offset:\n$$\nV_{\\mathrm{OS}} = -v_{0} \\frac{\\Phi^{-1}(P_{\\mathrm{H}}(+v_{0})) + \\Phi^{-1}(P_{\\mathrm{H}}(-v_{0}))}{\\Phi^{-1}(P_{\\mathrm{H}}(+v_{0})) - \\Phi^{-1}(P_{\\mathrm{H}}(-v_{0}))}\n$$\nNow, we use the provided numerical data to compute $V_{\\mathrm{OS}}$. The given values are:\n$v_{0} = 0.6\\,\\mathrm{mV}$\n$P_{\\mathrm{H}}(+v_{0}) = 0.841344746$\n$P_{\\mathrm{H}}(-v_{0}) = 0.308537543$\n\nWe need to find the corresponding $z$-scores, $z_{1}$ and $z_{2}$, by evaluating the inverse CDF. The provided probabilities correspond to well-known values of the standard normal CDF.\nFor $z_{1}$:\n$P_{\\mathrm{H}}(+v_{0}) = 0.841344746 \\approx \\Phi(1)$. The probability that a standard normal variable is less than or equal to $1$ standard deviation above the mean is approximately $0.8413$.\nTherefore, $z_{1} = \\Phi^{-1}(0.841344746) = 1$.\n\nFor $z_{2}$:\n$P_{\\mathrm{H}}(-v_{0}) = 0.308537543$. We can use the symmetry property of the normal distribution, $\\Phi(-z) = 1 - \\Phi(z)$. Let's test for $z=-0.5$.\n$\\Phi(-0.5) = 1 - \\Phi(0.5) \\approx 1 - 0.69146246 = 0.30853754$. This matches the given value very closely.\nTherefore, $z_{2} = \\Phi^{-1}(0.308537543) = -0.5$.\n\nNow we substitute these values into the derived expression for $V_{\\mathrm{OS}}$:\n$$\nV_{\\mathrm{OS}} = -v_{0} \\frac{z_{1} + z_{2}}{z_{1} - z_{2}} = -(0.6\\,\\mathrm{mV}) \\frac{1 + (-0.5)}{1 - (-0.5)}\n$$\n$$\nV_{\\mathrm{OS}} = -(0.6\\,\\mathrm{mV}) \\frac{0.5}{1.5} = -(0.6\\,\\mathrm{mV}) \\frac{1}{3}\n$$\n$$\nV_{\\mathrm{OS}} = -0.2\\,\\mathrm{mV}\n$$\nThe problem requires the answer to be in millivolts rounded to four significant figures.\nThe calculated value is exactly $-0.2\\,\\mathrm{mV}$. Expressed with four significant figures, this is $-0.2000\\,\\mathrm{mV}$.",
            "answer": "$$\n\\boxed{-0.2000}\n$$"
        },
        {
            "introduction": "The speed of an SRAM is limited not just by individual device speeds, but by the precise timing relationships between control signals. A classic challenge is the race between turning off the bitline equalizers and enabling the sense amplifier; activating the amplifier too early, while the equalizers still present a conductive path, can destroy the very signal it is meant to amplify. This exercise  models this dynamic race condition, asking you to derive the minimum safe delay between these two critical events. By solving this problem, you will gain insight into the dynamic interactions that govern high-speed memory operation and the analytical techniques used to ensure timing closure.",
            "id": "4300272",
            "problem": "Consider a six-transistor Static Random-Access Memory (SRAM) bitcell with differential bitlines $BL$ and $\\overline{BL}$ that are precharged and equalized by a transistor network controlled by an equalization signal $EQ$. A latch-type sense amplifier (SA) is enabled by the sense amplifier enable signal $SAEN$. In the read sequence, a race condition can occur if $SAEN$ is asserted while $EQ$ devices are still turning off, causing a residual shunt conductance between the bitlines that suppresses the input differential and can lead to sense failures. Assume the following physically grounded model based on fundamental circuit laws:\n\n- The two bitlines are modeled as two identical capacitors of value $C_{\\mathrm{BL}}$ to ground.\n- Residual equalizer conduction between the bitlines is modeled as a time-varying shunt conductance $g_{\\mathrm{eq}}(t)$ linking the two bitlines. Due to the finite $EQ$ gate discharge, approximate $g_{\\mathrm{eq}}(t) = g_{0} \\exp(-t/\\tau_{\\mathrm{eq}})$ for $t \\geq 0$, where $g_{0}$ is the small-signal conductance at the onset of turn-off and $\\tau_{\\mathrm{eq}}$ is the equalizer turn-off time constant.\n- Prior to $EQ$ deassertion at $t=0$, the cell read has established a bitline differential $ \\Delta V_{0} $ across $BL$ and $\\overline{BL}$.\n- To guarantee a correct regenerative decision in the sense amplifier, the instantaneous input differential at the moment $SAEN$ is asserted must satisfy $ \\Delta V_{\\mathrm{BL}}(t_{e}) \\geq \\Delta V_{\\min} $, where $t_{e}$ is the delay between $EQ$ falling and $SAEN$ rising, and $\\Delta V_{\\min}$ is the minimum differential required at the SA input.\n\nStarting from Kirchhoffâ€™s current law and capacitor voltage-charge relations for the two-capacitor system with the time-varying shunt conductance $g_{\\mathrm{eq}}(t)$, derive the expression for the time evolution of the differential voltage $ \\Delta V_{\\mathrm{BL}}(t) $ and impose the correctness condition $ \\Delta V_{\\mathrm{BL}}(t_{e}) \\geq \\Delta V_{\\min} $ to obtain a closed-form expression for the minimum delay $ \\Delta t_{\\min} $ needed to avoid harmful overlap. Use the following parameters for numerical evaluation:\n\n- $C_{\\mathrm{BL}} = 80\\,\\mathrm{fF}$,\n- $g_{0} = 2.0\\,\\mathrm{mS}$,\n- $\\tau_{\\mathrm{eq}} = 60\\,\\mathrm{ps}$,\n- $\\Delta V_{0} = 30\\,\\mathrm{mV}$,\n- $\\Delta V_{\\min} = 10\\,\\mathrm{mV}$.\n\nCompute $ \\Delta t_{\\min} $ that ensures $ \\Delta V_{\\mathrm{BL}}(t_{e}) \\geq \\Delta V_{\\min} $, and express your final numerical answer in $\\mathrm{ps}$. Round your answer to four significant figures. Electronic Design Automation (EDA) concerns are out of scope for the derivation but motivate timing closure in such mixed-signal read paths.",
            "solution": "The problem requires the derivation of a minimum timing delay, $\\Delta t_{\\min}$, in an SRAM read path to prevent sense amplifier failure due to a race condition between bitline equalization turn-off and sense amplifier enabling. The problem is physically well-grounded and mathematically well-posed. We shall proceed with a formal derivation based on the provided circuit model and fundamental principles.\n\nLet the voltages on the differential bitlines $BL$ and $\\overline{BL}$ be $V_{BL}(t)$ and $V_{\\overline{BL}}(t)$, respectively. The bitlines are modeled as two identical capacitors, each with capacitance $C_{\\mathrm{BL}}$, connected to a common ground. A time-varying shunt conductance, $g_{\\mathrm{eq}}(t)$, connects the two bitlines, representing the residual conduction of the equalizer transistors.\n\nApplying Kirchhoff's Current Law (KCL) to the node for bitline $BL$, the current flowing out through the capacitor must equal the current flowing in from the shunt conductance.\n$$C_{\\mathrm{BL}} \\frac{d V_{BL}(t)}{dt} = g_{\\mathrm{eq}}(t) (V_{\\overline{BL}}(t) - V_{BL}(t)) = -g_{\\mathrm{eq}}(t) (V_{BL}(t) - V_{\\overline{BL}}(t))$$\nSimilarly, for the node for bitline $\\overline{BL}$:\n$$C_{\\mathrm{BL}} \\frac{d V_{\\overline{BL}}(t)}{dt} = g_{\\mathrm{eq}}(t) (V_{BL}(t) - V_{\\overline{BL}}(t))$$\n\nThe quantity of interest is the differential voltage between the bitlines, $\\Delta V_{\\mathrm{BL}}(t) = V_{BL}(t) - V_{\\overline{BL}}(t)$. We derive a differential equation for $\\Delta V_{\\mathrm{BL}}(t)$ by subtracting the second KCL equation from the first:\n$$C_{\\mathrm{BL}} \\frac{d V_{BL}(t)}{dt} - C_{\\mathrm{BL}} \\frac{d V_{\\overline{BL}}(t)}{dt} = -g_{\\mathrm{eq}}(t) \\Delta V_{\\mathrm{BL}}(t) - g_{\\mathrm{eq}}(t) \\Delta V_{\\mathrm{BL}}(t)$$\n$$C_{\\mathrm{BL}} \\frac{d(V_{BL}(t) - V_{\\overline{BL}}(t))}{dt} = -2 g_{\\mathrm{eq}}(t) \\Delta V_{\\mathrm{BL}}(t)$$\nThis simplifies to a first-order linear ordinary differential equation for $\\Delta V_{\\mathrm{BL}}(t)$:\n$$\\frac{d \\Delta V_{\\mathrm{BL}}(t)}{dt} = -\\frac{2 g_{\\mathrm{eq}}(t)}{C_{\\mathrm{BL}}} \\Delta V_{\\mathrm{BL}}(t)$$\n\nThe problem specifies the time-varying conductance as $g_{\\mathrm{eq}}(t) = g_{0} \\exp(-t/\\tau_{\\mathrm{eq}})$ for $t \\geq 0$. Substituting this into the differential equation gives:\n$$\\frac{d \\Delta V_{\\mathrm{BL}}(t)}{dt} = -\\frac{2}{C_{\\mathrm{BL}}} g_{0} \\exp\\left(-\\frac{t}{\\tau_{\\mathrm{eq}}}\\right) \\Delta V_{\\mathrm{BL}}(t)$$\n\nThis equation is separable. We rearrange the terms to integrate:\n$$\\frac{d \\Delta V_{\\mathrm{BL}}}{\\Delta V_{\\mathrm{BL}}} = -\\frac{2 g_{0}}{C_{\\mathrm{BL}}} \\exp\\left(-\\frac{t}{\\tau_{\\mathrm{eq}}}\\right) dt$$\nWe integrate both sides from the initial state at $t=0$ to a general time $t$. The initial condition is given as $\\Delta V_{\\mathrm{BL}}(0) = \\Delta V_{0}$.\n$$\\int_{\\Delta V_{0}}^{\\Delta V_{\\mathrm{BL}}(t)} \\frac{1}{V'} dV' = \\int_{0}^{t} -\\frac{2 g_{0}}{C_{\\mathrm{BL}}} \\exp\\left(-\\frac{t'}{\\tau_{\\mathrm{eq}}}\\right) dt'$$\nEvaluating the integrals:\n$$[\\ln|V'|]_{\\Delta V_{0}}^{\\Delta V_{\\mathrm{BL}}(t)} = -\\frac{2 g_{0}}{C_{\\mathrm{BL}}} \\left[-\\tau_{\\mathrm{eq}} \\exp\\left(-\\frac{t'}{\\tau_{\\mathrm{eq}}}\\right)\\right]_{0}^{t}$$\n$$\\ln\\left(\\frac{\\Delta V_{\\mathrm{BL}}(t)}{\\Delta V_{0}}\\right) = \\frac{2 g_{0} \\tau_{\\mathrm{eq}}}{C_{\\mathrm{BL}}} \\left( \\exp\\left(-\\frac{t}{\\tau_{\\mathrm{eq}}}\\right) - \\exp(0) \\right)$$\n$$\\ln\\left(\\frac{\\Delta V_{\\mathrm{BL}}(t)}{\\Delta V_{0}}\\right) = \\frac{2 g_{0} \\tau_{\\mathrm{eq}}}{C_{\\mathrm{BL}}} \\left( \\exp\\left(-\\frac{t}{\\tau_{\\mathrm{eq}}}\\right) - 1 \\right)$$\n\nSolving for $\\Delta V_{\\mathrm{BL}}(t)$ by taking the exponential of both sides:\n$$\\Delta V_{\\mathrm{BL}}(t) = \\Delta V_{0} \\exp\\left[ \\frac{2 g_{0} \\tau_{\\mathrm{eq}}}{C_{\\mathrm{BL}}} \\left( \\exp\\left(-\\frac{t}{\\tau_{\\mathrm{eq}}}\\right) - 1 \\right) \\right]$$\nThis is the closed-form expression for the time evolution of the bitline differential voltage.\n\nTo avoid sense failure, the differential voltage at the time of sensing, $t_e$, must be greater than or equal to a minimum value $\\Delta V_{\\min}$. The minimum delay_ $\\Delta t_{\\min}$ is the value of $t_e$ for which this condition is met at its limit:\n$$\\Delta V_{\\mathrm{BL}}(\\Delta t_{\\min}) = \\Delta V_{\\min}$$\nSubstituting this into our expression:\n$$\\Delta V_{\\min} = \\Delta V_{0} \\exp\\left[ \\frac{2 g_{0} \\tau_{\\mathrm{eq}}}{C_{\\mathrm{BL}}} \\left( \\exp\\left(-\\frac{\\Delta t_{\\min}}{\\tau_{\\mathrm{eq}}}\\right) - 1 \\right) \\right]$$\n\nWe now solve for $\\Delta t_{\\min}$. First, we take the natural logarithm of both sides:\n$$\\ln\\left(\\frac{\\Delta V_{\\min}}{\\Delta V_{0}}\\right) = \\frac{2 g_{0} \\tau_{\\mathrm{eq}}}{C_{\\mathrm{BL}}} \\left( \\exp\\left(-\\frac{\\Delta t_{\\min}}{\\tau_{\\mathrm{eq}}}\\right) - 1 \\right)$$\nRearranging to isolate the exponential term:\n$$\\frac{C_{\\mathrm{BL}}}{2 g_{0} \\tau_{\\mathrm{eq}}} \\ln\\left(\\frac{\\Delta V_{\\min}}{\\Delta V_{0}}\\right) = \\exp\\left(-\\frac{\\Delta t_{\\min}}{\\tau_{\\mathrm{eq}}}\\right) - 1$$\n$$1 + \\frac{C_{\\mathrm{BL}}}{2 g_{0} \\tau_{\\mathrm{eq}}} \\ln\\left(\\frac{\\Delta V_{\\min}}{\\Delta V_{0}}\\right) = \\exp\\left(-\\frac{\\Delta t_{\\min}}{\\tau_{\\mathrm{eq}}}\\right)$$\nSince $\\ln(a/b) = -\\ln(b/a)$, we can write:\n$$1 - \\frac{C_{\\mathrm{BL}}}{2 g_{0} \\tau_{\\mathrm{eq}}} \\ln\\left(\\frac{\\Delta V_{0}}{\\Delta V_{\\min}}\\right) = \\exp\\left(-\\frac{\\Delta t_{\\min}}{\\tau_{\\mathrm{eq}}}\\right)$$\nTaking the natural logarithm one more time to solve for $\\Delta t_{\\min}$:\n$$-\\frac{\\Delta t_{\\min}}{\\tau_{\\mathrm{eq}}} = \\ln\\left[ 1 - \\frac{C_{\\mathrm{BL}}}{2 g_{0} \\tau_{\\mathrm{eq}}} \\ln\\left(\\frac{\\Delta V_{0}}{\\Delta V_{\\min}}\\right) \\right]$$\n$$\\Delta t_{\\min} = -\\tau_{\\mathrm{eq}} \\ln\\left[ 1 - \\frac{C_{\\mathrm{BL}}}{2 g_{0} \\tau_{\\mathrm{eq}}} \\ln\\left(\\frac{\\Delta V_{0}}{\\Delta V_{\\min}}\\right) \\right]$$\n\nNow we substitute the given numerical values:\n$C_{\\mathrm{BL}} = 80\\,\\mathrm{fF} = 80 \\times 10^{-15}\\,\\mathrm{F}$\n$g_{0} = 2.0\\,\\mathrm{mS} = 2.0 \\times 10^{-3}\\,\\mathrm{S}$\n$\\tau_{\\mathrm{eq}} = 60\\,\\mathrm{ps} = 60 \\times 10^{-12}\\,\\mathrm{s}$\n$\\Delta V_{0} = 30\\,\\mathrm{mV} = 30 \\times 10^{-3}\\,\\mathrm{V}$\n$\\Delta V_{\\min} = 10\\,\\mathrm{mV} = 10 \\times 10^{-3}\\,\\mathrm{V}$\n\nFirst, we calculate the dimensionless term inside the outer logarithm:\nThe ratio of voltages is $\\frac{\\Delta V_{0}}{\\Delta V_{\\min}} = \\frac{30\\,\\mathrm{mV}}{10\\,\\mathrm{mV}} = 3$.\nThe product $2 g_{0} \\tau_{\\mathrm{eq}}$ is $2 \\times (2.0 \\times 10^{-3}\\,\\mathrm{S}) \\times (60 \\times 10^{-12}\\,\\mathrm{s}) = 240 \\times 10^{-15}\\,\\mathrm{F}$.\nThe ratio of capacitances is $\\frac{C_{\\mathrm{BL}}}{2 g_{0} \\tau_{\\mathrm{eq}}} = \\frac{80 \\times 10^{-15}\\,\\mathrm{F}}{240 \\times 10^{-15}\\,\\mathrm{F}} = \\frac{1}{3}$.\n\nSubstituting these values into the expression for $\\Delta t_{\\min}$:\n$$\\Delta t_{\\min} = -(60 \\times 10^{-12}\\,\\mathrm{s}) \\ln\\left[ 1 - \\frac{1}{3} \\ln(3) \\right]$$\nUsing the value $\\ln(3) \\approx 1.09861228867$:\n$$\\Delta t_{\\min} \\approx -(60 \\times 10^{-12}\\,\\mathrm{s}) \\ln\\left[ 1 - \\frac{1.09861228867}{3} \\right]$$\n$$\\Delta t_{\\min} \\approx -(60 \\times 10^{-12}\\,\\mathrm{s}) \\ln[ 1 - 0.36620409622 ]$$\n$$\\Delta t_{\\min} \\approx -(60 \\times 10^{-12}\\,\\mathrm{s}) \\ln[0.63379590378]$$\n$$\\Delta t_{\\min} \\approx -(60 \\times 10^{-12}\\,\\mathrm{s}) \\times (-0.45607073)$$\n$$\\Delta t_{\\min} \\approx 27.3642438 \\times 10^{-12}\\,\\mathrm{s}$$\nThe result is in seconds. Converting to picoseconds ($1\\,\\mathrm{ps} = 10^{-12}\\,\\mathrm{s}$):\n$$\\Delta t_{\\min} \\approx 27.3642438\\,\\mathrm{ps}$$\nRounding to four significant figures as requested, we get $27.36\\,\\mathrm{ps}$.\nThe minimum delay required is $27.36\\,\\mathrm{ps}$.",
            "answer": "$$\\boxed{27.36}$$"
        }
    ]
}