{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670812264455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670812264463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 10:31:04 2022 " "Processing started: Mon Dec 12 10:31:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670812264463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670812264463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motor_control -c motor_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off motor_control -c motor_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670812264463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670812264987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670812264987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file motor_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 motor_control " "Found entity 1: motor_control" {  } { { "motor_control.bdf" "" { Schematic "E:/Library/FPGA/car/motor_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670812272811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670812272811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "motor_control " "Elaborating entity \"motor_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670812272845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.bdf 1 1 " "Using design file pwm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.bdf" "" { Schematic "E:/Library/FPGA/car/pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670812272893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670812272893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst\"" {  } { { "motor_control.bdf" "inst" { Schematic "E:/Library/FPGA/car/motor_control.bdf" { { 264 832 1000 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670812272893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_generator.vhd 2 1 " "Using design file pwm_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_generator-beh " "Found design unit 1: PWM_generator-beh" {  } { { "pwm_generator.vhd" "" { Text "E:/Library/FPGA/car/pwm_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670812273284 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_generator " "Found entity 1: PWM_generator" {  } { { "pwm_generator.vhd" "" { Text "E:/Library/FPGA/car/pwm_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670812273284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670812273284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generator pwm:inst\|PWM_generator:inst2 " "Elaborating entity \"PWM_generator\" for hierarchy \"pwm:inst\|PWM_generator:inst2\"" {  } { { "pwm.bdf" "inst2" { Schematic "E:/Library/FPGA/car/pwm.bdf" { { 440 888 1064 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670812273288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "taw_generator.vhd 2 1 " "Using design file taw_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAW_generator-beh " "Found design unit 1: TAW_generator-beh" {  } { { "taw_generator.vhd" "" { Text "E:/Library/FPGA/car/taw_generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670812273349 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAW_generator " "Found entity 1: TAW_generator" {  } { { "taw_generator.vhd" "" { Text "E:/Library/FPGA/car/taw_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670812273349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670812273349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAW_generator pwm:inst\|TAW_generator:inst4 " "Elaborating entity \"TAW_generator\" for hierarchy \"pwm:inst\|TAW_generator:inst4\"" {  } { { "pwm.bdf" "inst4" { Schematic "E:/Library/FPGA/car/pwm.bdf" { { 760 888 1056 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670812273350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "translator.vhd 2 1 " "Using design file translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translator-beh " "Found design unit 1: translator-beh" {  } { { "translator.vhd" "" { Text "E:/Library/FPGA/car/translator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670812273395 ""} { "Info" "ISGN_ENTITY_NAME" "1 translator " "Found entity 1: translator" {  } { { "translator.vhd" "" { Text "E:/Library/FPGA/car/translator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670812273395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670812273395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translator translator:inst1 " "Elaborating entity \"translator\" for hierarchy \"translator:inst1\"" {  } { { "motor_control.bdf" "inst1" { Schematic "E:/Library/FPGA/car/motor_control.bdf" { { 400 832 1016 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670812273395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670812273816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670812274228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670812274228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670812274269 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670812274269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670812274269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670812274269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670812274284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 10:31:14 2022 " "Processing ended: Mon Dec 12 10:31:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670812274284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670812274284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670812274284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670812274284 ""}
