#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 26 16:36:12 2022
# Process ID: 25180
# Current directory: D:/1111/DCCDL/VIVADO/Lab5/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24340 D:\1111\DCCDL\VIVADO\Lab5\project_1\project_1.xpr
# Log file: D:/1111/DCCDL/VIVADO/Lab5/project_1/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/Lab5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sim_1/new/init_to_arctan2_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sim_1/new/arctan1_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctangent.srcs/sim_1/new/scaling_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 840.777 ; gain = 193.027
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1852.898 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1852.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1852.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1999.840 ; gain = 1133.430
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctan_top
INFO: [VRFC 10-311] analyzing module arctangent0
INFO: [VRFC 10-311] analyzing module arctangent1
INFO: [VRFC 10-311] analyzing module arctangent10
INFO: [VRFC 10-311] analyzing module arctangent11
INFO: [VRFC 10-311] analyzing module arctangent2
INFO: [VRFC 10-311] analyzing module arctangent3
INFO: [VRFC 10-311] analyzing module arctangent4
INFO: [VRFC 10-311] analyzing module arctangent5
INFO: [VRFC 10-311] analyzing module arctangent6
INFO: [VRFC 10-311] analyzing module arctangent7
INFO: [VRFC 10-311] analyzing module arctangent8
INFO: [VRFC 10-311] analyzing module arctangent9
INFO: [VRFC 10-311] analyzing module initial_stage
INFO: [VRFC 10-311] analyzing module scaling_xin
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 913f1e00fb6b4c169a74523dfe7a378c --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 913f1e00fb6b4c169a74523dfe7a378c --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'xin' [D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.srcs/sim_1/new/top_tb.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_tb_time_impl.sdf", for root module "top_tb/top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_tb_time_impl.sdf", for root module "top_tb/top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.initial_stage
Compiling module xil_defaultlib.arctangent8
Compiling module xil_defaultlib.arctangent9
Compiling module xil_defaultlib.arctangent10
Compiling module xil_defaultlib.arctangent11
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.scaling_xin
Compiling module xil_defaultlib.arctangent0
Compiling module xil_defaultlib.arctangent1
Compiling module xil_defaultlib.arctangent2
Compiling module xil_defaultlib.arctangent3
Compiling module xil_defaultlib.arctangent4
Compiling module xil_defaultlib.arctangent5
Compiling module xil_defaultlib.arctangent6
Compiling module xil_defaultlib.arctangent7
Compiling module xil_defaultlib.arctan_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim/xsim.dir/top_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim/xsim.dir/top_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 26 16:42:56 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 16:42:56 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2007.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/Lab5/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_time_impl -key {Post-Implementation:sim_1:Timing:top_tb} -tclbatch {top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctan1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/Lab5/arctangent/arctan1_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_56_reg[6]/TChk160_3285 at time 105055 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_67_reg[10]/TChk160_3285 at time 105113 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_67_reg[8]/TChk160_3285 at time 105113 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_67_reg[9]/TChk160_3285 at time 105113 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_67_reg[11]/TChk160_3285 at time 105212 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_67_reg[12]/TChk160_3285 at time 105212 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_67_reg[13]/TChk160_3285 at time 105212 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_78_reg[10]/TChk160_3285 at time 105216 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_78_reg[9]/TChk160_3285 at time 105216 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_01_reg[13]/TChk160_3285 at time 105220 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_78_reg[11]/TChk160_3285 at time 105258 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_78_reg[12]/TChk160_3285 at time 105258 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 160: Timing violation in scope /top_tb/top/ang_78_reg[13]/TChk160_3285 at time 105258 ps $recrem (negedge CLR,posedge C,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,CLR_dly,C_dly) 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2007.547 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:14 ; elapsed = 00:01:09 . Memory (MB): peak = 2007.547 ; gain = 1141.137
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 16:44:18 2022...
