# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.000128 2048 4.57664e-41 890 188800 17.7768 309.07 523.749 850.647 850.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.000128 2048 4.56459e-41 890 188784 17.7453 348.568 523.855 890.221 890.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.000128 2048 4.58631e-41 890 188800 17.7423 364.411 523.782 905.987 906.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.000128 2048 4.58463e-41 890 188736 17.7395 339.929 529.051 886.768 886.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.000128 2048 4.55604e-41 890 188700 17.7295 344.281 523.693 885.758 885.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.000128 2048 4.56053e-41 890 188720 17.7914 354.201 524.168 896.213 896.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.000128 2048 4.59093e-41 890 188760 17.7951 354.86 523.917 896.625 896.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.000128 2048 4.58295e-41 890 188672 17.7785 343.612 523.692 885.138 885.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.000128 2048 4.57005e-41 890 188544 17.7336 345.476 523.899 887.158 887.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.000128 2048 4.58953e-41 890 188600 17.7968 369.317 523.7 910.865 910.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.000128 2048 4.5587e-41 890 188416 17.7193 435.635 523.228 976.633 976.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1940 0.000128 2048 4.56571e-41 885 188864 17.7727 579.668 524.302 1121.79 1121.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.000128 2048 4.5807e-41 885 188880 17.8671 300.515 523.93 842.363 842.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.000128 2048 4.59079e-41 885 188832 17.7869 298.558 524.253 840.651 840.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.000128 2048 4.57342e-41 885 188832 17.7861 307.973 523.852 849.667 849.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.000128 2048 4.57874e-41 885 188800 17.7439 314.781 524.218 856.794 856.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.000128 2048 4.56851e-41 885 188784 17.7639 354.4 523.758 895.975 896.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.000128 2048 4.57202e-41 885 188800 17.748 346.423 523.919 888.139 888.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.000128 2048 4.55758e-41 885 188736 17.7386 370.836 523.585 912.212 912.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.000128 2048 4.58463e-41 885 188800 17.8212 367.682 524.367 909.922 909.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.000128 2048 4.56025e-41 885 188720 17.8313 370.301 524.136 912.321 912.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.000128 2048 4.56109e-41 885 188760 17.7339 362.979 524.242 905.009 905.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.000128 2048 4.56655e-41 885 188672 17.7787 347.693 523.547 889.07 889.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.000128 2048 4.5751e-41 885 188544 17.7295 407.64 523.929 949.35 949.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.000128 2048 4.56039e-41 885 188600 17.7894 408.325 524.045 950.213 950.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.000128 2048 4.59107e-41 885 188416 17.8094 372.484 523.317 913.66 913.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1940 0.000128 2048 4.5709e-41 900 188768 17.7357 567.509 523.886 1109.18 1109.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.000128 2048 4.55926e-41 900 188760 17.7596 322.092 524.386 864.29 864.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.000128 2048 4.56529e-41 900 188736 17.748 300.03 524.393 842.221 842.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.000128 2048 4.56417e-41 900 188720 17.7316 307.805 524.266 849.852 849.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.000128 2048 4.58098e-41 900 188736 17.7412 310.589 523.972 852.353 852.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.000128 2048 4.56683e-41 900 188712 17.7358 380.526 523.926 922.241 922.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.000128 2048 4.58239e-41 900 188640 17.7463 265.126 524.291 807.218 807.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.000128 2048 4.58267e-41 900 188720 17.7543 364.543 523.794 906.145 906.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.000128 2048 4.55688e-41 900 188640 17.7434 256.253 523.807 797.856 797.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.000128 2048 4.58169e-41 900 188640 17.7417 341.146 524.157 883.096 883.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.000128 2048 4.56025e-41 900 188544 17.7357 245.506 524.098 787.389 787.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.000128 2048 4.5716e-41 900 188700 17.7439 358.235 523.91 899.941 900.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.000128 2048 4.57005e-41 900 188600 17.7444 253.166 523.902 794.865 794.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.000128 2048 4.56011e-41 900 188608 17.7398 458.945 523.761 1000.5 1000.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.000128 2048 4.58967e-41 900 188384 17.7344 297.662 523.866 839.315 839.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.000128 2048 4.58014e-41 900 188640 17.776 438.415 523.793 980.036 980.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.000128 2048 4.57076e-41 900 188400 17.8585 297.263 523.547 838.72 838.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.000128 2048 4.56375e-41 900 188672 17.7521 425.453 523.968 967.226 967.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.000128 2048 4.57524e-41 900 188416 17.7514 286.634 523.431 827.867 827.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.000128 2048 4.56557e-41 900 188544 17.7353 371.919 524.111 913.816 913.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.000128 2048 4.5793e-41 900 188160 17.7348 260.819 523.638 802.24 802.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.000128 2048 4.59023e-41 900 188600 17.7363 384.779 523.907 926.475 926.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.000128 2048 4.58561e-41 900 188400 17.748 272.551 523.884 814.234 814.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1940 0.000128 2048 4.56627e-41 888 188864 17.7398 550.601 524.392 1092.79 1092.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.000128 2048 4.58477e-41 888 188840 17.7729 295.823 523.877 837.526 837.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.000128 2048 4.58183e-41 888 188832 17.7424 292.412 523.874 834.083 834.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.000128 2048 4.58127e-41 888 188736 17.7609 187.435 523.75 728.995 729.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.000128 2048 4.58491e-41 888 188832 17.7369 338.394 523.889 880.071 880.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.000128 2048 4.58491e-41 888 188720 17.7398 216.412 523.751 757.953 758.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.000128 2048 4.56907e-41 888 188800 17.7296 329.497 524.321 871.595 871.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.000128 2048 4.55744e-41 888 188672 17.7907 220.603 523.552 761.995 762.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.000128 2048 4.57005e-41 888 188784 17.7318 358.706 523.805 900.294 900.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.000128 2048 4.57958e-41 888 188640 17.7516 251.372 524.123 793.298 793.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.000128 2048 4.5786e-41 888 188800 17.7587 339.179 523.872 880.864 880.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.000128 2048 4.5737e-41 888 188640 17.7374 244.724 523.525 786.037 786.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.000128 2048 4.56347e-41 888 188736 17.754 439.128 523.666 980.604 980.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.000128 2048 4.56613e-41 888 188544 17.7377 279.356 523.965 821.113 821.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.000128 2048 4.55842e-41 888 188800 17.7752 430.52 524.011 972.359 972.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.000128 2048 4.56095e-41 888 188600 17.7312 292.161 523.659 833.601 833.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.000128 2048 4.57902e-41 888 188720 17.7254 422.403 524.177 964.357 964.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.000128 2048 4.57664e-41 888 188608 17.754 279.384 524.184 821.373 821.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.000128 2048 4.56963e-41 888 188760 17.7459 409.446 524.242 951.485 951.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.000128 2048 4.58449e-41 888 188640 17.7458 265.024 523.876 806.7 806.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.000128 2048 4.56207e-41 888 188672 17.7356 392.221 524.156 934.167 934.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.000128 2048 4.58449e-41 888 188416 17.7234 262.978 523.824 804.579 804.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1940 0.000128 2048 4.56907e-41 900 188768 17.7541 610.953 523.98 1152.74 1152.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.000128 2048 4.56697e-41 900 188760 17.7725 288.635 523.977 830.436 830.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1940 0.000128 2048 4.58407e-41 900 188720 17.7459 531.67 524.333 1073.8 1073.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.000128 2048 4.55954e-41 900 188736 17.7421 306.597 523.972 848.367 848.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.000128 2048 4.56179e-41 900 188640 17.7807 197.948 523.716 739.498 739.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.000128 2048 4.59009e-41 900 188720 17.7576 334.099 524.212 876.121 876.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.000128 2048 4.57356e-41 900 188608 17.7316 211.47 523.674 752.926 752.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.000128 2048 4.58098e-41 900 188736 17.7697 343.79 524.339 885.947 886.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.000128 2048 4.58155e-41 900 188672 17.7443 230.077 523.813 771.686 771.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.000128 2048 4.56683e-41 900 188712 17.7617 361.777 523.915 903.506 903.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.000128 2048 4.57118e-41 900 188640 17.7631 260.732 524.223 802.776 802.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.000128 2048 4.57048e-41 900 188720 17.7379 352.924 523.954 894.668 894.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.000128 2048 4.5793e-41 900 188640 17.7489 249.059 523.902 790.764 790.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.000128 2048 4.55997e-41 900 188640 17.7582 431.119 524.119 973.048 973.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.000128 2048 4.56753e-41 900 188544 17.7647 288.978 524.159 830.958 831.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.000128 2048 4.57342e-41 900 188700 17.7559 430.554 524.333 972.696 972.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.000128 2048 4.58533e-41 900 188600 17.7504 290.792 524.345 832.94 832.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.000128 2048 4.57202e-41 900 188608 17.7295 418.599 523.893 960.277 960.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.000128 2048 4.57398e-41 900 188384 17.7211 275.111 523.994 816.877 816.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.000128 2048 4.56417e-41 900 188640 17.744 405.811 524.142 947.746 947.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.000128 2048 4.57594e-41 900 188400 17.7316 268.247 523.462 809.495 809.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.000128 2048 4.58491e-41 900 188672 17.738 388.094 523.872 929.756 929.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.000128 2048 4.59051e-41 900 188416 17.7845 273.239 523.553 814.627 814.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 0.000128 2048 4.56361e-41 896 188800 17.7846 283.8 523.795 825.432 825.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1940 0.000128 2048 4.56375e-41 896 188736 17.7336 520.245 524.188 1062.22 1062.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.000128 2048 4.56403e-41 896 188800 17.7357 286.317 529.054 833.157 833.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.000128 2048 4.57566e-41 896 188720 17.7307 184.608 524.202 726.594 726.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.000128 2048 4.58841e-41 896 188784 17.7971 308.41 524.282 850.541 850.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.000128 2048 4.55562e-41 896 188736 17.7415 199.538 524.404 741.736 741.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.000128 2048 4.5723e-41 896 188776 17.7431 307.18 524.276 849.25 849.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.000128 2048 4.58855e-41 896 188720 17.8606 197.694 524.232 739.84 739.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.000128 2048 4.56543e-41 896 188664 17.7336 163.768 524.28 705.834 705.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.000128 2048 4.56613e-41 896 188736 17.731 311.841 523.895 853.519 853.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.000128 2048 4.57426e-41 896 188672 17.7582 211.579 524.26 753.646 753.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.000128 2048 4.57734e-41 896 188544 17.7316 176.101 523.729 717.615 717.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.000128 2048 4.55842e-41 896 188712 17.7275 443.806 524.256 985.841 985.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.000128 2048 4.58197e-41 896 188640 17.7475 278.243 524.265 820.307 820.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.000128 2048 4.57524e-41 896 188568 17.7251 229.201 523.831 770.807 770.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.000128 2048 4.56697e-41 896 188720 17.7315 412.591 523.889 954.264 954.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.000128 2048 4.56249e-41 896 188640 17.7305 278.606 523.864 820.252 820.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.000128 2048 4.58253e-41 896 188400 17.7173 232.016 523.468 773.257 773.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.000128 2048 4.57608e-41 896 188736 17.7308 392.161 523.835 933.779 933.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.000128 2048 4.56487e-41 896 188544 17.7556 253.553 524.029 795.39 795.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.000128 2048 4.58463e-41 896 188352 17.7254 221.552 523.885 763.212 763.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.000128 2048 4.58533e-41 896 188700 17.7252 386.185 524.247 928.208 928.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.000128 2048 4.56921e-41 896 188600 17.738 267.202 524.202 809.193 809.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.000128 2048 4.58995e-41 896 188400 17.6845 222.573 523.542 763.848 763.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.000128 2048 4.57986e-41 896 188720 17.736 373.736 524.381 915.903 915.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.000128 2048 4.58743e-41 896 188608 17.7595 260.554 523.97 802.332 802.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.000128 2048 4.58995e-41 896 188496 17.7373 214.994 523.813 756.598 756.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.000128 2048 4.5737e-41 896 188640 17.7377 366.357 523.711 907.858 907.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.000128 2048 4.58813e-41 896 188400 17.8133 263.227 523.831 804.922 804.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.000128 2048 4.58575e-41 896 188280 17.7684 216.614 523.822 758.256 758.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.000128 2048 4.58323e-41 896 188672 17.7287 370.056 524.317 912.159 912.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.000128 2048 4.58855e-41 896 188416 17.7173 250.771 523.975 792.516 792.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.000128 2048 4.5594e-41 896 188160 17.7456 225.975 523.201 766.972 767.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.000128 2048 4.55604e-41 920 188608 17.7442 296.358 523.845 838.001 838.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1940 0.000128 2048 4.56865e-41 920 188544 17.7374 544.436 523.766 1085.99 1086.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.000128 2048 4.56179e-41 920 188600 17.7899 331.606 523.858 873.308 873.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.000128 2048 4.58407e-41 920 188560 17.7833 212.795 528.876 759.509 759.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1940 0.000128 2048 4.58267e-41 920 188520 17.8072 609.395 524.336 1151.59 1151.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.000128 2048 4.58197e-41 920 188592 17.743 306.092 524.365 848.252 848.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.000128 2048 4.56907e-41 920 188544 17.7754 200.857 523.867 742.55 742.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.000128 2048 4.56585e-41 920 188496 17.7573 164.17 524.06 706.039 706.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.000128 2048 4.56109e-41 920 188608 17.7582 442.591 524.362 984.761 984.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.000128 2048 4.57874e-41 920 188496 17.7416 278.544 524.213 820.551 820.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.000128 2048 4.57384e-41 920 188496 17.7366 226.857 523.995 768.642 768.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.000128 2048 4.56291e-41 920 188544 17.7603 412.315 523.688 953.816 953.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.000128 2048 4.58897e-41 920 188416 17.7339 263.092 524.081 804.96 805.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.000128 2048 4.56935e-41 920 188352 17.7492 213.287 523.603 754.689 754.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.000128 2048 4.59107e-41 920 188568 17.7512 419.643 523.842 961.291 961.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.000128 2048 4.56669e-41 920 188496 17.7337 273.82 523.925 815.534 815.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.000128 2048 4.58463e-41 920 188352 17.7373 241.091 523.665 782.544 782.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.000128 2048 4.57622e-41 920 188352 17.8164 213.32 523.843 755.031 755.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.000128 2048 4.55646e-41 920 188560 17.7494 394.706 524.291 936.796 936.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.000128 2048 4.58673e-41 920 188480 17.7892 267.357 524.226 809.423 809.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.000128 2048 4.57188e-41 920 188400 17.739 224.379 524.349 766.517 766.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.000128 2048 4.58869e-41 920 188160 17.7214 219.396 523.917 761.088 761.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.000128 2048 4.56935e-41 920 188544 17.7382 371.075 523.861 912.727 912.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.000128 2048 4.57468e-41 920 188352 17.729 264.385 523.974 806.138 806.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.000128 2048 4.558e-41 920 188352 17.7364 217.479 523.913 759.18 759.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.000128 2048 4.56235e-41 920 188160 17.7313 205.044 523.588 746.418 746.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.000128 2048 4.55758e-41 920 188500 17.7391 384.659 523.744 926.197 926.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.000128 2048 4.57019e-41 920 188400 17.7439 262.83 523.835 804.459 804.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.000128 2048 4.57566e-41 920 188100 17.7168 225.707 523.285 766.758 766.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.000128 2048 4.57146e-41 920 188000 17.7787 208.754 528.488 755.071 755.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.000128 2048 4.59009e-41 912 188672 17.7188 316.933 523.949 858.654 858.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1940 0.000128 2048 4.57188e-41 912 188608 17.7519 594.259 524.283 1136.35 1136.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1940 0.000128 2048 4.57902e-41 912 188544 17.7828 597.036 523.689 1138.56 1138.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.000128 2048 4.58841e-41 912 188680 17.7172 303.358 524.358 845.483 845.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.000128 2048 4.55646e-41 912 188640 17.7824 199.688 524.417 741.943 742.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.000128 2048 4.59107e-41 912 188520 17.7193 162.965 528.824 709.559 709.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.000128 2048 4.58771e-41 912 188640 17.7787 425.12 523.901 966.854 966.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.000128 2048 4.57776e-41 912 188544 17.8012 267.203 523.784 808.84 808.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.000128 2048 4.58659e-41 912 188496 17.7037 215.025 523.782 756.56 756.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.000128 2048 4.56431e-41 912 188352 17.7132 181.615 523.903 723.283 723.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.000128 2048 4.57902e-41 912 188664 17.7195 394.251 524.342 936.366 936.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.000128 2048 4.57762e-41 912 188608 17.7235 249.768 523.927 791.472 791.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.000128 2048 4.55604e-41 912 188496 17.6927 205.154 523.621 746.52 746.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.000128 2048 4.56823e-41 912 188384 17.7254 185.14 523.476 726.392 726.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.000128 2048 4.57174e-41 912 188608 17.7338 381.11 523.657 922.551 922.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.000128 2048 4.55604e-41 912 188544 17.7377 247.724 523.778 789.29 789.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.000128 2048 4.57104e-41 912 188352 17.7157 207.877 523.516 749.162 749.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.000128 2048 4.56879e-41 912 188416 17.7152 182.911 523.862 724.537 724.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.000128 2048 4.56809e-41 912 188640 17.7147 371.697 524.318 913.779 913.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.000128 2048 4.5716e-41 912 188496 17.7224 258.978 523.71 800.46 800.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.000128 2048 4.57272e-41 912 188352 17.7209 218.519 523.51 759.801 759.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.000128 2048 4.57832e-41 912 188352 17.7097 219.163 524.196 761.12 761.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.000128 2048 4.56221e-41 912 188640 17.719 368.275 523.916 909.963 910.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.000128 2048 4.57342e-41 912 188480 17.7869 263.76 524.188 805.784 805.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.000128 2048 4.57019e-41 912 188400 17.722 217.676 524.084 759.536 759.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 0.000128 2048 4.56361e-41 912 188160 17.6988 203.782 523.77 745.303 745.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.000128 2048 4.55716e-41 900 188768 17.7436 325.781 524.328 867.907 867.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1940 0.000128 2048 4.58211e-41 900 188736 17.8135 576.458 523.975 1118.3 1118.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1940 0.000128 2048 4.55744e-41 900 188640 17.758 574.294 524.149 1116.25 1116.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.000128 2048 4.5594e-41 900 188760 17.755 301.136 524.331 843.277 843.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.000128 2048 4.57832e-41 900 188720 17.7458 194.215 524.201 736.214 736.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.000128 2048 4.57482e-41 900 188640 17.7377 161.886 524.012 703.685 703.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1940 0.000128 2048 4.56375e-41 900 188640 17.7418 516.163 524.372 1058.33 1058.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.000128 2048 4.57958e-41 900 188736 17.7316 412.883 523.928 954.594 954.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.000128 2048 4.57258e-41 900 188640 17.7561 257.219 524.105 799.134 799.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.000128 2048 4.55828e-41 900 188640 17.7393 209.32 523.93 751.044 751.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.000128 2048 4.58463e-41 900 188544 17.7364 178 524.205 719.992 720.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.000128 2048 4.57005e-41 900 188720 17.7293 380.885 523.84 922.509 922.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.000128 2048 4.56277e-41 900 188608 17.7554 241.263 524.059 783.128 783.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.000128 2048 4.58659e-41 900 188496 17.7684 198.54 523.536 739.894 739.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.000128 2048 4.5758e-41 900 188384 17.7172 178.425 523.269 719.463 719.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.000128 2048 4.58645e-41 900 188736 17.7418 375.288 524.382 917.462 917.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.000128 2048 4.57524e-41 900 188672 17.7562 244.341 523.97 786.117 786.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.000128 2048 4.55884e-41 900 188544 17.7357 207.679 524.4 749.868 749.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.000128 2048 4.58855e-41 900 188416 17.742 183.23 523.618 724.643 724.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.000128 2048 4.5566e-41 900 188712 17.7394 384.316 523.831 925.94 925.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.000128 2048 4.58253e-41 900 188640 17.7878 272.695 524.296 814.832 814.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.000128 2048 4.58743e-41 900 188568 17.7404 224.057 524.291 766.141 766.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.000128 2048 4.5594e-41 900 188352 17.7491 214.462 523.47 755.732 755.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.000128 2048 4.58799e-41 900 188280 17.7848 195.117 523.778 736.732 736.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.000128 2048 4.58239e-41 900 188720 17.739 372.358 524.385 914.535 914.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.000128 2048 4.56501e-41 900 188640 17.7448 257.307 524.298 799.402 799.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.000128 2048 4.55632e-41 900 188400 17.7297 216.884 523.459 758.123 758.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.000128 2048 4.56137e-41 900 188480 17.7664 199.454 524.375 741.648 741.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.000128 2048 4.56963e-41 900 188400 17.7422 191.219 523.904 732.916 732.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.000128 2048 4.58743e-41 900 188768 17.7683 300.636 524.39 842.845 842.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1940 0.000128 2048 4.56277e-41 900 188736 17.758 518.345 524.418 1060.57 1060.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1940 0.000128 2048 4.55884e-41 900 188640 17.8173 517.799 524.224 1059.89 1059.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1940 0.000128 2048 4.56725e-41 900 188672 17.77 518.182 524.378 1060.38 1060.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.000128 2048 4.55674e-41 900 188760 17.7634 413.959 523.892 955.671 955.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.000128 2048 4.57398e-41 900 188720 17.7376 257.147 523.882 798.817 798.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.000128 2048 4.5709e-41 900 188640 17.7423 209.688 523.728 751.216 751.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.000128 2048 4.56683e-41 900 188640 17.7927 177.376 524.118 719.337 719.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.000128 2048 4.58701e-41 900 188736 17.7525 378.801 523.723 920.327 920.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.000128 2048 4.55786e-41 900 188640 17.7416 237.885 523.901 779.58 779.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.000128 2048 4.58127e-41 900 188640 17.7787 195.019 523.84 736.689 736.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.000128 2048 4.56823e-41 900 188544 17.7317 175.97 524.216 717.971 718.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.000128 2048 4.58869e-41 900 188400 17.7418 152.185 523.955 693.932 693.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.000128 2048 4.55632e-41 900 188720 17.7295 363.149 523.914 904.842 904.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.000128 2048 4.57594e-41 900 188608 17.7258 230.863 524.176 772.815 772.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.000128 2048 4.58042e-41 900 188496 17.7782 194.394 523.536 735.76 735.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.000128 2048 4.56263e-41 900 188384 17.7316 170.765 523.356 711.906 711.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.000128 2048 4.58421e-41 900 188440 17.7429 151.777 524.175 693.746 693.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.000128 2048 4.57019e-41 900 188736 17.8207 344.65 523.882 886.405 886.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.000128 2048 4.55632e-41 900 188672 17.7542 235.241 524.321 777.372 777.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.000128 2048 4.57005e-41 900 188544 17.7563 195.672 523.789 737.269 737.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.000128 2048 4.5793e-41 900 188416 17.7309 182.093 524.047 723.922 723.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.000128 2048 4.56753e-41 900 188480 17.7418 165.424 524.411 707.629 707.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.000128 2048 4.56851e-41 896 188800 17.7316 295.174 524.403 837.364 837.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1940 0.000128 2048 4.5751e-41 896 188736 17.7294 512.383 524.312 1054.47 1054.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1940 0.000128 2048 4.57734e-41 896 188736 17.7352 513.677 523.991 1055.46 1055.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1940 0.000128 2048 4.56655e-41 896 188672 17.7301 512.463 524.197 1054.44 1054.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.000128 2048 4.56683e-41 896 188800 17.7285 396.508 524.268 938.563 938.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.000128 2048 4.57188e-41 896 188720 17.7375 241.78 524.285 783.853 783.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.000128 2048 4.58295e-41 896 188640 17.7234 199.34 523.781 740.895 740.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.000128 2048 4.56179e-41 896 188640 17.7377 172.216 524.236 714.243 714.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1940 0.000128 2048 4.57678e-41 896 188600 17.7422 689.922 524.312 1232.03 1232.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.000128 2048 4.57874e-41 896 188784 17.7605 364.649 524.399 906.863 906.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.000128 2048 4.58239e-41 896 188736 17.7696 227.682 523.925 769.428 769.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.000128 2048 4.58042e-41 896 188640 17.7863 187.239 523.756 728.834 728.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.000128 2048 4.58379e-41 896 188544 17.7789 167.18 524.055 709.065 709.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.000128 2048 4.56767e-41 896 188400 17.7664 145.879 523.783 687.48 687.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.000128 2048 4.58603e-41 896 188776 17.7309 343.913 524.339 886.037 886.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.000128 2048 4.57566e-41 896 188720 17.7616 219.044 524.415 761.273 761.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.000128 2048 4.57692e-41 896 188664 17.7521 185.369 523.893 727.067 727.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.000128 2048 4.57888e-41 896 188608 17.7353 163.42 524.398 705.603 705.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.000128 2048 4.56347e-41 896 188440 17.7227 146.067 523.811 687.652 687.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.000128 2048 4.5772e-41 896 188736 17.775 339.994 523.826 881.648 881.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.000128 2048 4.5779e-41 896 188672 17.7384 230.443 524.42 772.652 772.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.000128 2048 4.58211e-41 896 188544 17.7339 190.296 523.67 731.752 731.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.000128 2048 4.56221e-41 896 188416 17.7133 175.598 523.337 716.702 716.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.000128 2048 4.56431e-41 896 188480 17.7827 162.085 524.296 704.215 704.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.000128 2048 4.57412e-41 896 188160 17.7155 152.964 523.202 693.933 693.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1940 0.000128 2048 4.58281e-41 896 188816 17.7482 514.504 523.923 1056.22 1056.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 0.000128 2048 4.59037e-41 896 188800 17.7363 331.434 524.337 873.56 873.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 0.000128 2048 4.57608e-41 896 188736 17.737 213.437 524.322 755.546 755.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 0.000128 2048 4.58351e-41 896 188736 17.8212 175.958 523.945 717.774 717.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1940 0.000128 2048 4.58547e-41 896 188672 17.7323 539.004 523.902 1080.69 1080.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1940 0.000128 2048 4.57454e-41 896 188640 17.8442 539.3 523.73 1080.93 1080.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1940 0.000128 2048 4.56179e-41 896 188544 17.7521 538.194 524.085 1080.08 1080.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1940 0.000128 2048 4.58393e-41 896 188608 17.7758 539.646 523.895 1081.37 1081.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1940 0.000128 2048 4.55702e-41 896 188416 17.7773 538.542 523.475 1079.85 1079.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1940 0.000128 2048 4.56235e-41 900 188384 17.7284 517.833 523.373 1058.99 1059.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1940 0.000128 2048 4.5779e-41 896 188608 17.7459 512.227 524.513 1054.54 1054.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1940 0.000128 2048 4.58701e-41 900 188440 17.7542 525.177 523.755 1066.74 1066.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1940 0.000128 2048 4.58519e-41 912 188440 17.7654 539.994 524.394 1082.21 1082.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1940 0.000128 2048 4.5793e-41 896 188672 17.7354 520.337 523.733 1061.86 1061.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1940 0.000128 2048 4.55548e-41 896 188160 17.7165 728.75 523.829 1270.35 1270.4
