{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 11:59:17 2008 " "Info: Processing started: Sun Aug 24 11:59:17 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off modeSelect -c modeSelect --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off modeSelect -c modeSelect --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 11 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sw0_node " "Info: Detected ripple clock \"sw0_node\" as buffer" {  } { { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw0_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register mode\[1\] mode\[1\] 320.1 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 320.1 MHz between source register \"mode\[1\]\" and destination register \"mode\[1\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.897 ns + Longest register register " "Info: + Longest register to register delay is 0.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode\[1\] 1 REG LC_X17_Y1_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y1_N9; Fanout = 2; REG Node = 'mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.423 ns) 0.897 ns mode\[1\] 2 REG LC_X17_Y1_N9 2 " "Info: 2: + IC(0.474 ns) + CELL(0.423 ns) = 0.897 ns; Loc. = LC_X17_Y1_N9; Fanout = 2; REG Node = 'mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { mode[1] mode[1] } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 47.16 % ) " "Info: Total cell delay = 0.423 ns ( 47.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.474 ns ( 52.84 % ) " "Info: Total interconnect delay = 0.474 ns ( 52.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { mode[1] mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.897 ns" { mode[1] {} mode[1] {} } { 0.000ns 0.474ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.613 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.827 ns) 2.912 ns sw0_node 2 REG LC_X8_Y8_N2 2 " "Info: 2: + IC(0.786 ns) + CELL(0.827 ns) = 2.912 ns; Loc. = LC_X8_Y8_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { clk sw0_node } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.072 ns) + CELL(0.629 ns) 6.613 ns mode\[1\] 3 REG LC_X17_Y1_N9 2 " "Info: 3: + IC(3.072 ns) + CELL(0.629 ns) = 6.613 ns; Loc. = LC_X17_Y1_N9; Fanout = 2; REG Node = 'mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { sw0_node mode[1] } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 41.66 % ) " "Info: Total cell delay = 2.755 ns ( 41.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.858 ns ( 58.34 % ) " "Info: Total interconnect delay = 3.858 ns ( 58.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { clk sw0_node mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} } { 0.000ns 0.000ns 0.786ns 3.072ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.613 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.827 ns) 2.912 ns sw0_node 2 REG LC_X8_Y8_N2 2 " "Info: 2: + IC(0.786 ns) + CELL(0.827 ns) = 2.912 ns; Loc. = LC_X8_Y8_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { clk sw0_node } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.072 ns) + CELL(0.629 ns) 6.613 ns mode\[1\] 3 REG LC_X17_Y1_N9 2 " "Info: 3: + IC(3.072 ns) + CELL(0.629 ns) = 6.613 ns; Loc. = LC_X17_Y1_N9; Fanout = 2; REG Node = 'mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { sw0_node mode[1] } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 41.66 % ) " "Info: Total cell delay = 2.755 ns ( 41.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.858 ns ( 58.34 % ) " "Info: Total interconnect delay = 3.858 ns ( 58.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { clk sw0_node mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} } { 0.000ns 0.000ns 0.786ns 3.072ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { clk sw0_node mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} } { 0.000ns 0.000ns 0.786ns 3.072ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} } { 0.000ns 0.000ns 0.786ns 3.072ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { mode[1] mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.897 ns" { mode[1] {} mode[1] {} } { 0.000ns 0.474ns } { 0.000ns 0.423ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { clk sw0_node mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} } { 0.000ns 0.000ns 0.786ns 3.072ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~out0 {} sw0_node {} mode[1] {} } { 0.000ns 0.000ns 0.786ns 3.072ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { mode[1] {} } {  } {  } "" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "sw0_node sw0 clk 5.165 ns register " "Info: tsu for register \"sw0_node\" (data pin = \"sw0\", clock pin = \"clk\") is 5.165 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.846 ns + Longest pin register " "Info: + Longest pin to register delay is 7.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 PIN PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 1; PIN Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.445 ns) + CELL(0.102 ns) 7.846 ns sw0_node 2 REG LC_X8_Y8_N2 2 " "Info: 2: + IC(6.445 ns) + CELL(0.102 ns) = 7.846 ns; Loc. = LC_X8_Y8_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { sw0 sw0_node } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 17.86 % ) " "Info: Total cell delay = 1.401 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.445 ns ( 82.14 % ) " "Info: Total interconnect delay = 6.445 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.846 ns" { sw0 sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.846 ns" { sw0 {} sw0~out0 {} sw0_node {} } { 0.000ns 0.000ns 6.445ns } { 0.000ns 1.299ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.714 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.629 ns) 2.714 ns sw0_node 2 REG LC_X8_Y8_N2 2 " "Info: 2: + IC(0.786 ns) + CELL(0.629 ns) = 2.714 ns; Loc. = LC_X8_Y8_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { clk sw0_node } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 71.04 % ) " "Info: Total cell delay = 1.928 ns ( 71.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.786 ns ( 28.96 % ) " "Info: Total interconnect delay = 0.786 ns ( 28.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { clk sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { clk {} clk~out0 {} sw0_node {} } { 0.000ns 0.000ns 0.786ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.846 ns" { sw0 sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.846 ns" { sw0 {} sw0~out0 {} sw0_node {} } { 0.000ns 0.000ns 6.445ns } { 0.000ns 1.299ns 0.102ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { clk sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { clk {} clk~out0 {} sw0_node {} } { 0.000ns 0.000ns 0.786ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mode_out\[0\] mode\[0\] 10.538 ns register " "Info: tco from clock \"clk\" to destination pin \"mode_out\[0\]\" through register \"mode\[0\]\" is 10.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.613 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.827 ns) 2.912 ns sw0_node 2 REG LC_X8_Y8_N2 2 " "Info: 2: + IC(0.786 ns) + CELL(0.827 ns) = 2.912 ns; Loc. = LC_X8_Y8_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { clk sw0_node } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.072 ns) + CELL(0.629 ns) 6.613 ns mode\[0\] 3 REG LC_X17_Y1_N5 3 " "Info: 3: + IC(3.072 ns) + CELL(0.629 ns) = 6.613 ns; Loc. = LC_X17_Y1_N5; Fanout = 3; REG Node = 'mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { sw0_node mode[0] } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 41.66 % ) " "Info: Total cell delay = 2.755 ns ( 41.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.858 ns ( 58.34 % ) " "Info: Total interconnect delay = 3.858 ns ( 58.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { clk sw0_node mode[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~out0 {} sw0_node {} mode[0] {} } { 0.000ns 0.000ns 0.786ns 3.072ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.727 ns + Longest register pin " "Info: + Longest register to pin delay is 3.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode\[0\] 1 REG LC_X17_Y1_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y1_N5; Fanout = 3; REG Node = 'mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(1.865 ns) 3.727 ns mode_out\[0\] 2 PIN PIN_U10 0 " "Info: 2: + IC(1.862 ns) + CELL(1.865 ns) = 3.727 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'mode_out\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.727 ns" { mode[0] mode_out[0] } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 50.04 % ) " "Info: Total cell delay = 1.865 ns ( 50.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.862 ns ( 49.96 % ) " "Info: Total interconnect delay = 1.862 ns ( 49.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.727 ns" { mode[0] mode_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.727 ns" { mode[0] {} mode_out[0] {} } { 0.000ns 1.862ns } { 0.000ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { clk sw0_node mode[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { clk {} clk~out0 {} sw0_node {} mode[0] {} } { 0.000ns 0.000ns 0.786ns 3.072ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.727 ns" { mode[0] mode_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.727 ns" { mode[0] {} mode_out[0] {} } { 0.000ns 1.862ns } { 0.000ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sw0_node sw0 clk -5.119 ns register " "Info: th for register \"sw0_node\" (data pin = \"sw0\", clock pin = \"clk\") is -5.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.714 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.629 ns) 2.714 ns sw0_node 2 REG LC_X8_Y8_N2 2 " "Info: 2: + IC(0.786 ns) + CELL(0.629 ns) = 2.714 ns; Loc. = LC_X8_Y8_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { clk sw0_node } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 71.04 % ) " "Info: Total cell delay = 1.928 ns ( 71.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.786 ns ( 28.96 % ) " "Info: Total interconnect delay = 0.786 ns ( 28.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { clk sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { clk {} clk~out0 {} sw0_node {} } { 0.000ns 0.000ns 0.786ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.846 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 PIN PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 1; PIN Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.445 ns) + CELL(0.102 ns) 7.846 ns sw0_node 2 REG LC_X8_Y8_N2 2 " "Info: 2: + IC(6.445 ns) + CELL(0.102 ns) = 7.846 ns; Loc. = LC_X8_Y8_N2; Fanout = 2; REG Node = 'sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { sw0 sw0_node } "NODE_NAME" } } { "modeSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/modeSelect.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 17.86 % ) " "Info: Total cell delay = 1.401 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.445 ns ( 82.14 % ) " "Info: Total interconnect delay = 6.445 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.846 ns" { sw0 sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.846 ns" { sw0 {} sw0~out0 {} sw0_node {} } { 0.000ns 0.000ns 6.445ns } { 0.000ns 1.299ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { clk sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { clk {} clk~out0 {} sw0_node {} } { 0.000ns 0.000ns 0.786ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.846 ns" { sw0 sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.846 ns" { sw0 {} sw0~out0 {} sw0_node {} } { 0.000ns 0.000ns 6.445ns } { 0.000ns 1.299ns 0.102ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Peak virtual memory: 120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 11:59:20 2008 " "Info: Processing ended: Sun Aug 24 11:59:20 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
