// Seed: 2877203628
module module_0 ();
  wire id_1 = id_1;
  wire id_2 = id_1;
  wire [-1 'h0 : 1 'h0] id_3 = id_1;
  assign module_1.id_5 = 0;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0
    , id_14,
    input uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input tri id_4,
    output supply1 id_5,
    output wire id_6,
    output wire id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    output uwire id_11,
    input uwire id_12
);
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
