Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,39
design__inferred_latch__count,0
design__instance__count,3694
design__instance__area,26180.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,6
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0027312550228089094
power__switching__total,0.003981930203735828
power__leakage__total,2.5855909413508016e-08
power__total,0.006713211536407471
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.027521
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.027521
timing__hold__ws__corner:nom_tt_025C_1v80,0.336168
timing__setup__ws__corner:nom_tt_025C_1v80,11.90217
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.336168
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,38.049633
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,91
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,6
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.039589
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.039589
timing__hold__ws__corner:nom_ss_100C_1v60,0.884673
timing__setup__ws__corner:nom_ss_100C_1v60,-6.590106
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-37.746666
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.590106
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.884673
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,27.433496
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,6
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.021732
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.021732
timing__hold__ws__corner:nom_ff_n40C_1v95,0.111522
timing__setup__ws__corner:nom_ff_n40C_1v95,19.151703
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111522
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,38.645187
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,104
design__max_fanout_violation__count,6
design__max_cap_violation__count,0
clock__skew__worst_hold,0.042585
clock__skew__worst_setup,0.020492
timing__hold__ws,0.10937
timing__setup__ws,-7.129501
timing__hold__tns,0.0
timing__setup__tns,-40.974514
timing__hold__wns,0.0
timing__setup__wns,-7.129501
timing__hold_vio__count,0
timing__hold_r2r__ws,0.10937
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,27.18412
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3694
design__instance__area__stdcell,26180.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.764263
design__instance__utilization__stdcell,0.764263
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,66799.5
design__violations,0
design__instance__count__setup_buffer,13
design__instance__count__hold_buffer,13
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3257
route__net__special,2
route__drc_errors__iter:1,2084
route__wirelength__iter:1,78159
route__drc_errors__iter:2,1248
route__wirelength__iter:2,77247
route__drc_errors__iter:3,1243
route__wirelength__iter:3,77123
route__drc_errors__iter:4,269
route__wirelength__iter:4,76839
route__drc_errors__iter:5,51
route__wirelength__iter:5,76805
route__drc_errors__iter:6,33
route__wirelength__iter:6,76809
route__drc_errors__iter:7,10
route__wirelength__iter:7,76814
route__drc_errors__iter:8,4
route__wirelength__iter:8,76806
route__drc_errors__iter:9,0
route__wirelength__iter:9,76811
route__drc_errors,0
route__wirelength,76811
route__vias,24546
route__vias__singlecut,24546
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,351.14
timing__unannotated_net__count__corner:nom_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,6
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.02618
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.02618
timing__hold__ws__corner:min_tt_025C_1v80,0.332444
timing__setup__ws__corner:min_tt_025C_1v80,12.154257
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332444
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,38.094154
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,57
design__max_fanout_violation__count__corner:min_ss_100C_1v60,6
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.038564
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.038564
timing__hold__ws__corner:min_ss_100C_1v60,0.87576
timing__setup__ws__corner:min_ss_100C_1v60,-6.109499
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-34.874203
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-6.109499
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.87576
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,27.654673
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,6
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.020492
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.020492
timing__hold__ws__corner:min_ff_n40C_1v95,0.10937
timing__setup__ws__corner:min_ff_n40C_1v95,19.299744
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.10937
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,38.674576
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,6
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.030696
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.030696
timing__hold__ws__corner:max_tt_025C_1v80,0.340819
timing__setup__ws__corner:max_tt_025C_1v80,11.616076
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.340819
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,38.003849
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,104
design__max_fanout_violation__count__corner:max_ss_100C_1v60,6
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.042585
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.042585
timing__hold__ws__corner:max_ss_100C_1v60,0.894207
timing__setup__ws__corner:max_ss_100C_1v60,-7.129501
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-40.974514
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-7.129501
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.894207
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,27.18412
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,6
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.024828
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.024828
timing__hold__ws__corner:max_ff_n40C_1v95,0.114577
timing__setup__ws__corner:max_ff_n40C_1v95,18.970888
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114577
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,38.615364
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79951
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000491925
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00057277
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000591023
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00057277
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000057299999999999996877671215589344910767977125942707061767578125
ir__drop__worst,0.00049200000000000003279321258986556131276302039623260498046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
