// Seed: 2985435125
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    output supply1 id_4
    , id_22,
    input wand id_5,
    output wor id_6,
    input wor id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    output wor id_14,
    input wor id_15,
    input supply1 id_16,
    output supply0 id_17,
    output wand id_18,
    input wor id_19,
    input tri id_20
);
  always @(posedge 1, id_9) id_3 = id_16;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2,
    output wor  id_3
);
  module_0(
      id_2,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2
  );
endmodule
