
Microcontrollers-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dafc  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800dc84  0800dc84  0000ec84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dca8  0800dca8  0000f080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dca8  0800dca8  0000eca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dcb0  0800dcb0  0000f080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dcb0  0800dcb0  0000ecb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dcb4  0800dcb4  0000ecb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800dcb8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f080  2**0
                  CONTENTS
 10 .bss          00000c4c  20000080  20000080  0000f080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000ccc  20000ccc  0000f080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cd14  00000000  00000000  0000f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000049a2  00000000  00000000  0002bdc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a08  00000000  00000000  00030768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000141a  00000000  00000000  00032170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c5c  00000000  00000000  0003358a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021d20  00000000  00000000  000591e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d614c  00000000  00000000  0007af06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00151052  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000072ac  00000000  00000000  00151098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000080  00000000  00000000  00158344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800dc6c 	.word	0x0800dc6c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	0800dc6c 	.word	0x0800dc6c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__gedf2>:
 8000540:	f04f 3cff 	mov.w	ip, #4294967295
 8000544:	e006      	b.n	8000554 <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__ledf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	e002      	b.n	8000554 <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__cmpdf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000558:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800055c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000564:	bf18      	it	ne
 8000566:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800056a:	d01b      	beq.n	80005a4 <__cmpdf2+0x54>
 800056c:	b001      	add	sp, #4
 800056e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000572:	bf0c      	ite	eq
 8000574:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000578:	ea91 0f03 	teqne	r1, r3
 800057c:	bf02      	ittt	eq
 800057e:	ea90 0f02 	teqeq	r0, r2
 8000582:	2000      	moveq	r0, #0
 8000584:	4770      	bxeq	lr
 8000586:	f110 0f00 	cmn.w	r0, #0
 800058a:	ea91 0f03 	teq	r1, r3
 800058e:	bf58      	it	pl
 8000590:	4299      	cmppl	r1, r3
 8000592:	bf08      	it	eq
 8000594:	4290      	cmpeq	r0, r2
 8000596:	bf2c      	ite	cs
 8000598:	17d8      	asrcs	r0, r3, #31
 800059a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800059e:	f040 0001 	orr.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005ac:	d102      	bne.n	80005b4 <__cmpdf2+0x64>
 80005ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005b2:	d107      	bne.n	80005c4 <__cmpdf2+0x74>
 80005b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d1d6      	bne.n	800056c <__cmpdf2+0x1c>
 80005be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005c2:	d0d3      	beq.n	800056c <__cmpdf2+0x1c>
 80005c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__aeabi_cdrcmple>:
 80005cc:	4684      	mov	ip, r0
 80005ce:	4610      	mov	r0, r2
 80005d0:	4662      	mov	r2, ip
 80005d2:	468c      	mov	ip, r1
 80005d4:	4619      	mov	r1, r3
 80005d6:	4663      	mov	r3, ip
 80005d8:	e000      	b.n	80005dc <__aeabi_cdcmpeq>
 80005da:	bf00      	nop

080005dc <__aeabi_cdcmpeq>:
 80005dc:	b501      	push	{r0, lr}
 80005de:	f7ff ffb7 	bl	8000550 <__cmpdf2>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	bf48      	it	mi
 80005e6:	f110 0f00 	cmnmi.w	r0, #0
 80005ea:	bd01      	pop	{r0, pc}

080005ec <__aeabi_dcmpeq>:
 80005ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f0:	f7ff fff4 	bl	80005dc <__aeabi_cdcmpeq>
 80005f4:	bf0c      	ite	eq
 80005f6:	2001      	moveq	r0, #1
 80005f8:	2000      	movne	r0, #0
 80005fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fe:	bf00      	nop

08000600 <__aeabi_dcmplt>:
 8000600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000604:	f7ff ffea 	bl	80005dc <__aeabi_cdcmpeq>
 8000608:	bf34      	ite	cc
 800060a:	2001      	movcc	r0, #1
 800060c:	2000      	movcs	r0, #0
 800060e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000612:	bf00      	nop

08000614 <__aeabi_dcmple>:
 8000614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000618:	f7ff ffe0 	bl	80005dc <__aeabi_cdcmpeq>
 800061c:	bf94      	ite	ls
 800061e:	2001      	movls	r0, #1
 8000620:	2000      	movhi	r0, #0
 8000622:	f85d fb08 	ldr.w	pc, [sp], #8
 8000626:	bf00      	nop

08000628 <__aeabi_dcmpge>:
 8000628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800062c:	f7ff ffce 	bl	80005cc <__aeabi_cdrcmple>
 8000630:	bf94      	ite	ls
 8000632:	2001      	movls	r0, #1
 8000634:	2000      	movhi	r0, #0
 8000636:	f85d fb08 	ldr.w	pc, [sp], #8
 800063a:	bf00      	nop

0800063c <__aeabi_dcmpgt>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff ffc4 	bl	80005cc <__aeabi_cdrcmple>
 8000644:	bf34      	ite	cc
 8000646:	2001      	movcc	r0, #1
 8000648:	2000      	movcs	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_uldivmod>:
 8000650:	b953      	cbnz	r3, 8000668 <__aeabi_uldivmod+0x18>
 8000652:	b94a      	cbnz	r2, 8000668 <__aeabi_uldivmod+0x18>
 8000654:	2900      	cmp	r1, #0
 8000656:	bf08      	it	eq
 8000658:	2800      	cmpeq	r0, #0
 800065a:	bf1c      	itt	ne
 800065c:	f04f 31ff 	movne.w	r1, #4294967295
 8000660:	f04f 30ff 	movne.w	r0, #4294967295
 8000664:	f000 b988 	b.w	8000978 <__aeabi_idiv0>
 8000668:	f1ad 0c08 	sub.w	ip, sp, #8
 800066c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000670:	f000 f806 	bl	8000680 <__udivmoddi4>
 8000674:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000678:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800067c:	b004      	add	sp, #16
 800067e:	4770      	bx	lr

08000680 <__udivmoddi4>:
 8000680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000684:	9d08      	ldr	r5, [sp, #32]
 8000686:	468e      	mov	lr, r1
 8000688:	4604      	mov	r4, r0
 800068a:	4688      	mov	r8, r1
 800068c:	2b00      	cmp	r3, #0
 800068e:	d14a      	bne.n	8000726 <__udivmoddi4+0xa6>
 8000690:	428a      	cmp	r2, r1
 8000692:	4617      	mov	r7, r2
 8000694:	d962      	bls.n	800075c <__udivmoddi4+0xdc>
 8000696:	fab2 f682 	clz	r6, r2
 800069a:	b14e      	cbz	r6, 80006b0 <__udivmoddi4+0x30>
 800069c:	f1c6 0320 	rsb	r3, r6, #32
 80006a0:	fa01 f806 	lsl.w	r8, r1, r6
 80006a4:	fa20 f303 	lsr.w	r3, r0, r3
 80006a8:	40b7      	lsls	r7, r6
 80006aa:	ea43 0808 	orr.w	r8, r3, r8
 80006ae:	40b4      	lsls	r4, r6
 80006b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006b4:	fa1f fc87 	uxth.w	ip, r7
 80006b8:	fbb8 f1fe 	udiv	r1, r8, lr
 80006bc:	0c23      	lsrs	r3, r4, #16
 80006be:	fb0e 8811 	mls	r8, lr, r1, r8
 80006c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006c6:	fb01 f20c 	mul.w	r2, r1, ip
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d909      	bls.n	80006e2 <__udivmoddi4+0x62>
 80006ce:	18fb      	adds	r3, r7, r3
 80006d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80006d4:	f080 80ea 	bcs.w	80008ac <__udivmoddi4+0x22c>
 80006d8:	429a      	cmp	r2, r3
 80006da:	f240 80e7 	bls.w	80008ac <__udivmoddi4+0x22c>
 80006de:	3902      	subs	r1, #2
 80006e0:	443b      	add	r3, r7
 80006e2:	1a9a      	subs	r2, r3, r2
 80006e4:	b2a3      	uxth	r3, r4
 80006e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80006ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006f2:	fb00 fc0c 	mul.w	ip, r0, ip
 80006f6:	459c      	cmp	ip, r3
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0x8e>
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000700:	f080 80d6 	bcs.w	80008b0 <__udivmoddi4+0x230>
 8000704:	459c      	cmp	ip, r3
 8000706:	f240 80d3 	bls.w	80008b0 <__udivmoddi4+0x230>
 800070a:	443b      	add	r3, r7
 800070c:	3802      	subs	r0, #2
 800070e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000712:	eba3 030c 	sub.w	r3, r3, ip
 8000716:	2100      	movs	r1, #0
 8000718:	b11d      	cbz	r5, 8000722 <__udivmoddi4+0xa2>
 800071a:	40f3      	lsrs	r3, r6
 800071c:	2200      	movs	r2, #0
 800071e:	e9c5 3200 	strd	r3, r2, [r5]
 8000722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000726:	428b      	cmp	r3, r1
 8000728:	d905      	bls.n	8000736 <__udivmoddi4+0xb6>
 800072a:	b10d      	cbz	r5, 8000730 <__udivmoddi4+0xb0>
 800072c:	e9c5 0100 	strd	r0, r1, [r5]
 8000730:	2100      	movs	r1, #0
 8000732:	4608      	mov	r0, r1
 8000734:	e7f5      	b.n	8000722 <__udivmoddi4+0xa2>
 8000736:	fab3 f183 	clz	r1, r3
 800073a:	2900      	cmp	r1, #0
 800073c:	d146      	bne.n	80007cc <__udivmoddi4+0x14c>
 800073e:	4573      	cmp	r3, lr
 8000740:	d302      	bcc.n	8000748 <__udivmoddi4+0xc8>
 8000742:	4282      	cmp	r2, r0
 8000744:	f200 8105 	bhi.w	8000952 <__udivmoddi4+0x2d2>
 8000748:	1a84      	subs	r4, r0, r2
 800074a:	eb6e 0203 	sbc.w	r2, lr, r3
 800074e:	2001      	movs	r0, #1
 8000750:	4690      	mov	r8, r2
 8000752:	2d00      	cmp	r5, #0
 8000754:	d0e5      	beq.n	8000722 <__udivmoddi4+0xa2>
 8000756:	e9c5 4800 	strd	r4, r8, [r5]
 800075a:	e7e2      	b.n	8000722 <__udivmoddi4+0xa2>
 800075c:	2a00      	cmp	r2, #0
 800075e:	f000 8090 	beq.w	8000882 <__udivmoddi4+0x202>
 8000762:	fab2 f682 	clz	r6, r2
 8000766:	2e00      	cmp	r6, #0
 8000768:	f040 80a4 	bne.w	80008b4 <__udivmoddi4+0x234>
 800076c:	1a8a      	subs	r2, r1, r2
 800076e:	0c03      	lsrs	r3, r0, #16
 8000770:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000774:	b280      	uxth	r0, r0
 8000776:	b2bc      	uxth	r4, r7
 8000778:	2101      	movs	r1, #1
 800077a:	fbb2 fcfe 	udiv	ip, r2, lr
 800077e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000782:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000786:	fb04 f20c 	mul.w	r2, r4, ip
 800078a:	429a      	cmp	r2, r3
 800078c:	d907      	bls.n	800079e <__udivmoddi4+0x11e>
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000794:	d202      	bcs.n	800079c <__udivmoddi4+0x11c>
 8000796:	429a      	cmp	r2, r3
 8000798:	f200 80e0 	bhi.w	800095c <__udivmoddi4+0x2dc>
 800079c:	46c4      	mov	ip, r8
 800079e:	1a9b      	subs	r3, r3, r2
 80007a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80007a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80007a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007ac:	fb02 f404 	mul.w	r4, r2, r4
 80007b0:	429c      	cmp	r4, r3
 80007b2:	d907      	bls.n	80007c4 <__udivmoddi4+0x144>
 80007b4:	18fb      	adds	r3, r7, r3
 80007b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80007ba:	d202      	bcs.n	80007c2 <__udivmoddi4+0x142>
 80007bc:	429c      	cmp	r4, r3
 80007be:	f200 80ca 	bhi.w	8000956 <__udivmoddi4+0x2d6>
 80007c2:	4602      	mov	r2, r0
 80007c4:	1b1b      	subs	r3, r3, r4
 80007c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007ca:	e7a5      	b.n	8000718 <__udivmoddi4+0x98>
 80007cc:	f1c1 0620 	rsb	r6, r1, #32
 80007d0:	408b      	lsls	r3, r1
 80007d2:	fa22 f706 	lsr.w	r7, r2, r6
 80007d6:	431f      	orrs	r7, r3
 80007d8:	fa0e f401 	lsl.w	r4, lr, r1
 80007dc:	fa20 f306 	lsr.w	r3, r0, r6
 80007e0:	fa2e fe06 	lsr.w	lr, lr, r6
 80007e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007e8:	4323      	orrs	r3, r4
 80007ea:	fa00 f801 	lsl.w	r8, r0, r1
 80007ee:	fa1f fc87 	uxth.w	ip, r7
 80007f2:	fbbe f0f9 	udiv	r0, lr, r9
 80007f6:	0c1c      	lsrs	r4, r3, #16
 80007f8:	fb09 ee10 	mls	lr, r9, r0, lr
 80007fc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000800:	fb00 fe0c 	mul.w	lr, r0, ip
 8000804:	45a6      	cmp	lr, r4
 8000806:	fa02 f201 	lsl.w	r2, r2, r1
 800080a:	d909      	bls.n	8000820 <__udivmoddi4+0x1a0>
 800080c:	193c      	adds	r4, r7, r4
 800080e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000812:	f080 809c 	bcs.w	800094e <__udivmoddi4+0x2ce>
 8000816:	45a6      	cmp	lr, r4
 8000818:	f240 8099 	bls.w	800094e <__udivmoddi4+0x2ce>
 800081c:	3802      	subs	r0, #2
 800081e:	443c      	add	r4, r7
 8000820:	eba4 040e 	sub.w	r4, r4, lr
 8000824:	fa1f fe83 	uxth.w	lr, r3
 8000828:	fbb4 f3f9 	udiv	r3, r4, r9
 800082c:	fb09 4413 	mls	r4, r9, r3, r4
 8000830:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000834:	fb03 fc0c 	mul.w	ip, r3, ip
 8000838:	45a4      	cmp	ip, r4
 800083a:	d908      	bls.n	800084e <__udivmoddi4+0x1ce>
 800083c:	193c      	adds	r4, r7, r4
 800083e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000842:	f080 8082 	bcs.w	800094a <__udivmoddi4+0x2ca>
 8000846:	45a4      	cmp	ip, r4
 8000848:	d97f      	bls.n	800094a <__udivmoddi4+0x2ca>
 800084a:	3b02      	subs	r3, #2
 800084c:	443c      	add	r4, r7
 800084e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000852:	eba4 040c 	sub.w	r4, r4, ip
 8000856:	fba0 ec02 	umull	lr, ip, r0, r2
 800085a:	4564      	cmp	r4, ip
 800085c:	4673      	mov	r3, lr
 800085e:	46e1      	mov	r9, ip
 8000860:	d362      	bcc.n	8000928 <__udivmoddi4+0x2a8>
 8000862:	d05f      	beq.n	8000924 <__udivmoddi4+0x2a4>
 8000864:	b15d      	cbz	r5, 800087e <__udivmoddi4+0x1fe>
 8000866:	ebb8 0203 	subs.w	r2, r8, r3
 800086a:	eb64 0409 	sbc.w	r4, r4, r9
 800086e:	fa04 f606 	lsl.w	r6, r4, r6
 8000872:	fa22 f301 	lsr.w	r3, r2, r1
 8000876:	431e      	orrs	r6, r3
 8000878:	40cc      	lsrs	r4, r1
 800087a:	e9c5 6400 	strd	r6, r4, [r5]
 800087e:	2100      	movs	r1, #0
 8000880:	e74f      	b.n	8000722 <__udivmoddi4+0xa2>
 8000882:	fbb1 fcf2 	udiv	ip, r1, r2
 8000886:	0c01      	lsrs	r1, r0, #16
 8000888:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800088c:	b280      	uxth	r0, r0
 800088e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000892:	463b      	mov	r3, r7
 8000894:	4638      	mov	r0, r7
 8000896:	463c      	mov	r4, r7
 8000898:	46b8      	mov	r8, r7
 800089a:	46be      	mov	lr, r7
 800089c:	2620      	movs	r6, #32
 800089e:	fbb1 f1f7 	udiv	r1, r1, r7
 80008a2:	eba2 0208 	sub.w	r2, r2, r8
 80008a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008aa:	e766      	b.n	800077a <__udivmoddi4+0xfa>
 80008ac:	4601      	mov	r1, r0
 80008ae:	e718      	b.n	80006e2 <__udivmoddi4+0x62>
 80008b0:	4610      	mov	r0, r2
 80008b2:	e72c      	b.n	800070e <__udivmoddi4+0x8e>
 80008b4:	f1c6 0220 	rsb	r2, r6, #32
 80008b8:	fa2e f302 	lsr.w	r3, lr, r2
 80008bc:	40b7      	lsls	r7, r6
 80008be:	40b1      	lsls	r1, r6
 80008c0:	fa20 f202 	lsr.w	r2, r0, r2
 80008c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008c8:	430a      	orrs	r2, r1
 80008ca:	fbb3 f8fe 	udiv	r8, r3, lr
 80008ce:	b2bc      	uxth	r4, r7
 80008d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80008d4:	0c11      	lsrs	r1, r2, #16
 80008d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008da:	fb08 f904 	mul.w	r9, r8, r4
 80008de:	40b0      	lsls	r0, r6
 80008e0:	4589      	cmp	r9, r1
 80008e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008e6:	b280      	uxth	r0, r0
 80008e8:	d93e      	bls.n	8000968 <__udivmoddi4+0x2e8>
 80008ea:	1879      	adds	r1, r7, r1
 80008ec:	f108 3cff 	add.w	ip, r8, #4294967295
 80008f0:	d201      	bcs.n	80008f6 <__udivmoddi4+0x276>
 80008f2:	4589      	cmp	r9, r1
 80008f4:	d81f      	bhi.n	8000936 <__udivmoddi4+0x2b6>
 80008f6:	eba1 0109 	sub.w	r1, r1, r9
 80008fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fe:	fb09 f804 	mul.w	r8, r9, r4
 8000902:	fb0e 1119 	mls	r1, lr, r9, r1
 8000906:	b292      	uxth	r2, r2
 8000908:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800090c:	4542      	cmp	r2, r8
 800090e:	d229      	bcs.n	8000964 <__udivmoddi4+0x2e4>
 8000910:	18ba      	adds	r2, r7, r2
 8000912:	f109 31ff 	add.w	r1, r9, #4294967295
 8000916:	d2c4      	bcs.n	80008a2 <__udivmoddi4+0x222>
 8000918:	4542      	cmp	r2, r8
 800091a:	d2c2      	bcs.n	80008a2 <__udivmoddi4+0x222>
 800091c:	f1a9 0102 	sub.w	r1, r9, #2
 8000920:	443a      	add	r2, r7
 8000922:	e7be      	b.n	80008a2 <__udivmoddi4+0x222>
 8000924:	45f0      	cmp	r8, lr
 8000926:	d29d      	bcs.n	8000864 <__udivmoddi4+0x1e4>
 8000928:	ebbe 0302 	subs.w	r3, lr, r2
 800092c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000930:	3801      	subs	r0, #1
 8000932:	46e1      	mov	r9, ip
 8000934:	e796      	b.n	8000864 <__udivmoddi4+0x1e4>
 8000936:	eba7 0909 	sub.w	r9, r7, r9
 800093a:	4449      	add	r1, r9
 800093c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000940:	fbb1 f9fe 	udiv	r9, r1, lr
 8000944:	fb09 f804 	mul.w	r8, r9, r4
 8000948:	e7db      	b.n	8000902 <__udivmoddi4+0x282>
 800094a:	4673      	mov	r3, lr
 800094c:	e77f      	b.n	800084e <__udivmoddi4+0x1ce>
 800094e:	4650      	mov	r0, sl
 8000950:	e766      	b.n	8000820 <__udivmoddi4+0x1a0>
 8000952:	4608      	mov	r0, r1
 8000954:	e6fd      	b.n	8000752 <__udivmoddi4+0xd2>
 8000956:	443b      	add	r3, r7
 8000958:	3a02      	subs	r2, #2
 800095a:	e733      	b.n	80007c4 <__udivmoddi4+0x144>
 800095c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000960:	443b      	add	r3, r7
 8000962:	e71c      	b.n	800079e <__udivmoddi4+0x11e>
 8000964:	4649      	mov	r1, r9
 8000966:	e79c      	b.n	80008a2 <__udivmoddi4+0x222>
 8000968:	eba1 0109 	sub.w	r1, r1, r9
 800096c:	46c4      	mov	ip, r8
 800096e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000972:	fb09 f804 	mul.w	r8, r9, r4
 8000976:	e7c4      	b.n	8000902 <__udivmoddi4+0x282>

08000978 <__aeabi_idiv0>:
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af04      	add	r7, sp, #16
 8000982:	4603      	mov	r3, r0
 8000984:	460a      	mov	r2, r1
 8000986:	71fb      	strb	r3, [r7, #7]
 8000988:	4613      	mov	r3, r2
 800098a:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 800098c:	4a0c      	ldr	r2, [pc, #48]	@ (80009c0 <writeReg+0x44>)
 800098e:	79bb      	ldrb	r3, [r7, #6]
 8000990:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000992:	4b0c      	ldr	r3, [pc, #48]	@ (80009c4 <writeReg+0x48>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	4619      	mov	r1, r3
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	b29a      	uxth	r2, r3
 800099c:	2364      	movs	r3, #100	@ 0x64
 800099e:	9302      	str	r3, [sp, #8]
 80009a0:	2301      	movs	r3, #1
 80009a2:	9301      	str	r3, [sp, #4]
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <writeReg+0x44>)
 80009a6:	9300      	str	r3, [sp, #0]
 80009a8:	2301      	movs	r3, #1
 80009aa:	4807      	ldr	r0, [pc, #28]	@ (80009c8 <writeReg+0x4c>)
 80009ac:	f005 fe4a 	bl	8006644 <HAL_I2C_Mem_Write>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <writeReg+0x50>)
 80009b6:	701a      	strb	r2, [r3, #0]
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000fc 	.word	0x200000fc
 80009c4:	20000000 	.word	0x20000000
 80009c8:	200000a8 	.word	0x200000a8
 80009cc:	20000100 	.word	0x20000100

080009d0 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af04      	add	r7, sp, #16
 80009d6:	4603      	mov	r3, r0
 80009d8:	460a      	mov	r2, r1
 80009da:	71fb      	strb	r3, [r7, #7]
 80009dc:	4613      	mov	r3, r2
 80009de:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 80009e0:	88ba      	ldrh	r2, [r7, #4]
 80009e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <writeReg16Bit+0x44>)
 80009e4:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80009e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <writeReg16Bit+0x48>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	4619      	mov	r1, r3
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	b29a      	uxth	r2, r3
 80009f0:	2364      	movs	r3, #100	@ 0x64
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2302      	movs	r3, #2
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <writeReg16Bit+0x44>)
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <writeReg16Bit+0x4c>)
 8000a00:	f005 fe20 	bl	8006644 <HAL_I2C_Mem_Write>
 8000a04:	4603      	mov	r3, r0
 8000a06:	461a      	mov	r2, r3
 8000a08:	4b05      	ldr	r3, [pc, #20]	@ (8000a20 <writeReg16Bit+0x50>)
 8000a0a:	701a      	strb	r2, [r3, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	200000fc 	.word	0x200000fc
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	200000a8 	.word	0x200000a8
 8000a20:	20000100 	.word	0x20000100

08000a24 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af04      	add	r7, sp, #16
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <readReg+0x48>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	4619      	mov	r1, r3
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	2364      	movs	r3, #100	@ 0x64
 8000a40:	9302      	str	r3, [sp, #8]
 8000a42:	2301      	movs	r3, #1
 8000a44:	9301      	str	r3, [sp, #4]
 8000a46:	4b0a      	ldr	r3, [pc, #40]	@ (8000a70 <readReg+0x4c>)
 8000a48:	9300      	str	r3, [sp, #0]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	4809      	ldr	r0, [pc, #36]	@ (8000a74 <readReg+0x50>)
 8000a4e:	f005 fef3 	bl	8006838 <HAL_I2C_Mem_Read>
 8000a52:	4603      	mov	r3, r0
 8000a54:	461a      	mov	r2, r3
 8000a56:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <readReg+0x54>)
 8000a58:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8000a5a:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <readReg+0x4c>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	73fb      	strb	r3, [r7, #15]

  return value;
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	200000fc 	.word	0x200000fc
 8000a74:	200000a8 	.word	0x200000a8
 8000a78:	20000100 	.word	0x20000100

08000a7c <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b088      	sub	sp, #32
 8000a80:	af04      	add	r7, sp, #16
 8000a82:	4603      	mov	r3, r0
 8000a84:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000a86:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <readReg16Bit+0x48>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	4619      	mov	r1, r3
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	2364      	movs	r3, #100	@ 0x64
 8000a98:	9302      	str	r3, [sp, #8]
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	9301      	str	r3, [sp, #4]
 8000a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <readReg16Bit+0x4c>)
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	4809      	ldr	r0, [pc, #36]	@ (8000acc <readReg16Bit+0x50>)
 8000aa6:	f005 fec7 	bl	8006838 <HAL_I2C_Mem_Read>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	461a      	mov	r2, r3
 8000aae:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <readReg16Bit+0x54>)
 8000ab0:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8000ab2:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <readReg16Bit+0x4c>)
 8000ab4:	881b      	ldrh	r3, [r3, #0]
 8000ab6:	81fb      	strh	r3, [r7, #14]

  return value;
 8000ab8:	89fb      	ldrh	r3, [r7, #14]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	200000fc 	.word	0x200000fc
 8000acc:	200000a8 	.word	0x200000a8
 8000ad0:	20000100 	.word	0x20000100

08000ad4 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af04      	add	r7, sp, #16
 8000ada:	4603      	mov	r3, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	71fb      	strb	r3, [r7, #7]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <writeMulti+0x4c>)
 8000aec:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8000aee:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <writeMulti+0x50>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	4618      	mov	r0, r3
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	b29a      	uxth	r2, r3
 8000af8:	79bb      	ldrb	r3, [r7, #6]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	2164      	movs	r1, #100	@ 0x64
 8000afe:	9102      	str	r1, [sp, #8]
 8000b00:	9301      	str	r3, [sp, #4]
 8000b02:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <writeMulti+0x4c>)
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	2301      	movs	r3, #1
 8000b08:	4601      	mov	r1, r0
 8000b0a:	4807      	ldr	r0, [pc, #28]	@ (8000b28 <writeMulti+0x54>)
 8000b0c:	f005 fd9a 	bl	8006644 <HAL_I2C_Mem_Write>
 8000b10:	4603      	mov	r3, r0
 8000b12:	461a      	mov	r2, r3
 8000b14:	4b05      	ldr	r3, [pc, #20]	@ (8000b2c <writeMulti+0x58>)
 8000b16:	701a      	strb	r2, [r3, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	3708      	adds	r7, #8
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	200000fc 	.word	0x200000fc
 8000b24:	20000000 	.word	0x20000000
 8000b28:	200000a8 	.word	0x200000a8
 8000b2c:	20000100 	.word	0x20000100

08000b30 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af04      	add	r7, sp, #16
 8000b36:	4603      	mov	r3, r0
 8000b38:	6039      	str	r1, [r7, #0]
 8000b3a:	71fb      	strb	r3, [r7, #7]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8000b40:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <readMulti+0x48>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	79bb      	ldrb	r3, [r7, #6]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	2164      	movs	r1, #100	@ 0x64
 8000b56:	9102      	str	r1, [sp, #8]
 8000b58:	9301      	str	r3, [sp, #4]
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	9300      	str	r3, [sp, #0]
 8000b5e:	2301      	movs	r3, #1
 8000b60:	4601      	mov	r1, r0
 8000b62:	4806      	ldr	r0, [pc, #24]	@ (8000b7c <readMulti+0x4c>)
 8000b64:	f005 fe68 	bl	8006838 <HAL_I2C_Mem_Read>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b04      	ldr	r3, [pc, #16]	@ (8000b80 <readMulti+0x50>)
 8000b6e:	701a      	strb	r2, [r3, #0]
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	200000a8 	.word	0x200000a8
 8000b80:	20000100 	.word	0x20000100

08000b84 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	6039      	str	r1, [r7, #0]
 8000b8e:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8000b90:	2254      	movs	r2, #84	@ 0x54
 8000b92:	6839      	ldr	r1, [r7, #0]
 8000b94:	4854      	ldr	r0, [pc, #336]	@ (8000ce8 <initVL53L0X+0x164>)
 8000b96:	f00d f811 	bl	800dbbc <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8000b9a:	4b54      	ldr	r3, [pc, #336]	@ (8000cec <initVL53L0X+0x168>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8000ba0:	4b52      	ldr	r3, [pc, #328]	@ (8000cec <initVL53L0X+0x168>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 8000ba6:	4b51      	ldr	r3, [pc, #324]	@ (8000cec <initVL53L0X+0x168>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8000bac:	4b4f      	ldr	r3, [pc, #316]	@ (8000cec <initVL53L0X+0x168>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d00a      	beq.n	8000bce <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8000bb8:	2089      	movs	r0, #137	@ 0x89
 8000bba:	f7ff ff33 	bl	8000a24 <readReg>
 8000bbe:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	2089      	movs	r0, #137	@ 0x89
 8000bca:	f7ff fed7 	bl	800097c <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8000bce:	2100      	movs	r1, #0
 8000bd0:	2088      	movs	r0, #136	@ 0x88
 8000bd2:	f7ff fed3 	bl	800097c <writeReg>

  writeReg(0x80, 0x01);
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	2080      	movs	r0, #128	@ 0x80
 8000bda:	f7ff fecf 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8000bde:	2101      	movs	r1, #1
 8000be0:	20ff      	movs	r0, #255	@ 0xff
 8000be2:	f7ff fecb 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8000be6:	2100      	movs	r1, #0
 8000be8:	2000      	movs	r0, #0
 8000bea:	f7ff fec7 	bl	800097c <writeReg>
  g_stopVariable = readReg(0x91);
 8000bee:	2091      	movs	r0, #145	@ 0x91
 8000bf0:	f7ff ff18 	bl	8000a24 <readReg>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4b3d      	ldr	r3, [pc, #244]	@ (8000cf0 <initVL53L0X+0x16c>)
 8000bfa:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f7ff febc 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000c04:	2100      	movs	r1, #0
 8000c06:	20ff      	movs	r0, #255	@ 0xff
 8000c08:	f7ff feb8 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2080      	movs	r0, #128	@ 0x80
 8000c10:	f7ff feb4 	bl	800097c <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8000c14:	2060      	movs	r0, #96	@ 0x60
 8000c16:	f7ff ff05 	bl	8000a24 <readReg>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	f043 0312 	orr.w	r3, r3, #18
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	4619      	mov	r1, r3
 8000c24:	2060      	movs	r0, #96	@ 0x60
 8000c26:	f7ff fea9 	bl	800097c <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 8000c2a:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8000c2e:	f000 fa07 	bl	8001040 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8000c32:	21ff      	movs	r1, #255	@ 0xff
 8000c34:	2001      	movs	r0, #1
 8000c36:	f7ff fea1 	bl	800097c <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 8000c3a:	f107 0213 	add.w	r2, r7, #19
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4611      	mov	r1, r2
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 fd71 	bl	800172c <getSpadInfo>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d101      	bne.n	8000c54 <initVL53L0X+0xd0>
 8000c50:	2300      	movs	r3, #0
 8000c52:	e1ee      	b.n	8001032 <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000c54:	f107 030c 	add.w	r3, r7, #12
 8000c58:	2206      	movs	r2, #6
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	20b0      	movs	r0, #176	@ 0xb0
 8000c5e:	f7ff ff67 	bl	8000b30 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8000c62:	2101      	movs	r1, #1
 8000c64:	20ff      	movs	r0, #255	@ 0xff
 8000c66:	f7ff fe89 	bl	800097c <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	204f      	movs	r0, #79	@ 0x4f
 8000c6e:	f7ff fe85 	bl	800097c <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8000c72:	212c      	movs	r1, #44	@ 0x2c
 8000c74:	204e      	movs	r0, #78	@ 0x4e
 8000c76:	f7ff fe81 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	20ff      	movs	r0, #255	@ 0xff
 8000c7e:	f7ff fe7d 	bl	800097c <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8000c82:	21b4      	movs	r1, #180	@ 0xb4
 8000c84:	20b6      	movs	r0, #182	@ 0xb6
 8000c86:	f7ff fe79 	bl	800097c <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8000c8a:	7cfb      	ldrb	r3, [r7, #19]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <initVL53L0X+0x110>
 8000c90:	230c      	movs	r3, #12
 8000c92:	e000      	b.n	8000c96 <initVL53L0X+0x112>
 8000c94:	2300      	movs	r3, #0
 8000c96:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	75bb      	strb	r3, [r7, #22]
 8000ca0:	e03f      	b.n	8000d22 <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8000ca2:	7dba      	ldrb	r2, [r7, #22]
 8000ca4:	7d7b      	ldrb	r3, [r7, #21]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d303      	bcc.n	8000cb2 <initVL53L0X+0x12e>
 8000caa:	7d3b      	ldrb	r3, [r7, #20]
 8000cac:	7dfa      	ldrb	r2, [r7, #23]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	d120      	bne.n	8000cf4 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8000cb2:	7dbb      	ldrb	r3, [r7, #22]
 8000cb4:	08db      	lsrs	r3, r3, #3
 8000cb6:	b2d8      	uxtb	r0, r3
 8000cb8:	4603      	mov	r3, r0
 8000cba:	3318      	adds	r3, #24
 8000cbc:	443b      	add	r3, r7
 8000cbe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000cc2:	b25a      	sxtb	r2, r3
 8000cc4:	7dbb      	ldrb	r3, [r7, #22]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	2101      	movs	r1, #1
 8000ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	b25b      	sxtb	r3, r3
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	b25a      	sxtb	r2, r3
 8000cda:	4603      	mov	r3, r0
 8000cdc:	b2d2      	uxtb	r2, r2
 8000cde:	3318      	adds	r3, #24
 8000ce0:	443b      	add	r3, r7
 8000ce2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000ce6:	e019      	b.n	8000d1c <initVL53L0X+0x198>
 8000ce8:	200000a8 	.word	0x200000a8
 8000cec:	200000fc 	.word	0x200000fc
 8000cf0:	200000a2 	.word	0x200000a2
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8000cf4:	7dbb      	ldrb	r3, [r7, #22]
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	3318      	adds	r3, #24
 8000cfc:	443b      	add	r3, r7
 8000cfe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000d02:	461a      	mov	r2, r3
 8000d04:	7dbb      	ldrb	r3, [r7, #22]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	fa42 f303 	asr.w	r3, r2, r3
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d002      	beq.n	8000d1c <initVL53L0X+0x198>
    {
      spads_enabled++;
 8000d16:	7dfb      	ldrb	r3, [r7, #23]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8000d1c:	7dbb      	ldrb	r3, [r7, #22]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	75bb      	strb	r3, [r7, #22]
 8000d22:	7dbb      	ldrb	r3, [r7, #22]
 8000d24:	2b2f      	cmp	r3, #47	@ 0x2f
 8000d26:	d9bc      	bls.n	8000ca2 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	2206      	movs	r2, #6
 8000d2e:	4619      	mov	r1, r3
 8000d30:	20b0      	movs	r0, #176	@ 0xb0
 8000d32:	f7ff fecf 	bl	8000ad4 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8000d36:	2101      	movs	r1, #1
 8000d38:	20ff      	movs	r0, #255	@ 0xff
 8000d3a:	f7ff fe1f 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2000      	movs	r0, #0
 8000d42:	f7ff fe1b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000d46:	2100      	movs	r1, #0
 8000d48:	20ff      	movs	r0, #255	@ 0xff
 8000d4a:	f7ff fe17 	bl	800097c <writeReg>
  writeReg(0x09, 0x00);
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2009      	movs	r0, #9
 8000d52:	f7ff fe13 	bl	800097c <writeReg>
  writeReg(0x10, 0x00);
 8000d56:	2100      	movs	r1, #0
 8000d58:	2010      	movs	r0, #16
 8000d5a:	f7ff fe0f 	bl	800097c <writeReg>
  writeReg(0x11, 0x00);
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2011      	movs	r0, #17
 8000d62:	f7ff fe0b 	bl	800097c <writeReg>

  writeReg(0x24, 0x01);
 8000d66:	2101      	movs	r1, #1
 8000d68:	2024      	movs	r0, #36	@ 0x24
 8000d6a:	f7ff fe07 	bl	800097c <writeReg>
  writeReg(0x25, 0xFF);
 8000d6e:	21ff      	movs	r1, #255	@ 0xff
 8000d70:	2025      	movs	r0, #37	@ 0x25
 8000d72:	f7ff fe03 	bl	800097c <writeReg>
  writeReg(0x75, 0x00);
 8000d76:	2100      	movs	r1, #0
 8000d78:	2075      	movs	r0, #117	@ 0x75
 8000d7a:	f7ff fdff 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000d7e:	2101      	movs	r1, #1
 8000d80:	20ff      	movs	r0, #255	@ 0xff
 8000d82:	f7ff fdfb 	bl	800097c <writeReg>
  writeReg(0x4E, 0x2C);
 8000d86:	212c      	movs	r1, #44	@ 0x2c
 8000d88:	204e      	movs	r0, #78	@ 0x4e
 8000d8a:	f7ff fdf7 	bl	800097c <writeReg>
  writeReg(0x48, 0x00);
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2048      	movs	r0, #72	@ 0x48
 8000d92:	f7ff fdf3 	bl	800097c <writeReg>
  writeReg(0x30, 0x20);
 8000d96:	2120      	movs	r1, #32
 8000d98:	2030      	movs	r0, #48	@ 0x30
 8000d9a:	f7ff fdef 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000d9e:	2100      	movs	r1, #0
 8000da0:	20ff      	movs	r0, #255	@ 0xff
 8000da2:	f7ff fdeb 	bl	800097c <writeReg>
  writeReg(0x30, 0x09);
 8000da6:	2109      	movs	r1, #9
 8000da8:	2030      	movs	r0, #48	@ 0x30
 8000daa:	f7ff fde7 	bl	800097c <writeReg>
  writeReg(0x54, 0x00);
 8000dae:	2100      	movs	r1, #0
 8000db0:	2054      	movs	r0, #84	@ 0x54
 8000db2:	f7ff fde3 	bl	800097c <writeReg>
  writeReg(0x31, 0x04);
 8000db6:	2104      	movs	r1, #4
 8000db8:	2031      	movs	r0, #49	@ 0x31
 8000dba:	f7ff fddf 	bl	800097c <writeReg>
  writeReg(0x32, 0x03);
 8000dbe:	2103      	movs	r1, #3
 8000dc0:	2032      	movs	r0, #50	@ 0x32
 8000dc2:	f7ff fddb 	bl	800097c <writeReg>
  writeReg(0x40, 0x83);
 8000dc6:	2183      	movs	r1, #131	@ 0x83
 8000dc8:	2040      	movs	r0, #64	@ 0x40
 8000dca:	f7ff fdd7 	bl	800097c <writeReg>
  writeReg(0x46, 0x25);
 8000dce:	2125      	movs	r1, #37	@ 0x25
 8000dd0:	2046      	movs	r0, #70	@ 0x46
 8000dd2:	f7ff fdd3 	bl	800097c <writeReg>
  writeReg(0x60, 0x00);
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	2060      	movs	r0, #96	@ 0x60
 8000dda:	f7ff fdcf 	bl	800097c <writeReg>
  writeReg(0x27, 0x00);
 8000dde:	2100      	movs	r1, #0
 8000de0:	2027      	movs	r0, #39	@ 0x27
 8000de2:	f7ff fdcb 	bl	800097c <writeReg>
  writeReg(0x50, 0x06);
 8000de6:	2106      	movs	r1, #6
 8000de8:	2050      	movs	r0, #80	@ 0x50
 8000dea:	f7ff fdc7 	bl	800097c <writeReg>
  writeReg(0x51, 0x00);
 8000dee:	2100      	movs	r1, #0
 8000df0:	2051      	movs	r0, #81	@ 0x51
 8000df2:	f7ff fdc3 	bl	800097c <writeReg>
  writeReg(0x52, 0x96);
 8000df6:	2196      	movs	r1, #150	@ 0x96
 8000df8:	2052      	movs	r0, #82	@ 0x52
 8000dfa:	f7ff fdbf 	bl	800097c <writeReg>
  writeReg(0x56, 0x08);
 8000dfe:	2108      	movs	r1, #8
 8000e00:	2056      	movs	r0, #86	@ 0x56
 8000e02:	f7ff fdbb 	bl	800097c <writeReg>
  writeReg(0x57, 0x30);
 8000e06:	2130      	movs	r1, #48	@ 0x30
 8000e08:	2057      	movs	r0, #87	@ 0x57
 8000e0a:	f7ff fdb7 	bl	800097c <writeReg>
  writeReg(0x61, 0x00);
 8000e0e:	2100      	movs	r1, #0
 8000e10:	2061      	movs	r0, #97	@ 0x61
 8000e12:	f7ff fdb3 	bl	800097c <writeReg>
  writeReg(0x62, 0x00);
 8000e16:	2100      	movs	r1, #0
 8000e18:	2062      	movs	r0, #98	@ 0x62
 8000e1a:	f7ff fdaf 	bl	800097c <writeReg>
  writeReg(0x64, 0x00);
 8000e1e:	2100      	movs	r1, #0
 8000e20:	2064      	movs	r0, #100	@ 0x64
 8000e22:	f7ff fdab 	bl	800097c <writeReg>
  writeReg(0x65, 0x00);
 8000e26:	2100      	movs	r1, #0
 8000e28:	2065      	movs	r0, #101	@ 0x65
 8000e2a:	f7ff fda7 	bl	800097c <writeReg>
  writeReg(0x66, 0xA0);
 8000e2e:	21a0      	movs	r1, #160	@ 0xa0
 8000e30:	2066      	movs	r0, #102	@ 0x66
 8000e32:	f7ff fda3 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000e36:	2101      	movs	r1, #1
 8000e38:	20ff      	movs	r0, #255	@ 0xff
 8000e3a:	f7ff fd9f 	bl	800097c <writeReg>
  writeReg(0x22, 0x32);
 8000e3e:	2132      	movs	r1, #50	@ 0x32
 8000e40:	2022      	movs	r0, #34	@ 0x22
 8000e42:	f7ff fd9b 	bl	800097c <writeReg>
  writeReg(0x47, 0x14);
 8000e46:	2114      	movs	r1, #20
 8000e48:	2047      	movs	r0, #71	@ 0x47
 8000e4a:	f7ff fd97 	bl	800097c <writeReg>
  writeReg(0x49, 0xFF);
 8000e4e:	21ff      	movs	r1, #255	@ 0xff
 8000e50:	2049      	movs	r0, #73	@ 0x49
 8000e52:	f7ff fd93 	bl	800097c <writeReg>
  writeReg(0x4A, 0x00);
 8000e56:	2100      	movs	r1, #0
 8000e58:	204a      	movs	r0, #74	@ 0x4a
 8000e5a:	f7ff fd8f 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000e5e:	2100      	movs	r1, #0
 8000e60:	20ff      	movs	r0, #255	@ 0xff
 8000e62:	f7ff fd8b 	bl	800097c <writeReg>
  writeReg(0x7A, 0x0A);
 8000e66:	210a      	movs	r1, #10
 8000e68:	207a      	movs	r0, #122	@ 0x7a
 8000e6a:	f7ff fd87 	bl	800097c <writeReg>
  writeReg(0x7B, 0x00);
 8000e6e:	2100      	movs	r1, #0
 8000e70:	207b      	movs	r0, #123	@ 0x7b
 8000e72:	f7ff fd83 	bl	800097c <writeReg>
  writeReg(0x78, 0x21);
 8000e76:	2121      	movs	r1, #33	@ 0x21
 8000e78:	2078      	movs	r0, #120	@ 0x78
 8000e7a:	f7ff fd7f 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000e7e:	2101      	movs	r1, #1
 8000e80:	20ff      	movs	r0, #255	@ 0xff
 8000e82:	f7ff fd7b 	bl	800097c <writeReg>
  writeReg(0x23, 0x34);
 8000e86:	2134      	movs	r1, #52	@ 0x34
 8000e88:	2023      	movs	r0, #35	@ 0x23
 8000e8a:	f7ff fd77 	bl	800097c <writeReg>
  writeReg(0x42, 0x00);
 8000e8e:	2100      	movs	r1, #0
 8000e90:	2042      	movs	r0, #66	@ 0x42
 8000e92:	f7ff fd73 	bl	800097c <writeReg>
  writeReg(0x44, 0xFF);
 8000e96:	21ff      	movs	r1, #255	@ 0xff
 8000e98:	2044      	movs	r0, #68	@ 0x44
 8000e9a:	f7ff fd6f 	bl	800097c <writeReg>
  writeReg(0x45, 0x26);
 8000e9e:	2126      	movs	r1, #38	@ 0x26
 8000ea0:	2045      	movs	r0, #69	@ 0x45
 8000ea2:	f7ff fd6b 	bl	800097c <writeReg>
  writeReg(0x46, 0x05);
 8000ea6:	2105      	movs	r1, #5
 8000ea8:	2046      	movs	r0, #70	@ 0x46
 8000eaa:	f7ff fd67 	bl	800097c <writeReg>
  writeReg(0x40, 0x40);
 8000eae:	2140      	movs	r1, #64	@ 0x40
 8000eb0:	2040      	movs	r0, #64	@ 0x40
 8000eb2:	f7ff fd63 	bl	800097c <writeReg>
  writeReg(0x0E, 0x06);
 8000eb6:	2106      	movs	r1, #6
 8000eb8:	200e      	movs	r0, #14
 8000eba:	f7ff fd5f 	bl	800097c <writeReg>
  writeReg(0x20, 0x1A);
 8000ebe:	211a      	movs	r1, #26
 8000ec0:	2020      	movs	r0, #32
 8000ec2:	f7ff fd5b 	bl	800097c <writeReg>
  writeReg(0x43, 0x40);
 8000ec6:	2140      	movs	r1, #64	@ 0x40
 8000ec8:	2043      	movs	r0, #67	@ 0x43
 8000eca:	f7ff fd57 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000ece:	2100      	movs	r1, #0
 8000ed0:	20ff      	movs	r0, #255	@ 0xff
 8000ed2:	f7ff fd53 	bl	800097c <writeReg>
  writeReg(0x34, 0x03);
 8000ed6:	2103      	movs	r1, #3
 8000ed8:	2034      	movs	r0, #52	@ 0x34
 8000eda:	f7ff fd4f 	bl	800097c <writeReg>
  writeReg(0x35, 0x44);
 8000ede:	2144      	movs	r1, #68	@ 0x44
 8000ee0:	2035      	movs	r0, #53	@ 0x35
 8000ee2:	f7ff fd4b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	20ff      	movs	r0, #255	@ 0xff
 8000eea:	f7ff fd47 	bl	800097c <writeReg>
  writeReg(0x31, 0x04);
 8000eee:	2104      	movs	r1, #4
 8000ef0:	2031      	movs	r0, #49	@ 0x31
 8000ef2:	f7ff fd43 	bl	800097c <writeReg>
  writeReg(0x4B, 0x09);
 8000ef6:	2109      	movs	r1, #9
 8000ef8:	204b      	movs	r0, #75	@ 0x4b
 8000efa:	f7ff fd3f 	bl	800097c <writeReg>
  writeReg(0x4C, 0x05);
 8000efe:	2105      	movs	r1, #5
 8000f00:	204c      	movs	r0, #76	@ 0x4c
 8000f02:	f7ff fd3b 	bl	800097c <writeReg>
  writeReg(0x4D, 0x04);
 8000f06:	2104      	movs	r1, #4
 8000f08:	204d      	movs	r0, #77	@ 0x4d
 8000f0a:	f7ff fd37 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000f0e:	2100      	movs	r1, #0
 8000f10:	20ff      	movs	r0, #255	@ 0xff
 8000f12:	f7ff fd33 	bl	800097c <writeReg>
  writeReg(0x44, 0x00);
 8000f16:	2100      	movs	r1, #0
 8000f18:	2044      	movs	r0, #68	@ 0x44
 8000f1a:	f7ff fd2f 	bl	800097c <writeReg>
  writeReg(0x45, 0x20);
 8000f1e:	2120      	movs	r1, #32
 8000f20:	2045      	movs	r0, #69	@ 0x45
 8000f22:	f7ff fd2b 	bl	800097c <writeReg>
  writeReg(0x47, 0x08);
 8000f26:	2108      	movs	r1, #8
 8000f28:	2047      	movs	r0, #71	@ 0x47
 8000f2a:	f7ff fd27 	bl	800097c <writeReg>
  writeReg(0x48, 0x28);
 8000f2e:	2128      	movs	r1, #40	@ 0x28
 8000f30:	2048      	movs	r0, #72	@ 0x48
 8000f32:	f7ff fd23 	bl	800097c <writeReg>
  writeReg(0x67, 0x00);
 8000f36:	2100      	movs	r1, #0
 8000f38:	2067      	movs	r0, #103	@ 0x67
 8000f3a:	f7ff fd1f 	bl	800097c <writeReg>
  writeReg(0x70, 0x04);
 8000f3e:	2104      	movs	r1, #4
 8000f40:	2070      	movs	r0, #112	@ 0x70
 8000f42:	f7ff fd1b 	bl	800097c <writeReg>
  writeReg(0x71, 0x01);
 8000f46:	2101      	movs	r1, #1
 8000f48:	2071      	movs	r0, #113	@ 0x71
 8000f4a:	f7ff fd17 	bl	800097c <writeReg>
  writeReg(0x72, 0xFE);
 8000f4e:	21fe      	movs	r1, #254	@ 0xfe
 8000f50:	2072      	movs	r0, #114	@ 0x72
 8000f52:	f7ff fd13 	bl	800097c <writeReg>
  writeReg(0x76, 0x00);
 8000f56:	2100      	movs	r1, #0
 8000f58:	2076      	movs	r0, #118	@ 0x76
 8000f5a:	f7ff fd0f 	bl	800097c <writeReg>
  writeReg(0x77, 0x00);
 8000f5e:	2100      	movs	r1, #0
 8000f60:	2077      	movs	r0, #119	@ 0x77
 8000f62:	f7ff fd0b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000f66:	2101      	movs	r1, #1
 8000f68:	20ff      	movs	r0, #255	@ 0xff
 8000f6a:	f7ff fd07 	bl	800097c <writeReg>
  writeReg(0x0D, 0x01);
 8000f6e:	2101      	movs	r1, #1
 8000f70:	200d      	movs	r0, #13
 8000f72:	f7ff fd03 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000f76:	2100      	movs	r1, #0
 8000f78:	20ff      	movs	r0, #255	@ 0xff
 8000f7a:	f7ff fcff 	bl	800097c <writeReg>
  writeReg(0x80, 0x01);
 8000f7e:	2101      	movs	r1, #1
 8000f80:	2080      	movs	r0, #128	@ 0x80
 8000f82:	f7ff fcfb 	bl	800097c <writeReg>
  writeReg(0x01, 0xF8);
 8000f86:	21f8      	movs	r1, #248	@ 0xf8
 8000f88:	2001      	movs	r0, #1
 8000f8a:	f7ff fcf7 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000f8e:	2101      	movs	r1, #1
 8000f90:	20ff      	movs	r0, #255	@ 0xff
 8000f92:	f7ff fcf3 	bl	800097c <writeReg>
  writeReg(0x8E, 0x01);
 8000f96:	2101      	movs	r1, #1
 8000f98:	208e      	movs	r0, #142	@ 0x8e
 8000f9a:	f7ff fcef 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f7ff fceb 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	20ff      	movs	r0, #255	@ 0xff
 8000faa:	f7ff fce7 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8000fae:	2100      	movs	r1, #0
 8000fb0:	2080      	movs	r0, #128	@ 0x80
 8000fb2:	f7ff fce3 	bl	800097c <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8000fb6:	2104      	movs	r1, #4
 8000fb8:	200a      	movs	r0, #10
 8000fba:	f7ff fcdf 	bl	800097c <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8000fbe:	2084      	movs	r0, #132	@ 0x84
 8000fc0:	f7ff fd30 	bl	8000a24 <readReg>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f023 0310 	bic.w	r3, r3, #16
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	4619      	mov	r1, r3
 8000fce:	2084      	movs	r0, #132	@ 0x84
 8000fd0:	f7ff fcd4 	bl	800097c <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	200b      	movs	r0, #11
 8000fd8:	f7ff fcd0 	bl	800097c <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8000fdc:	f000 f8fe 	bl	80011dc <getMeasurementTimingBudget>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4a16      	ldr	r2, [pc, #88]	@ (800103c <initVL53L0X+0x4b8>)
 8000fe4:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8000fe6:	21e8      	movs	r1, #232	@ 0xe8
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f7ff fcc7 	bl	800097c <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8000fee:	4b13      	ldr	r3, [pc, #76]	@ (800103c <initVL53L0X+0x4b8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f85a 	bl	80010ac <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff fcbe 	bl	800097c <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8001000:	2040      	movs	r0, #64	@ 0x40
 8001002:	f000 fd4b 	bl	8001a9c <performSingleRefCalibration>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d101      	bne.n	8001010 <initVL53L0X+0x48c>
 800100c:	2300      	movs	r3, #0
 800100e:	e010      	b.n	8001032 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001010:	2102      	movs	r1, #2
 8001012:	2001      	movs	r0, #1
 8001014:	f7ff fcb2 	bl	800097c <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8001018:	2000      	movs	r0, #0
 800101a:	f000 fd3f 	bl	8001a9c <performSingleRefCalibration>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <initVL53L0X+0x4a4>
 8001024:	2300      	movs	r3, #0
 8001026:	e004      	b.n	8001032 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001028:	21e8      	movs	r1, #232	@ 0xe8
 800102a:	2001      	movs	r0, #1
 800102c:	f7ff fca6 	bl	800097c <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8001030:	2301      	movs	r3, #1
}
 8001032:	4618      	mov	r0, r3
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	200000a4 	.word	0x200000a4

08001040 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 800104a:	edd7 7a01 	vldr	s15, [r7, #4]
 800104e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	d40a      	bmi.n	800106e <setSignalRateLimit+0x2e>
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff fa19 	bl	8000490 <__aeabi_f2d>
 800105e:	a311      	add	r3, pc, #68	@ (adr r3, 80010a4 <setSignalRateLimit+0x64>)
 8001060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001064:	f7ff faea 	bl	800063c <__aeabi_dcmpgt>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <setSignalRateLimit+0x32>
 800106e:	2300      	movs	r3, #0
 8001070:	e00f      	b.n	8001092 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8001072:	edd7 7a01 	vldr	s15, [r7, #4]
 8001076:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80010a0 <setSignalRateLimit+0x60>
 800107a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001082:	ee17 3a90 	vmov	r3, s15
 8001086:	b29b      	uxth	r3, r3
 8001088:	4619      	mov	r1, r3
 800108a:	2044      	movs	r0, #68	@ 0x44
 800108c:	f7ff fca0 	bl	80009d0 <writeReg16Bit>
  return true;
 8001090:	2301      	movs	r3, #1
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	f3af 8000 	nop.w
 80010a0:	43000000 	.word	0x43000000
 80010a4:	0a3d70a4 	.word	0x0a3d70a4
 80010a8:	407fffd7 	.word	0x407fffd7

080010ac <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b092      	sub	sp, #72	@ 0x48
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80010b4:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 80010b8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 80010bc:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80010c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 80010c2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80010c6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 80010c8:	f240 234e 	movw	r3, #590	@ 0x24e
 80010cc:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 80010ce:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80010d2:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 80010d4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80010d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 80010da:	f240 2326 	movw	r3, #550	@ 0x226
 80010de:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 80010e0:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80010e4:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d201      	bcs.n	80010f2 <setMeasurementTimingBudget+0x46>
 80010ee:	2300      	movs	r3, #0
 80010f0:	e06e      	b.n	80011d0 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 80010f2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80010f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80010f8:	4413      	add	r3, r2
 80010fa:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 80010fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fba7 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8001106:	f107 020c 	add.w	r2, r7, #12
 800110a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f000 fbd1 	bl	80018b8 <getSequenceStepTimeouts>

  if (enables.tcc)
 8001116:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800111a:	2b00      	cmp	r3, #0
 800111c:	d005      	beq.n	800112a <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001122:	4413      	add	r3, r2
 8001124:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001126:	4413      	add	r3, r2
 8001128:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 800112a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800112e:	2b00      	cmp	r3, #0
 8001130:	d007      	beq.n	8001142 <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001136:	4413      	add	r3, r2
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800113c:	4413      	add	r3, r2
 800113e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001140:	e009      	b.n	8001156 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8001142:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001146:	2b00      	cmp	r3, #0
 8001148:	d005      	beq.n	8001156 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800114e:	4413      	add	r3, r2
 8001150:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001152:	4413      	add	r3, r2
 8001154:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8001156:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800115a:	2b00      	cmp	r3, #0
 800115c:	d005      	beq.n	800116a <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001162:	4413      	add	r3, r2
 8001164:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001166:	4413      	add	r3, r2
 8001168:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 800116a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800116e:	2b00      	cmp	r3, #0
 8001170:	d02d      	beq.n	80011ce <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8001172:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001174:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001176:	4413      	add	r3, r2
 8001178:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 800117a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	429a      	cmp	r2, r3
 8001180:	d901      	bls.n	8001186 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8001182:	2300      	movs	r3, #0
 8001184:	e024      	b.n	80011d0 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 800118e:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4619      	mov	r1, r3
 8001194:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001196:	f000 fc5b 	bl	8001a50 <timeoutMicrosecondsToMclks>
 800119a:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 800119c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 80011a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d005      	beq.n	80011b4 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 80011a8:	8a7a      	ldrh	r2, [r7, #18]
 80011aa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80011ae:	4413      	add	r3, r2
 80011b0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80011b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80011b8:	4618      	mov	r0, r3
 80011ba:	f000 fbf6 	bl	80019aa <encodeTimeout>
 80011be:	4603      	mov	r3, r0
 80011c0:	4619      	mov	r1, r3
 80011c2:	2071      	movs	r0, #113	@ 0x71
 80011c4:	f7ff fc04 	bl	80009d0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 80011c8:	4a03      	ldr	r2, [pc, #12]	@ (80011d8 <setMeasurementTimingBudget+0x12c>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6013      	str	r3, [r2, #0]
  }
  return true;
 80011ce:	2301      	movs	r3, #1
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3748      	adds	r7, #72	@ 0x48
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200000a4 	.word	0x200000a4

080011dc <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08c      	sub	sp, #48	@ 0x30
 80011e0:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 80011e2:	f240 7376 	movw	r3, #1910	@ 0x776
 80011e6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 80011e8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80011ec:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 80011ee:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80011f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 80011f4:	f240 234e 	movw	r3, #590	@ 0x24e
 80011f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 80011fa:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80011fe:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8001200:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001204:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8001206:	f240 2326 	movw	r3, #550	@ 0x226
 800120a:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 800120c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800120e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001210:	4413      	add	r3, r2
 8001212:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8001214:	f107 0318 	add.w	r3, r7, #24
 8001218:	4618      	mov	r0, r3
 800121a:	f000 fb1b 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800121e:	463a      	mov	r2, r7
 8001220:	f107 0318 	add.w	r3, r7, #24
 8001224:	4611      	mov	r1, r2
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fb46 	bl	80018b8 <getSequenceStepTimeouts>

  if (enables.tcc)
 800122c:	7e3b      	ldrb	r3, [r7, #24]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d005      	beq.n	800123e <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001236:	4413      	add	r3, r2
 8001238:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800123a:	4413      	add	r3, r2
 800123c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 800123e:	7ebb      	ldrb	r3, [r7, #26]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d007      	beq.n	8001254 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001248:	4413      	add	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800124e:	4413      	add	r3, r2
 8001250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001252:	e008      	b.n	8001266 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8001254:	7e7b      	ldrb	r3, [r7, #25]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d005      	beq.n	8001266 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800125e:	4413      	add	r3, r2
 8001260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001262:	4413      	add	r3, r2
 8001264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8001266:	7efb      	ldrb	r3, [r7, #27]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d005      	beq.n	8001278 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	8c3b      	ldrh	r3, [r7, #32]
 8001270:	4413      	add	r3, r2
 8001272:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001274:	4413      	add	r3, r2
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8001278:	7f3b      	ldrb	r3, [r7, #28]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d005      	beq.n	800128a <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 800127e:	697a      	ldr	r2, [r7, #20]
 8001280:	8bfb      	ldrh	r3, [r7, #30]
 8001282:	4413      	add	r3, r2
 8001284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001286:	4413      	add	r3, r2
 8001288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 800128a:	4a04      	ldr	r2, [pc, #16]	@ (800129c <getMeasurementTimingBudget+0xc0>)
 800128c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800128e:	6013      	str	r3, [r2, #0]
  return budget_us;
 8001290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001292:	4618      	mov	r0, r3
 8001294:	3730      	adds	r7, #48	@ 0x30
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200000a4 	.word	0x200000a4

080012a0 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08c      	sub	sp, #48	@ 0x30
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	460a      	mov	r2, r1
 80012aa:	71fb      	strb	r3, [r7, #7]
 80012ac:	4613      	mov	r3, r2
 80012ae:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 80012b0:	79bb      	ldrb	r3, [r7, #6]
 80012b2:	085b      	lsrs	r3, r3, #1
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	3b01      	subs	r3, #1
 80012b8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 80012bc:	f107 0320 	add.w	r3, r7, #32
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fac7 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80012c6:	f107 0208 	add.w	r2, r7, #8
 80012ca:	f107 0320 	add.w	r3, r7, #32
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 faf1 	bl	80018b8 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d15d      	bne.n	8001398 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	3b0c      	subs	r3, #12
 80012e0:	2b06      	cmp	r3, #6
 80012e2:	d825      	bhi.n	8001330 <setVcselPulsePeriod+0x90>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <setVcselPulsePeriod+0x4c>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001309 	.word	0x08001309
 80012f0:	08001331 	.word	0x08001331
 80012f4:	08001313 	.word	0x08001313
 80012f8:	08001331 	.word	0x08001331
 80012fc:	0800131d 	.word	0x0800131d
 8001300:	08001331 	.word	0x08001331
 8001304:	08001327 	.word	0x08001327
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8001308:	2118      	movs	r1, #24
 800130a:	2057      	movs	r0, #87	@ 0x57
 800130c:	f7ff fb36 	bl	800097c <writeReg>
        break;
 8001310:	e010      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8001312:	2130      	movs	r1, #48	@ 0x30
 8001314:	2057      	movs	r0, #87	@ 0x57
 8001316:	f7ff fb31 	bl	800097c <writeReg>
        break;
 800131a:	e00b      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 800131c:	2140      	movs	r1, #64	@ 0x40
 800131e:	2057      	movs	r0, #87	@ 0x57
 8001320:	f7ff fb2c 	bl	800097c <writeReg>
        break;
 8001324:	e006      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8001326:	2150      	movs	r1, #80	@ 0x50
 8001328:	2057      	movs	r0, #87	@ 0x57
 800132a:	f7ff fb27 	bl	800097c <writeReg>
        break;
 800132e:	e001      	b.n	8001334 <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8001330:	2300      	movs	r3, #0
 8001332:	e0fc      	b.n	800152e <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8001334:	2108      	movs	r1, #8
 8001336:	2056      	movs	r0, #86	@ 0x56
 8001338:	f7ff fb20 	bl	800097c <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 800133c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001340:	4619      	mov	r1, r3
 8001342:	2050      	movs	r0, #80	@ 0x50
 8001344:	f7ff fb1a 	bl	800097c <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	79ba      	ldrb	r2, [r7, #6]
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f000 fb7e 	bl	8001a50 <timeoutMicrosecondsToMclks>
 8001354:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8001356:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001358:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800135a:	4618      	mov	r0, r3
 800135c:	f000 fb25 	bl	80019aa <encodeTimeout>
 8001360:	4603      	mov	r3, r0
 8001362:	4619      	mov	r1, r3
 8001364:	2051      	movs	r0, #81	@ 0x51
 8001366:	f7ff fb33 	bl	80009d0 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	79ba      	ldrb	r2, [r7, #6]
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f000 fb6d 	bl	8001a50 <timeoutMicrosecondsToMclks>
 8001376:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8001378:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 800137a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800137c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001380:	d804      	bhi.n	800138c <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8001382:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001384:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8001386:	3b01      	subs	r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	e000      	b.n	800138e <setVcselPulsePeriod+0xee>
 800138c:	23ff      	movs	r3, #255	@ 0xff
 800138e:	4619      	mov	r1, r3
 8001390:	2046      	movs	r0, #70	@ 0x46
 8001392:	f7ff faf3 	bl	800097c <writeReg>
 8001396:	e0b1      	b.n	80014fc <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b01      	cmp	r3, #1
 800139c:	f040 80ac 	bne.w	80014f8 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 80013a0:	79bb      	ldrb	r3, [r7, #6]
 80013a2:	3b08      	subs	r3, #8
 80013a4:	2b06      	cmp	r3, #6
 80013a6:	f200 8085 	bhi.w	80014b4 <setVcselPulsePeriod+0x214>
 80013aa:	a201      	add	r2, pc, #4	@ (adr r2, 80013b0 <setVcselPulsePeriod+0x110>)
 80013ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b0:	080013cd 	.word	0x080013cd
 80013b4:	080014b5 	.word	0x080014b5
 80013b8:	08001407 	.word	0x08001407
 80013bc:	080014b5 	.word	0x080014b5
 80013c0:	08001441 	.word	0x08001441
 80013c4:	080014b5 	.word	0x080014b5
 80013c8:	0800147b 	.word	0x0800147b
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 80013cc:	2110      	movs	r1, #16
 80013ce:	2048      	movs	r0, #72	@ 0x48
 80013d0:	f7ff fad4 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80013d4:	2108      	movs	r1, #8
 80013d6:	2047      	movs	r0, #71	@ 0x47
 80013d8:	f7ff fad0 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 80013dc:	2102      	movs	r1, #2
 80013de:	2032      	movs	r0, #50	@ 0x32
 80013e0:	f7ff facc 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 80013e4:	210c      	movs	r1, #12
 80013e6:	2030      	movs	r0, #48	@ 0x30
 80013e8:	f7ff fac8 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 80013ec:	2101      	movs	r1, #1
 80013ee:	20ff      	movs	r0, #255	@ 0xff
 80013f0:	f7ff fac4 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 80013f4:	2130      	movs	r1, #48	@ 0x30
 80013f6:	2030      	movs	r0, #48	@ 0x30
 80013f8:	f7ff fac0 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 80013fc:	2100      	movs	r1, #0
 80013fe:	20ff      	movs	r0, #255	@ 0xff
 8001400:	f7ff fabc 	bl	800097c <writeReg>
        break;
 8001404:	e058      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8001406:	2128      	movs	r1, #40	@ 0x28
 8001408:	2048      	movs	r0, #72	@ 0x48
 800140a:	f7ff fab7 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800140e:	2108      	movs	r1, #8
 8001410:	2047      	movs	r0, #71	@ 0x47
 8001412:	f7ff fab3 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001416:	2103      	movs	r1, #3
 8001418:	2032      	movs	r0, #50	@ 0x32
 800141a:	f7ff faaf 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 800141e:	2109      	movs	r1, #9
 8001420:	2030      	movs	r0, #48	@ 0x30
 8001422:	f7ff faab 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 8001426:	2101      	movs	r1, #1
 8001428:	20ff      	movs	r0, #255	@ 0xff
 800142a:	f7ff faa7 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800142e:	2120      	movs	r1, #32
 8001430:	2030      	movs	r0, #48	@ 0x30
 8001432:	f7ff faa3 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 8001436:	2100      	movs	r1, #0
 8001438:	20ff      	movs	r0, #255	@ 0xff
 800143a:	f7ff fa9f 	bl	800097c <writeReg>
        break;
 800143e:	e03b      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8001440:	2138      	movs	r1, #56	@ 0x38
 8001442:	2048      	movs	r0, #72	@ 0x48
 8001444:	f7ff fa9a 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001448:	2108      	movs	r1, #8
 800144a:	2047      	movs	r0, #71	@ 0x47
 800144c:	f7ff fa96 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001450:	2103      	movs	r1, #3
 8001452:	2032      	movs	r0, #50	@ 0x32
 8001454:	f7ff fa92 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8001458:	2108      	movs	r1, #8
 800145a:	2030      	movs	r0, #48	@ 0x30
 800145c:	f7ff fa8e 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 8001460:	2101      	movs	r1, #1
 8001462:	20ff      	movs	r0, #255	@ 0xff
 8001464:	f7ff fa8a 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8001468:	2120      	movs	r1, #32
 800146a:	2030      	movs	r0, #48	@ 0x30
 800146c:	f7ff fa86 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 8001470:	2100      	movs	r1, #0
 8001472:	20ff      	movs	r0, #255	@ 0xff
 8001474:	f7ff fa82 	bl	800097c <writeReg>
        break;
 8001478:	e01e      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 800147a:	2148      	movs	r1, #72	@ 0x48
 800147c:	2048      	movs	r0, #72	@ 0x48
 800147e:	f7ff fa7d 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001482:	2108      	movs	r1, #8
 8001484:	2047      	movs	r0, #71	@ 0x47
 8001486:	f7ff fa79 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800148a:	2103      	movs	r1, #3
 800148c:	2032      	movs	r0, #50	@ 0x32
 800148e:	f7ff fa75 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 8001492:	2107      	movs	r1, #7
 8001494:	2030      	movs	r0, #48	@ 0x30
 8001496:	f7ff fa71 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 800149a:	2101      	movs	r1, #1
 800149c:	20ff      	movs	r0, #255	@ 0xff
 800149e:	f7ff fa6d 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80014a2:	2120      	movs	r1, #32
 80014a4:	2030      	movs	r0, #48	@ 0x30
 80014a6:	f7ff fa69 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 80014aa:	2100      	movs	r1, #0
 80014ac:	20ff      	movs	r0, #255	@ 0xff
 80014ae:	f7ff fa65 	bl	800097c <writeReg>
        break;
 80014b2:	e001      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e03a      	b.n	800152e <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80014b8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80014bc:	4619      	mov	r1, r3
 80014be:	2070      	movs	r0, #112	@ 0x70
 80014c0:	f7ff fa5c 	bl	800097c <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	79ba      	ldrb	r2, [r7, #6]
 80014c8:	4611      	mov	r1, r2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fac0 	bl	8001a50 <timeoutMicrosecondsToMclks>
 80014d0:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 80014d2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 80014d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d003      	beq.n	80014e4 <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 80014dc:	89fa      	ldrh	r2, [r7, #14]
 80014de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014e0:	4413      	add	r3, r2
 80014e2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80014e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 fa5f 	bl	80019aa <encodeTimeout>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4619      	mov	r1, r3
 80014f0:	2071      	movs	r0, #113	@ 0x71
 80014f2:	f7ff fa6d 	bl	80009d0 <writeReg16Bit>
 80014f6:	e001      	b.n	80014fc <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 80014f8:	2300      	movs	r3, #0
 80014fa:	e018      	b.n	800152e <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 80014fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <setVcselPulsePeriod+0x298>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fdd3 	bl	80010ac <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001506:	2001      	movs	r0, #1
 8001508:	f7ff fa8c 	bl	8000a24 <readReg>
 800150c:	4603      	mov	r3, r0
 800150e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001512:	2102      	movs	r1, #2
 8001514:	2001      	movs	r0, #1
 8001516:	f7ff fa31 	bl	800097c <writeReg>
  performSingleRefCalibration(0x0);
 800151a:	2000      	movs	r0, #0
 800151c:	f000 fabe 	bl	8001a9c <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8001520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001524:	4619      	mov	r1, r3
 8001526:	2001      	movs	r0, #1
 8001528:	f7ff fa28 	bl	800097c <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 800152c:	2301      	movs	r3, #1
}
 800152e:	4618      	mov	r0, r3
 8001530:	3730      	adds	r7, #48	@ 0x30
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200000a4 	.word	0x200000a4

0800153c <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d108      	bne.n	800155e <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 800154c:	2050      	movs	r0, #80	@ 0x50
 800154e:	f7ff fa69 	bl	8000a24 <readReg>
 8001552:	4603      	mov	r3, r0
 8001554:	3301      	adds	r3, #1
 8001556:	b2db      	uxtb	r3, r3
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	b2db      	uxtb	r3, r3
 800155c:	e00c      	b.n	8001578 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d108      	bne.n	8001576 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8001564:	2070      	movs	r0, #112	@ 0x70
 8001566:	f7ff fa5d 	bl	8000a24 <readReg>
 800156a:	4603      	mov	r3, r0
 800156c:	3301      	adds	r3, #1
 800156e:	b2db      	uxtb	r3, r3
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	e000      	b.n	8001578 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8001576:	23ff      	movs	r3, #255	@ 0xff
}
 8001578:	4618      	mov	r0, r3
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8001588:	f002 f804 	bl	8003594 <HAL_GetTick>
 800158c:	4603      	mov	r3, r0
 800158e:	b29a      	uxth	r2, r3
 8001590:	4b35      	ldr	r3, [pc, #212]	@ (8001668 <readRangeContinuousMillimeters+0xe8>)
 8001592:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001594:	e015      	b.n	80015c2 <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8001596:	4b35      	ldr	r3, [pc, #212]	@ (800166c <readRangeContinuousMillimeters+0xec>)
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d011      	beq.n	80015c2 <readRangeContinuousMillimeters+0x42>
 800159e:	f001 fff9 	bl	8003594 <HAL_GetTick>
 80015a2:	4603      	mov	r3, r0
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001668 <readRangeContinuousMillimeters+0xe8>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	4a2f      	ldr	r2, [pc, #188]	@ (800166c <readRangeContinuousMillimeters+0xec>)
 80015b0:	8812      	ldrh	r2, [r2, #0]
 80015b2:	4293      	cmp	r3, r2
 80015b4:	dd05      	ble.n	80015c2 <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 80015b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001670 <readRangeContinuousMillimeters+0xf0>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	701a      	strb	r2, [r3, #0]
      return 65535;
 80015bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015c0:	e04e      	b.n	8001660 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80015c2:	2013      	movs	r0, #19
 80015c4:	f7ff fa2e 	bl	8000a24 <readReg>
 80015c8:	4603      	mov	r3, r0
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0e1      	beq.n	8001596 <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d105      	bne.n	80015e4 <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 80015d8:	201e      	movs	r0, #30
 80015da:	f7ff fa4f 	bl	8000a7c <readReg16Bit>
 80015de:	4603      	mov	r3, r0
 80015e0:	82fb      	strh	r3, [r7, #22]
 80015e2:	e038      	b.n	8001656 <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 80015e4:	f107 0308 	add.w	r3, r7, #8
 80015e8:	220c      	movs	r2, #12
 80015ea:	4619      	mov	r1, r3
 80015ec:	2014      	movs	r0, #20
 80015ee:	f7ff fa9f 	bl	8000b30 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 80015f2:	7a3b      	ldrb	r3, [r7, #8]
 80015f4:	08db      	lsrs	r3, r3, #3
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80015fc:	7abb      	ldrb	r3, [r7, #10]
 80015fe:	b21b      	sxth	r3, r3
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21a      	sxth	r2, r3
 8001604:	7afb      	ldrb	r3, [r7, #11]
 8001606:	b21b      	sxth	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	b21b      	sxth	r3, r3
 800160c:	b29a      	uxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8001612:	7bbb      	ldrb	r3, [r7, #14]
 8001614:	b21b      	sxth	r3, r3
 8001616:	021b      	lsls	r3, r3, #8
 8001618:	b21a      	sxth	r2, r3
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	b21b      	sxth	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b21b      	sxth	r3, r3
 8001622:	b29a      	uxth	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8001628:	7c3b      	ldrb	r3, [r7, #16]
 800162a:	b21b      	sxth	r3, r3
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	b21a      	sxth	r2, r3
 8001630:	7c7b      	ldrb	r3, [r7, #17]
 8001632:	b21b      	sxth	r3, r3
 8001634:	4313      	orrs	r3, r2
 8001636:	b21b      	sxth	r3, r3
 8001638:	b29a      	uxth	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 800163e:	7cbb      	ldrb	r3, [r7, #18]
 8001640:	b21b      	sxth	r3, r3
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	b21a      	sxth	r2, r3
 8001646:	7cfb      	ldrb	r3, [r7, #19]
 8001648:	b21b      	sxth	r3, r3
 800164a:	4313      	orrs	r3, r2
 800164c:	b21b      	sxth	r3, r3
 800164e:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	8afa      	ldrh	r2, [r7, #22]
 8001654:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001656:	2101      	movs	r1, #1
 8001658:	200b      	movs	r0, #11
 800165a:	f7ff f98f 	bl	800097c <writeReg>
  return temp;
 800165e:	8afb      	ldrh	r3, [r7, #22]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200000a0 	.word	0x200000a0
 800166c:	2000009c 	.word	0x2000009c
 8001670:	2000009e 	.word	0x2000009e

08001674 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 800167c:	2101      	movs	r1, #1
 800167e:	2080      	movs	r0, #128	@ 0x80
 8001680:	f7ff f97c 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8001684:	2101      	movs	r1, #1
 8001686:	20ff      	movs	r0, #255	@ 0xff
 8001688:	f7ff f978 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 800168c:	2100      	movs	r1, #0
 800168e:	2000      	movs	r0, #0
 8001690:	f7ff f974 	bl	800097c <writeReg>
  writeReg(0x91, g_stopVariable);
 8001694:	4b21      	ldr	r3, [pc, #132]	@ (800171c <readRangeSingleMillimeters+0xa8>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	4619      	mov	r1, r3
 800169a:	2091      	movs	r0, #145	@ 0x91
 800169c:	f7ff f96e 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 80016a0:	2101      	movs	r1, #1
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff f96a 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 80016a8:	2100      	movs	r1, #0
 80016aa:	20ff      	movs	r0, #255	@ 0xff
 80016ac:	f7ff f966 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 80016b0:	2100      	movs	r1, #0
 80016b2:	2080      	movs	r0, #128	@ 0x80
 80016b4:	f7ff f962 	bl	800097c <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 80016b8:	2101      	movs	r1, #1
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff f95e 	bl	800097c <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 80016c0:	f001 ff68 	bl	8003594 <HAL_GetTick>
 80016c4:	4603      	mov	r3, r0
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <readRangeSingleMillimeters+0xac>)
 80016ca:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 80016cc:	e015      	b.n	80016fa <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <readRangeSingleMillimeters+0xb0>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d011      	beq.n	80016fa <readRangeSingleMillimeters+0x86>
 80016d6:	f001 ff5d 	bl	8003594 <HAL_GetTick>
 80016da:	4603      	mov	r3, r0
 80016dc:	b29b      	uxth	r3, r3
 80016de:	461a      	mov	r2, r3
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <readRangeSingleMillimeters+0xac>)
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001724 <readRangeSingleMillimeters+0xb0>)
 80016e8:	8812      	ldrh	r2, [r2, #0]
 80016ea:	4293      	cmp	r3, r2
 80016ec:	dd05      	ble.n	80016fa <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 80016ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <readRangeSingleMillimeters+0xb4>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	701a      	strb	r2, [r3, #0]
      return 65535;
 80016f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016f8:	e00b      	b.n	8001712 <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff f992 	bl	8000a24 <readReg>
 8001700:	4603      	mov	r3, r0
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1e1      	bne.n	80016ce <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff ff38 	bl	8001580 <readRangeContinuousMillimeters>
 8001710:	4603      	mov	r3, r0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200000a2 	.word	0x200000a2
 8001720:	200000a0 	.word	0x200000a0
 8001724:	2000009c 	.word	0x2000009c
 8001728:	2000009e 	.word	0x2000009e

0800172c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8001736:	2101      	movs	r1, #1
 8001738:	2080      	movs	r0, #128	@ 0x80
 800173a:	f7ff f91f 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 800173e:	2101      	movs	r1, #1
 8001740:	20ff      	movs	r0, #255	@ 0xff
 8001742:	f7ff f91b 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8001746:	2100      	movs	r1, #0
 8001748:	2000      	movs	r0, #0
 800174a:	f7ff f917 	bl	800097c <writeReg>

  writeReg(0xFF, 0x06);
 800174e:	2106      	movs	r1, #6
 8001750:	20ff      	movs	r0, #255	@ 0xff
 8001752:	f7ff f913 	bl	800097c <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8001756:	2083      	movs	r0, #131	@ 0x83
 8001758:	f7ff f964 	bl	8000a24 <readReg>
 800175c:	4603      	mov	r3, r0
 800175e:	f043 0304 	orr.w	r3, r3, #4
 8001762:	b2db      	uxtb	r3, r3
 8001764:	4619      	mov	r1, r3
 8001766:	2083      	movs	r0, #131	@ 0x83
 8001768:	f7ff f908 	bl	800097c <writeReg>
  writeReg(0xFF, 0x07);
 800176c:	2107      	movs	r1, #7
 800176e:	20ff      	movs	r0, #255	@ 0xff
 8001770:	f7ff f904 	bl	800097c <writeReg>
  writeReg(0x81, 0x01);
 8001774:	2101      	movs	r1, #1
 8001776:	2081      	movs	r0, #129	@ 0x81
 8001778:	f7ff f900 	bl	800097c <writeReg>

  writeReg(0x80, 0x01);
 800177c:	2101      	movs	r1, #1
 800177e:	2080      	movs	r0, #128	@ 0x80
 8001780:	f7ff f8fc 	bl	800097c <writeReg>

  writeReg(0x94, 0x6b);
 8001784:	216b      	movs	r1, #107	@ 0x6b
 8001786:	2094      	movs	r0, #148	@ 0x94
 8001788:	f7ff f8f8 	bl	800097c <writeReg>
  writeReg(0x83, 0x00);
 800178c:	2100      	movs	r1, #0
 800178e:	2083      	movs	r0, #131	@ 0x83
 8001790:	f7ff f8f4 	bl	800097c <writeReg>
  startTimeout();
 8001794:	f001 fefe 	bl	8003594 <HAL_GetTick>
 8001798:	4603      	mov	r3, r0
 800179a:	b29a      	uxth	r2, r3
 800179c:	4b2b      	ldr	r3, [pc, #172]	@ (800184c <getSpadInfo+0x120>)
 800179e:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 80017a0:	e011      	b.n	80017c6 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 80017a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001850 <getSpadInfo+0x124>)
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d00d      	beq.n	80017c6 <getSpadInfo+0x9a>
 80017aa:	f001 fef3 	bl	8003594 <HAL_GetTick>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	461a      	mov	r2, r3
 80017b4:	4b25      	ldr	r3, [pc, #148]	@ (800184c <getSpadInfo+0x120>)
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <getSpadInfo+0x124>)
 80017bc:	8812      	ldrh	r2, [r2, #0]
 80017be:	4293      	cmp	r3, r2
 80017c0:	dd01      	ble.n	80017c6 <getSpadInfo+0x9a>
 80017c2:	2300      	movs	r3, #0
 80017c4:	e03d      	b.n	8001842 <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 80017c6:	2083      	movs	r0, #131	@ 0x83
 80017c8:	f7ff f92c 	bl	8000a24 <readReg>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0e7      	beq.n	80017a2 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 80017d2:	2101      	movs	r1, #1
 80017d4:	2083      	movs	r0, #131	@ 0x83
 80017d6:	f7ff f8d1 	bl	800097c <writeReg>
  tmp = readReg(0x92);
 80017da:	2092      	movs	r0, #146	@ 0x92
 80017dc:	f7ff f922 	bl	8000a24 <readReg>
 80017e0:	4603      	mov	r3, r0
 80017e2:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
 80017f2:	09db      	lsrs	r3, r3, #7
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 80017fa:	2100      	movs	r1, #0
 80017fc:	2081      	movs	r0, #129	@ 0x81
 80017fe:	f7ff f8bd 	bl	800097c <writeReg>
  writeReg(0xFF, 0x06);
 8001802:	2106      	movs	r1, #6
 8001804:	20ff      	movs	r0, #255	@ 0xff
 8001806:	f7ff f8b9 	bl	800097c <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 800180a:	2083      	movs	r0, #131	@ 0x83
 800180c:	f7ff f90a 	bl	8000a24 <readReg>
 8001810:	4603      	mov	r3, r0
 8001812:	f023 0304 	bic.w	r3, r3, #4
 8001816:	b2db      	uxtb	r3, r3
 8001818:	4619      	mov	r1, r3
 800181a:	2083      	movs	r0, #131	@ 0x83
 800181c:	f7ff f8ae 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8001820:	2101      	movs	r1, #1
 8001822:	20ff      	movs	r0, #255	@ 0xff
 8001824:	f7ff f8aa 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 8001828:	2101      	movs	r1, #1
 800182a:	2000      	movs	r0, #0
 800182c:	f7ff f8a6 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8001830:	2100      	movs	r1, #0
 8001832:	20ff      	movs	r0, #255	@ 0xff
 8001834:	f7ff f8a2 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8001838:	2100      	movs	r1, #0
 800183a:	2080      	movs	r0, #128	@ 0x80
 800183c:	f7ff f89e 	bl	800097c <writeReg>

  return true;
 8001840:	2301      	movs	r3, #1
}
 8001842:	4618      	mov	r0, r3
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200000a0 	.word	0x200000a0
 8001850:	2000009c 	.word	0x2000009c

08001854 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 800185c:	2001      	movs	r0, #1
 800185e:	f7ff f8e1 	bl	8000a24 <readReg>
 8001862:	4603      	mov	r3, r0
 8001864:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	091b      	lsrs	r3, r3, #4
 800186a:	b2db      	uxtb	r3, r3
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	b2da      	uxtb	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	08db      	lsrs	r3, r3, #3
 800187a:	b2db      	uxtb	r3, r3
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	b2da      	uxtb	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	b2db      	uxtb	r3, r3
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	b2da      	uxtb	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001896:	7bfb      	ldrb	r3, [r7, #15]
 8001898:	099b      	lsrs	r3, r3, #6
 800189a:	b2db      	uxtb	r3, r3
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	09db      	lsrs	r3, r3, #7
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	711a      	strb	r2, [r3, #4]
}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f7ff fe3a 	bl	800153c <getVcselPulsePeriod>
 80018c8:	4603      	mov	r3, r0
 80018ca:	461a      	mov	r2, r3
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80018d0:	2046      	movs	r0, #70	@ 0x46
 80018d2:	f7ff f8a7 	bl	8000a24 <readReg>
 80018d6:	4603      	mov	r3, r0
 80018d8:	3301      	adds	r3, #1
 80018da:	b29a      	uxth	r2, r3
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	4619      	mov	r1, r3
 80018ec:	4610      	mov	r0, r2
 80018ee:	f000 f887 	bl	8001a00 <timeoutMclksToMicroseconds>
 80018f2:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80018f8:	2051      	movs	r0, #81	@ 0x51
 80018fa:	f7ff f8bf 	bl	8000a7c <readReg16Bit>
 80018fe:	4603      	mov	r3, r0
 8001900:	4618      	mov	r0, r3
 8001902:	f000 f83e 	bl	8001982 <decodeTimeout>
 8001906:	4603      	mov	r3, r0
 8001908:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001916:	b2db      	uxtb	r3, r3
 8001918:	4619      	mov	r1, r3
 800191a:	4610      	mov	r0, r2
 800191c:	f000 f870 	bl	8001a00 <timeoutMclksToMicroseconds>
 8001920:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8001926:	2001      	movs	r0, #1
 8001928:	f7ff fe08 	bl	800153c <getVcselPulsePeriod>
 800192c:	4603      	mov	r3, r0
 800192e:	461a      	mov	r2, r3
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001934:	2071      	movs	r0, #113	@ 0x71
 8001936:	f7ff f8a1 	bl	8000a7c <readReg16Bit>
 800193a:	4603      	mov	r3, r0
 800193c:	4618      	mov	r0, r3
 800193e:	f000 f820 	bl	8001982 <decodeTimeout>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	78db      	ldrb	r3, [r3, #3]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d007      	beq.n	8001962 <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	891a      	ldrh	r2, [r3, #8]
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	88db      	ldrh	r3, [r3, #6]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	b29a      	uxth	r2, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4619      	mov	r1, r3
 800196e:	4610      	mov	r0, r2
 8001970:	f000 f846 	bl	8001a00 <timeoutMclksToMicroseconds>
 8001974:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	615a      	str	r2, [r3, #20]
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	4603      	mov	r3, r0
 800198a:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 800198c:	88fb      	ldrh	r3, [r7, #6]
 800198e:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001990:	88fa      	ldrh	r2, [r7, #6]
 8001992:	0a12      	lsrs	r2, r2, #8
 8001994:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001996:	4093      	lsls	r3, r2
 8001998:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800199a:	3301      	adds	r3, #1
 800199c:	b29b      	uxth	r3, r3
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b085      	sub	sp, #20
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4603      	mov	r3, r0
 80019b2:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d016      	beq.n	80019f0 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80019c8:	e005      	b.n	80019d6 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	085b      	lsrs	r3, r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80019d0:	897b      	ldrh	r3, [r7, #10]
 80019d2:	3301      	adds	r3, #1
 80019d4:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2bff      	cmp	r3, #255	@ 0xff
 80019da:	d8f6      	bhi.n	80019ca <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80019dc:	897b      	ldrh	r3, [r7, #10]
 80019de:	021b      	lsls	r3, r3, #8
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	4313      	orrs	r3, r2
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	e000      	b.n	80019f2 <encodeTimeout+0x48>
  }
  else { return 0; }
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	460a      	mov	r2, r1
 8001a0a:	80fb      	strh	r3, [r7, #6]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001a10:	797b      	ldrb	r3, [r7, #5]
 8001a12:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <timeoutMclksToMicroseconds+0x48>)
 8001a14:	fb02 f303 	mul.w	r3, r2, r3
 8001a18:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a4c <timeoutMclksToMicroseconds+0x4c>)
 8001a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a22:	099b      	lsrs	r3, r3, #6
 8001a24:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001a26:	88fb      	ldrh	r3, [r7, #6]
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	fb03 f202 	mul.w	r2, r3, r2
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	085b      	lsrs	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	4a05      	ldr	r2, [pc, #20]	@ (8001a4c <timeoutMclksToMicroseconds+0x4c>)
 8001a36:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3a:	099b      	lsrs	r3, r3, #6
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	003a2f00 	.word	0x003a2f00
 8001a4c:	10624dd3 	.word	0x10624dd3

08001a50 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8001a94 <timeoutMicrosecondsToMclks+0x44>)
 8001a60:	fb02 f303 	mul.w	r3, r2, r3
 8001a64:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001a68:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <timeoutMicrosecondsToMclks+0x48>)
 8001a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6e:	099b      	lsrs	r3, r3, #6
 8001a70:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a78:	fb03 f202 	mul.w	r2, r3, r2
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	085b      	lsrs	r3, r3, #1
 8001a80:	441a      	add	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	003a2f00 	.word	0x003a2f00
 8001a98:	10624dd3 	.word	0x10624dd3

08001a9c <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f7fe ff63 	bl	800097c <writeReg>

  startTimeout();
 8001ab6:	f001 fd6d 	bl	8003594 <HAL_GetTick>
 8001aba:	4603      	mov	r3, r0
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <performSingleRefCalibration+0x78>)
 8001ac0:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ac2:	e011      	b.n	8001ae8 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8001ac4:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <performSingleRefCalibration+0x7c>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00d      	beq.n	8001ae8 <performSingleRefCalibration+0x4c>
 8001acc:	f001 fd62 	bl	8003594 <HAL_GetTick>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <performSingleRefCalibration+0x78>)
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	4a0e      	ldr	r2, [pc, #56]	@ (8001b18 <performSingleRefCalibration+0x7c>)
 8001ade:	8812      	ldrh	r2, [r2, #0]
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	dd01      	ble.n	8001ae8 <performSingleRefCalibration+0x4c>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	e010      	b.n	8001b0a <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ae8:	2013      	movs	r0, #19
 8001aea:	f7fe ff9b 	bl	8000a24 <readReg>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d0e5      	beq.n	8001ac4 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001af8:	2101      	movs	r1, #1
 8001afa:	200b      	movs	r0, #11
 8001afc:	f7fe ff3e 	bl	800097c <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8001b00:	2100      	movs	r1, #0
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7fe ff3a 	bl	800097c <writeReg>

  return true;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200000a0 	.word	0x200000a0
 8001b18:	2000009c 	.word	0x2000009c

08001b1c <ILI9341_Init>:
static void DC_H(void);
static void LED_H(void);

// Initialization
void ILI9341_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	ILI9341_Reset();
 8001b20:	f000 f97c 	bl	8001e1c <ILI9341_Reset>
	ILI9341_SoftReset();
 8001b24:	f000 f98c 	bl	8001e40 <ILI9341_SoftReset>

	/* Power Control A */
	LCD_WR_REG(0xCB);
 8001b28:	20cb      	movs	r0, #203	@ 0xcb
 8001b2a:	f000 f9a3 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001b2e:	2039      	movs	r0, #57	@ 0x39
 8001b30:	f000 f9ba 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001b34:	202c      	movs	r0, #44	@ 0x2c
 8001b36:	f000 f9b7 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 f9b4 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001b40:	2034      	movs	r0, #52	@ 0x34
 8001b42:	f000 f9b1 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001b46:	2002      	movs	r0, #2
 8001b48:	f000 f9ae 	bl	8001ea8 <LCD_WR_DATA>
	/* Power Control B */
	LCD_WR_REG(0xCF);
 8001b4c:	20cf      	movs	r0, #207	@ 0xcf
 8001b4e:	f000 f991 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001b52:	2000      	movs	r0, #0
 8001b54:	f000 f9a8 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001b58:	20c1      	movs	r0, #193	@ 0xc1
 8001b5a:	f000 f9a5 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x30);
 8001b5e:	2030      	movs	r0, #48	@ 0x30
 8001b60:	f000 f9a2 	bl	8001ea8 <LCD_WR_DATA>
	/* Driver timing control A */
	LCD_WR_REG(0xE8);
 8001b64:	20e8      	movs	r0, #232	@ 0xe8
 8001b66:	f000 f985 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001b6a:	2085      	movs	r0, #133	@ 0x85
 8001b6c:	f000 f99c 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001b70:	2000      	movs	r0, #0
 8001b72:	f000 f999 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x78);
 8001b76:	2078      	movs	r0, #120	@ 0x78
 8001b78:	f000 f996 	bl	8001ea8 <LCD_WR_DATA>
	/* Driver timing control B */
	LCD_WR_REG(0xEA);
 8001b7c:	20ea      	movs	r0, #234	@ 0xea
 8001b7e:	f000 f979 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001b82:	2000      	movs	r0, #0
 8001b84:	f000 f990 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f000 f98d 	bl	8001ea8 <LCD_WR_DATA>
	/* Power on Sequence control */
	LCD_WR_REG(0xED);
 8001b8e:	20ed      	movs	r0, #237	@ 0xed
 8001b90:	f000 f970 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001b94:	2064      	movs	r0, #100	@ 0x64
 8001b96:	f000 f987 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001b9a:	2003      	movs	r0, #3
 8001b9c:	f000 f984 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x12);
 8001ba0:	2012      	movs	r0, #18
 8001ba2:	f000 f981 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x81);
 8001ba6:	2081      	movs	r0, #129	@ 0x81
 8001ba8:	f000 f97e 	bl	8001ea8 <LCD_WR_DATA>
	/* Pump ratio control */
	LCD_WR_REG(0xF7);
 8001bac:	20f7      	movs	r0, #247	@ 0xf7
 8001bae:	f000 f961 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001bb2:	2020      	movs	r0, #32
 8001bb4:	f000 f978 	bl	8001ea8 <LCD_WR_DATA>
	/* Power Control 1 */
	LCD_WR_REG(0xC0);
 8001bb8:	20c0      	movs	r0, #192	@ 0xc0
 8001bba:	f000 f95b 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8001bbe:	2010      	movs	r0, #16
 8001bc0:	f000 f972 	bl	8001ea8 <LCD_WR_DATA>
	/* Power Control 2 */
	LCD_WR_REG(0xC1);
 8001bc4:	20c1      	movs	r0, #193	@ 0xc1
 8001bc6:	f000 f955 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8001bca:	2010      	movs	r0, #16
 8001bcc:	f000 f96c 	bl	8001ea8 <LCD_WR_DATA>
	/* VCOM Control 1 */
	LCD_WR_REG(0xC5);
 8001bd0:	20c5      	movs	r0, #197	@ 0xc5
 8001bd2:	f000 f94f 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x3E);
 8001bd6:	203e      	movs	r0, #62	@ 0x3e
 8001bd8:	f000 f966 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001bdc:	2028      	movs	r0, #40	@ 0x28
 8001bde:	f000 f963 	bl	8001ea8 <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0xC7);
 8001be2:	20c7      	movs	r0, #199	@ 0xc7
 8001be4:	f000 f946 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x86);
 8001be8:	2086      	movs	r0, #134	@ 0x86
 8001bea:	f000 f95d 	bl	8001ea8 <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0x36);
 8001bee:	2036      	movs	r0, #54	@ 0x36
 8001bf0:	f000 f940 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x48);
 8001bf4:	2048      	movs	r0, #72	@ 0x48
 8001bf6:	f000 f957 	bl	8001ea8 <LCD_WR_DATA>
	/* Pixel Format Set */
	LCD_WR_REG(0x3A);
 8001bfa:	203a      	movs	r0, #58	@ 0x3a
 8001bfc:	f000 f93a 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x55);    //16bit
 8001c00:	2055      	movs	r0, #85	@ 0x55
 8001c02:	f000 f951 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001c06:	20b1      	movs	r0, #177	@ 0xb1
 8001c08:	f000 f934 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f000 f94b 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x18);
 8001c12:	2018      	movs	r0, #24
 8001c14:	f000 f948 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
	LCD_WR_DATA(0x00);
	LCD_WR_DATA(0x20); // Little Endian
#endif
	/* Display Function Control */
	LCD_WR_REG(0xB6);
 8001c18:	20b6      	movs	r0, #182	@ 0xb6
 8001c1a:	f000 f92b 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x08);
 8001c1e:	2008      	movs	r0, #8
 8001c20:	f000 f942 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x82);
 8001c24:	2082      	movs	r0, #130	@ 0x82
 8001c26:	f000 f93f 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x27);
 8001c2a:	2027      	movs	r0, #39	@ 0x27
 8001c2c:	f000 f93c 	bl	8001ea8 <LCD_WR_DATA>
	/* 3GAMMA FUNCTION DISABLE */
	LCD_WR_REG(0xF2);
 8001c30:	20f2      	movs	r0, #242	@ 0xf2
 8001c32:	f000 f91f 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c36:	2000      	movs	r0, #0
 8001c38:	f000 f936 	bl	8001ea8 <LCD_WR_DATA>
	/* GAMMA CURVE SELECTED */
	LCD_WR_REG(0x26); //Gamma set
 8001c3c:	2026      	movs	r0, #38	@ 0x26
 8001c3e:	f000 f919 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x01); 	//Gamma Curve (G2.2)
 8001c42:	2001      	movs	r0, #1
 8001c44:	f000 f930 	bl	8001ea8 <LCD_WR_DATA>
	//Positive Gamma  Correction
	LCD_WR_REG(0xE0);
 8001c48:	20e0      	movs	r0, #224	@ 0xe0
 8001c4a:	f000 f913 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001c4e:	200f      	movs	r0, #15
 8001c50:	f000 f92a 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8001c54:	2031      	movs	r0, #49	@ 0x31
 8001c56:	f000 f927 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001c5a:	202b      	movs	r0, #43	@ 0x2b
 8001c5c:	f000 f924 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 8001c60:	200c      	movs	r0, #12
 8001c62:	f000 f921 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001c66:	200e      	movs	r0, #14
 8001c68:	f000 f91e 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001c6c:	2008      	movs	r0, #8
 8001c6e:	f000 f91b 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x4E);
 8001c72:	204e      	movs	r0, #78	@ 0x4e
 8001c74:	f000 f918 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0xF1);
 8001c78:	20f1      	movs	r0, #241	@ 0xf1
 8001c7a:	f000 f915 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x37);
 8001c7e:	2037      	movs	r0, #55	@ 0x37
 8001c80:	f000 f912 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001c84:	2007      	movs	r0, #7
 8001c86:	f000 f90f 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001c8a:	2010      	movs	r0, #16
 8001c8c:	f000 f90c 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001c90:	2003      	movs	r0, #3
 8001c92:	f000 f909 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001c96:	200e      	movs	r0, #14
 8001c98:	f000 f906 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x09);
 8001c9c:	2009      	movs	r0, #9
 8001c9e:	f000 f903 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f000 f900 	bl	8001ea8 <LCD_WR_DATA>
	//Negative Gamma  Correction
	LCD_WR_REG(0xE1);
 8001ca8:	20e1      	movs	r0, #225	@ 0xe1
 8001caa:	f000 f8e3 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f000 f8fa 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001cb4:	200e      	movs	r0, #14
 8001cb6:	f000 f8f7 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x14);
 8001cba:	2014      	movs	r0, #20
 8001cbc:	f000 f8f4 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001cc0:	2003      	movs	r0, #3
 8001cc2:	f000 f8f1 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001cc6:	2011      	movs	r0, #17
 8001cc8:	f000 f8ee 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001ccc:	2007      	movs	r0, #7
 8001cce:	f000 f8eb 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8001cd2:	2031      	movs	r0, #49	@ 0x31
 8001cd4:	f000 f8e8 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001cd8:	20c1      	movs	r0, #193	@ 0xc1
 8001cda:	f000 f8e5 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x48);
 8001cde:	2048      	movs	r0, #72	@ 0x48
 8001ce0:	f000 f8e2 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001ce4:	2008      	movs	r0, #8
 8001ce6:	f000 f8df 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001cea:	200f      	movs	r0, #15
 8001cec:	f000 f8dc 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 8001cf0:	200c      	movs	r0, #12
 8001cf2:	f000 f8d9 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 8001cf6:	2031      	movs	r0, #49	@ 0x31
 8001cf8:	f000 f8d6 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x36);
 8001cfc:	2036      	movs	r0, #54	@ 0x36
 8001cfe:	f000 f8d3 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001d02:	200f      	movs	r0, #15
 8001d04:	f000 f8d0 	bl	8001ea8 <LCD_WR_DATA>
	//EXIT SLEEP
	LCD_WR_REG(0x11);
 8001d08:	2011      	movs	r0, #17
 8001d0a:	f000 f8b3 	bl	8001e74 <LCD_WR_REG>

	HAL_Delay(120);
 8001d0e:	2078      	movs	r0, #120	@ 0x78
 8001d10:	f001 fc4c 	bl	80035ac <HAL_Delay>

	//TURN ON DISPLAY
	LCD_WR_REG(0x29);
 8001d14:	2029      	movs	r0, #41	@ 0x29
 8001d16:	f000 f8ad 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(0x2C);
 8001d1a:	202c      	movs	r0, #44	@ 0x2c
 8001d1c:	f000 f8c4 	bl	8001ea8 <LCD_WR_DATA>

	LCD_direction(ROTATE_270);
 8001d20:	2003      	movs	r0, #3
 8001d22:	f000 f8db 	bl	8001edc <LCD_direction>

}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <ILI9341_SetWindow>:

void ILI9341_SetWindow(uint16_t start_x, uint16_t start_y, uint16_t end_x, uint16_t end_y)
{
 8001d2a:	b590      	push	{r4, r7, lr}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	4604      	mov	r4, r0
 8001d32:	4608      	mov	r0, r1
 8001d34:	4611      	mov	r1, r2
 8001d36:	461a      	mov	r2, r3
 8001d38:	4623      	mov	r3, r4
 8001d3a:	80fb      	strh	r3, [r7, #6]
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	80bb      	strh	r3, [r7, #4]
 8001d40:	460b      	mov	r3, r1
 8001d42:	807b      	strh	r3, [r7, #2]
 8001d44:	4613      	mov	r3, r2
 8001d46:	803b      	strh	r3, [r7, #0]
	// Set Window
	LCD_WR_REG(0x2a);
 8001d48:	202a      	movs	r0, #42	@ 0x2a
 8001d4a:	f000 f893 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(start_x >> 8);
 8001d4e:	88fb      	ldrh	r3, [r7, #6]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	4618      	mov	r0, r3
 8001d58:	f000 f8a6 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_x);
 8001d5c:	88fb      	ldrh	r3, [r7, #6]
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 f8a1 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(end_x >> 8);
 8001d66:	887b      	ldrh	r3, [r7, #2]
 8001d68:	0a1b      	lsrs	r3, r3, #8
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f89a 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_x);
 8001d74:	887b      	ldrh	r3, [r7, #2]
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f000 f895 	bl	8001ea8 <LCD_WR_DATA>

	LCD_WR_REG(0x2b);
 8001d7e:	202b      	movs	r0, #43	@ 0x2b
 8001d80:	f000 f878 	bl	8001e74 <LCD_WR_REG>
	LCD_WR_DATA(start_y >> 8);
 8001d84:	88bb      	ldrh	r3, [r7, #4]
 8001d86:	0a1b      	lsrs	r3, r3, #8
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 f88b 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_y);
 8001d92:	88bb      	ldrh	r3, [r7, #4]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	4618      	mov	r0, r3
 8001d98:	f000 f886 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(end_y >> 8);
 8001d9c:	883b      	ldrh	r3, [r7, #0]
 8001d9e:	0a1b      	lsrs	r3, r3, #8
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 f87f 	bl	8001ea8 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_y);
 8001daa:	883b      	ldrh	r3, [r7, #0]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 f87a 	bl	8001ea8 <LCD_WR_DATA>

}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd90      	pop	{r4, r7, pc}

08001dbc <ILI9341_WritePixel>:

void ILI9341_WritePixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	80fb      	strh	r3, [r7, #6]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	80bb      	strh	r3, [r7, #4]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	data[0] = color >> 8;
 8001dce:	887b      	ldrh	r3, [r7, #2]
 8001dd0:	0a1b      	lsrs	r3, r3, #8
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	733b      	strb	r3, [r7, #12]
	data[1] = color;
 8001dd8:	887b      	ldrh	r3, [r7, #2]
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	737b      	strb	r3, [r7, #13]
	ILI9341_SetWindow(x, y, x, y);
 8001dde:	88bb      	ldrh	r3, [r7, #4]
 8001de0:	88fa      	ldrh	r2, [r7, #6]
 8001de2:	88b9      	ldrh	r1, [r7, #4]
 8001de4:	88f8      	ldrh	r0, [r7, #6]
 8001de6:	f7ff ffa0 	bl	8001d2a <ILI9341_SetWindow>
	// Enable to access GRAM
	LCD_WR_REG(0x2c);
 8001dea:	202c      	movs	r0, #44	@ 0x2c
 8001dec:	f000 f842 	bl	8001e74 <LCD_WR_REG>
	DC_H();
 8001df0:	f000 f8d8 	bl	8001fa4 <DC_H>
	if (HAL_SPI_Transmit(&hspi2, data, 2, 1000) != HAL_OK) {
 8001df4:	f107 010c 	add.w	r1, r7, #12
 8001df8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	4806      	ldr	r0, [pc, #24]	@ (8001e18 <ILI9341_WritePixel+0x5c>)
 8001e00:	f006 ff1d 	bl	8008c3e <HAL_SPI_Transmit>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <ILI9341_WritePixel+0x52>
		Error_Handler();
 8001e0a:	f000 fd07 	bl	800281c <Error_Handler>
	}
}
 8001e0e:	bf00      	nop
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200001f8 	.word	0x200001f8

08001e1c <ILI9341_Reset>:
	__HAL_SPI_ENABLE(&hspi2);
#endif
}

void ILI9341_Reset(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
	RESET_L();
 8001e20:	f000 f890 	bl	8001f44 <RESET_L>
	HAL_Delay(100);
 8001e24:	2064      	movs	r0, #100	@ 0x64
 8001e26:	f001 fbc1 	bl	80035ac <HAL_Delay>
	RESET_H();
 8001e2a:	f000 f897 	bl	8001f5c <RESET_H>
	HAL_Delay(100);
 8001e2e:	2064      	movs	r0, #100	@ 0x64
 8001e30:	f001 fbbc 	bl	80035ac <HAL_Delay>
	CS_L();
 8001e34:	f000 f89e 	bl	8001f74 <CS_L>
	LED_H();
 8001e38:	f000 f8c0 	bl	8001fbc <LED_H>
}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <ILI9341_SoftReset>:

void ILI9341_SoftReset(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
	uint8_t cmd;
	cmd = 0x01; //Software reset
 8001e46:	2301      	movs	r3, #1
 8001e48:	71fb      	strb	r3, [r7, #7]
	DC_L();
 8001e4a:	f000 f89f 	bl	8001f8c <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &cmd, 1, 1000) != HAL_OK) {
 8001e4e:	1df9      	adds	r1, r7, #7
 8001e50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e54:	2201      	movs	r2, #1
 8001e56:	4806      	ldr	r0, [pc, #24]	@ (8001e70 <ILI9341_SoftReset+0x30>)
 8001e58:	f006 fef1 	bl	8008c3e <HAL_SPI_Transmit>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <ILI9341_SoftReset+0x26>
		Error_Handler();
 8001e62:	f000 fcdb 	bl	800281c <Error_Handler>
	}
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200001f8 	.word	0x200001f8

08001e74 <LCD_WR_REG>:


void LCD_WR_REG(uint8_t data)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	71fb      	strb	r3, [r7, #7]
	DC_L();
 8001e7e:	f000 f885 	bl	8001f8c <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 8001e82:	1df9      	adds	r1, r7, #7
 8001e84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e88:	2201      	movs	r2, #1
 8001e8a:	4806      	ldr	r0, [pc, #24]	@ (8001ea4 <LCD_WR_REG+0x30>)
 8001e8c:	f006 fed7 	bl	8008c3e <HAL_SPI_Transmit>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <LCD_WR_REG+0x26>
		Error_Handler();
 8001e96:	f000 fcc1 	bl	800281c <Error_Handler>
	}
}
 8001e9a:	bf00      	nop
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200001f8 	.word	0x200001f8

08001ea8 <LCD_WR_DATA>:

static void LCD_WR_DATA(uint8_t data)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
	DC_H();
 8001eb2:	f000 f877 	bl	8001fa4 <DC_H>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 8001eb6:	1df9      	adds	r1, r7, #7
 8001eb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	4806      	ldr	r0, [pc, #24]	@ (8001ed8 <LCD_WR_DATA+0x30>)
 8001ec0:	f006 febd 	bl	8008c3e <HAL_SPI_Transmit>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <LCD_WR_DATA+0x26>
		Error_Handler();
 8001eca:	f000 fca7 	bl	800281c <Error_Handler>
	}
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	200001f8 	.word	0x200001f8

08001edc <LCD_direction>:
    }
}


static void LCD_direction(LCD_Horizontal_t direction)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	71fb      	strb	r3, [r7, #7]
	switch (direction) {
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	2b03      	cmp	r3, #3
 8001eea:	d827      	bhi.n	8001f3c <LCD_direction+0x60>
 8001eec:	a201      	add	r2, pc, #4	@ (adr r2, 8001ef4 <LCD_direction+0x18>)
 8001eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ef2:	bf00      	nop
 8001ef4:	08001f05 	.word	0x08001f05
 8001ef8:	08001f13 	.word	0x08001f13
 8001efc:	08001f21 	.word	0x08001f21
 8001f00:	08001f2f 	.word	0x08001f2f
	case ROTATE_0:
		LCD_WR_REG(0x36);
 8001f04:	2036      	movs	r0, #54	@ 0x36
 8001f06:	f7ff ffb5 	bl	8001e74 <LCD_WR_REG>
		LCD_WR_DATA(0x48);
 8001f0a:	2048      	movs	r0, #72	@ 0x48
 8001f0c:	f7ff ffcc 	bl	8001ea8 <LCD_WR_DATA>
		break;
 8001f10:	e014      	b.n	8001f3c <LCD_direction+0x60>
	case ROTATE_90:
		LCD_WR_REG(0x36);
 8001f12:	2036      	movs	r0, #54	@ 0x36
 8001f14:	f7ff ffae 	bl	8001e74 <LCD_WR_REG>
		LCD_WR_DATA(0x28);
 8001f18:	2028      	movs	r0, #40	@ 0x28
 8001f1a:	f7ff ffc5 	bl	8001ea8 <LCD_WR_DATA>
		break;
 8001f1e:	e00d      	b.n	8001f3c <LCD_direction+0x60>
	case ROTATE_180:
		LCD_WR_REG(0x36);
 8001f20:	2036      	movs	r0, #54	@ 0x36
 8001f22:	f7ff ffa7 	bl	8001e74 <LCD_WR_REG>
		LCD_WR_DATA(0x88);
 8001f26:	2088      	movs	r0, #136	@ 0x88
 8001f28:	f7ff ffbe 	bl	8001ea8 <LCD_WR_DATA>
		break;
 8001f2c:	e006      	b.n	8001f3c <LCD_direction+0x60>
	case ROTATE_270:
		LCD_WR_REG(0x36);
 8001f2e:	2036      	movs	r0, #54	@ 0x36
 8001f30:	f7ff ffa0 	bl	8001e74 <LCD_WR_REG>
		LCD_WR_DATA(0xE8);
 8001f34:	20e8      	movs	r0, #232	@ 0xe8
 8001f36:	f7ff ffb7 	bl	8001ea8 <LCD_WR_DATA>
		break;
 8001f3a:	bf00      	nop
	}
}
 8001f3c:	bf00      	nop
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <RESET_L>:

static void RESET_L(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_RESET);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f4e:	4802      	ldr	r0, [pc, #8]	@ (8001f58 <RESET_L+0x14>)
 8001f50:	f002 f90a 	bl	8004168 <HAL_GPIO_WritePin>
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40020c00 	.word	0x40020c00

08001f5c <RESET_H>:

static void RESET_H(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_SET);
 8001f60:	2201      	movs	r2, #1
 8001f62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f66:	4802      	ldr	r0, [pc, #8]	@ (8001f70 <RESET_H+0x14>)
 8001f68:	f002 f8fe 	bl	8004168 <HAL_GPIO_WritePin>
}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40020c00 	.word	0x40020c00

08001f74 <CS_L>:

static void CS_L(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PANTALLA_GPIO_Port, CS_PANTALLA_Pin, GPIO_PIN_RESET);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f7e:	4802      	ldr	r0, [pc, #8]	@ (8001f88 <CS_L+0x14>)
 8001f80:	f002 f8f2 	bl	8004168 <HAL_GPIO_WritePin>
}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40020400 	.word	0x40020400

08001f8c <DC_L>:

static void DC_L(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_RESET);
 8001f90:	2200      	movs	r2, #0
 8001f92:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f96:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <DC_L+0x14>)
 8001f98:	f002 f8e6 	bl	8004168 <HAL_GPIO_WritePin>
}
 8001f9c:	bf00      	nop
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40020c00 	.word	0x40020c00

08001fa4 <DC_H>:

static void DC_H(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_SET);
 8001fa8:	2201      	movs	r2, #1
 8001faa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fae:	4802      	ldr	r0, [pc, #8]	@ (8001fb8 <DC_H+0x14>)
 8001fb0:	f002 f8da 	bl	8004168 <HAL_GPIO_WritePin>
}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40020c00 	.word	0x40020c00

08001fbc <LED_H>:

static void LED_H(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
	...

08001fcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b08a      	sub	sp, #40	@ 0x28
 8001fd0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 8001fd2:	f001 fa79 	bl	80034c8 <HAL_Init>

  /* USER CODE BEGIN Init */
  int angulo_Radar_Horizontal = 1000;
 8001fd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fda:	627b      	str	r3, [r7, #36]	@ 0x24
  //int angulo_Torreta_Horizontal = 1000;
  float sumatorio_Grados = 0;
 8001fdc:	f04f 0300 	mov.w	r3, #0
 8001fe0:	623b      	str	r3, [r7, #32]
  float media_Grados = 0;
 8001fe2:	f04f 0300 	mov.w	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]

  float sumatorio_Distancia = 0;
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
  float media_Distancia = 0;
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	613b      	str	r3, [r7, #16]

  uint8_t numero_Objetivos = 0; //no mas de 20 objetivos
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	76fb      	strb	r3, [r7, #27]

  uint8_t flag_Sentido_Horario = 1;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	76bb      	strb	r3, [r7, #26]
  uint8_t flag_Objetivo_Detectado = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	767b      	strb	r3, [r7, #25]
  //uint8_t flag_modo_manual = 1; //funcionamiento de la torreta deetrminado por modo manual o automatico. HAY QUE ASIGNARLE SWICH
  uint8_t flag_siguiente_objetivo = 1; //se mantiene a uno para que busque objetivo
 8002000:	2301      	movs	r3, #1
 8002002:	763b      	strb	r3, [r7, #24]
  //uint8_t flag_disparo = 0;


  Posicion* Objetivo;
  int angulo_Laser_Horizontal = 1000;
 8002004:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002008:	60fb      	str	r3, [r7, #12]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800200a:	f000 f92b 	bl	8002264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800200e:	f000 fb01 	bl	8002614 <MX_GPIO_Init>
  MX_DMA_Init();
 8002012:	f000 fadf 	bl	80025d4 <MX_DMA_Init>
  MX_I2C1_Init();
 8002016:	f000 f98f 	bl	8002338 <MX_I2C1_Init>
  MX_I2S3_Init();
 800201a:	f000 f9bb 	bl	8002394 <MX_I2S3_Init>
  MX_SPI1_Init();
 800201e:	f000 f9e9 	bl	80023f4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8002022:	f00b f9d1 	bl	800d3c8 <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8002026:	f000 fa51 	bl	80024cc <MX_TIM2_Init>
  MX_SPI2_Init();
 800202a:	f000 fa19 	bl	8002460 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  pool_init();
 800202e:	f000 fde9 	bl	8002c04 <pool_init>
  mapa_init();
 8002032:	f000 fc17 	bl	8002864 <mapa_init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002036:	2100      	movs	r1, #0
 8002038:	4883      	ldr	r0, [pc, #524]	@ (8002248 <main+0x27c>)
 800203a:	f007 f9e7 	bl	800940c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800203e:	2104      	movs	r1, #4
 8002040:	4881      	ldr	r0, [pc, #516]	@ (8002248 <main+0x27c>)
 8002042:	f007 f9e3 	bl	800940c <HAL_TIM_PWM_Start>
  htim2.Instance->CCR1 = 1500; // centro
 8002046:	4b80      	ldr	r3, [pc, #512]	@ (8002248 <main+0x27c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800204e:	635a      	str	r2, [r3, #52]	@ 0x34
  htim2.Instance->CCR2 = 1500; // centro
 8002050:	4b7d      	ldr	r3, [pc, #500]	@ (8002248 <main+0x27c>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002058:	639a      	str	r2, [r3, #56]	@ 0x38

  volatile int sensor_ok = (ok == HAL_OK);  // <-- esto se mira en Watch
  __NOP();*/

  //Inicializacion del sensor con el .h y .c de github:
  memset(&distanceStr, 0, sizeof(distanceStr));
 800205a:	220a      	movs	r2, #10
 800205c:	2100      	movs	r1, #0
 800205e:	487b      	ldr	r0, [pc, #492]	@ (800224c <main+0x280>)
 8002060:	f00b fd68 	bl	800db34 <memset>
  uint8_t addr = 0x29 << 1; // HAL usa 8-bit
 8002064:	2352      	movs	r3, #82	@ 0x52
 8002066:	72fb      	strb	r3, [r7, #11]
  if (HAL_I2C_IsDeviceReady(&hi2c1, addr, 10, 200) != HAL_OK) {
 8002068:	7afb      	ldrb	r3, [r7, #11]
 800206a:	b299      	uxth	r1, r3
 800206c:	23c8      	movs	r3, #200	@ 0xc8
 800206e:	220a      	movs	r2, #10
 8002070:	4877      	ldr	r0, [pc, #476]	@ (8002250 <main+0x284>)
 8002072:	f004 fe13 	bl	8006c9c <HAL_I2C_IsDeviceReady>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <main+0xb4>
      Error_Handler();
 800207c:	f000 fbce 	bl	800281c <Error_Handler>
  }
  initVL53L0X(1, &hi2c1);  // Inicializa el VL53L0X: el primer parmetro es el ID del sensor (1) y luego el I2C handle
 8002080:	4973      	ldr	r1, [pc, #460]	@ (8002250 <main+0x284>)
 8002082:	2001      	movs	r0, #1
 8002084:	f7fe fd7e 	bl	8000b84 <initVL53L0X>
  // (Opcional recomendado por el autor) Configuracin para mejor precisin en distancias largas (1 ~ 2m)
  setSignalRateLimit(0.1f);
 8002088:	ed9f 0a72 	vldr	s0, [pc, #456]	@ 8002254 <main+0x288>
 800208c:	f7fe ffd8 	bl	8001040 <setSignalRateLimit>
  setVcselPulsePeriod(VcselPeriodPreRange, 18);
 8002090:	2112      	movs	r1, #18
 8002092:	2000      	movs	r0, #0
 8002094:	f7ff f904 	bl	80012a0 <setVcselPulsePeriod>
  setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 8002098:	210e      	movs	r1, #14
 800209a:	2001      	movs	r0, #1
 800209c:	f7ff f900 	bl	80012a0 <setVcselPulsePeriod>
  setMeasurementTimingBudget(200000); //  (priorizando precisin para medir mayores distancias, a costa de la velocidad) Si se requiere ms velocidad disminuir el TimingBudget
 80020a0:	486d      	ldr	r0, [pc, #436]	@ (8002258 <main+0x28c>)
 80020a2:	f7ff f803 	bl	80010ac <setMeasurementTimingBudget>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80020a6:	f00b f9b5 	bl	800d414 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    // Aqui se programa el movimiento del motor del radar
    if(flag_Sentido_Horario == 1){
 80020aa:	7ebb      	ldrb	r3, [r7, #26]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d103      	bne.n	80020b8 <main+0xec>
    	angulo_Radar_Horizontal++;
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	3301      	adds	r3, #1
 80020b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80020b6:	e002      	b.n	80020be <main+0xf2>
    }else{
    	angulo_Radar_Horizontal--;
 80020b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ba:	3b01      	subs	r3, #1
 80020bc:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if(angulo_Radar_Horizontal == 2000) flag_Sentido_Horario =  0;
 80020be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80020c4:	d102      	bne.n	80020cc <main+0x100>
 80020c6:	2300      	movs	r3, #0
 80020c8:	76bb      	strb	r3, [r7, #26]
 80020ca:	e005      	b.n	80020d8 <main+0x10c>
    else if (angulo_Radar_Horizontal == 1000) flag_Sentido_Horario = 1;
 80020cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020d2:	d101      	bne.n	80020d8 <main+0x10c>
 80020d4:	2301      	movs	r3, #1
 80020d6:	76bb      	strb	r3, [r7, #26]
    if (angulo_Radar_Horizontal < 1000) angulo_Radar_Horizontal = 1000;
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020de:	da02      	bge.n	80020e6 <main+0x11a>
 80020e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020e4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (angulo_Radar_Horizontal > 2000) angulo_Radar_Horizontal = 2000;
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80020ec:	dd02      	ble.n	80020f4 <main+0x128>
 80020ee:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80020f2:	627b      	str	r3, [r7, #36]	@ 0x24
    htim2.Instance -> CCR1 = angulo_Radar_Horizontal;
 80020f4:	4b54      	ldr	r3, [pc, #336]	@ (8002248 <main+0x27c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020fa:	635a      	str	r2, [r3, #52]	@ 0x34
    // Fin codigo movimiento motor radar

    //Inicio lecturas del sensor de distancia
    static uint32_t t_last = 0;
    if (HAL_GetTick() - t_last >= 50) {   // lee cada 50 ms sin interrumpir al motor
 80020fc:	f001 fa4a 	bl	8003594 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	4b56      	ldr	r3, [pc, #344]	@ (800225c <main+0x290>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b31      	cmp	r3, #49	@ 0x31
 800210a:	f240 8081 	bls.w	8002210 <main+0x244>
        t_last = HAL_GetTick();
 800210e:	f001 fa41 	bl	8003594 <HAL_GetTick>
 8002112:	4603      	mov	r3, r0
 8002114:	4a51      	ldr	r2, [pc, #324]	@ (800225c <main+0x290>)
 8002116:	6013      	str	r3, [r2, #0]
        distance_mm = readRangeSingleMillimeters(&distanceStr);
 8002118:	484c      	ldr	r0, [pc, #304]	@ (800224c <main+0x280>)
 800211a:	f7ff faab 	bl	8001674 <readRangeSingleMillimeters>
 800211e:	4603      	mov	r3, r0
 8002120:	461a      	mov	r2, r3
 8002122:	4b4f      	ldr	r3, [pc, #316]	@ (8002260 <main+0x294>)
 8002124:	801a      	strh	r2, [r3, #0]

        if(distance_mm <= DISTANCIA_DE_DETECCION){
 8002126:	4b4e      	ldr	r3, [pc, #312]	@ (8002260 <main+0x294>)
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	b29b      	uxth	r3, r3
 800212c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002130:	4293      	cmp	r3, r2
 8002132:	d81d      	bhi.n	8002170 <main+0x1a4>
        	flag_Objetivo_Detectado = 1;
 8002134:	2301      	movs	r3, #1
 8002136:	767b      	strb	r3, [r7, #25]

        	sumatorio_Grados += angulo_Radar_Horizontal;
 8002138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213a:	ee07 3a90 	vmov	s15, r3
 800213e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002142:	ed97 7a08 	vldr	s14, [r7, #32]
 8002146:	ee77 7a27 	vadd.f32	s15, s14, s15
 800214a:	edc7 7a08 	vstr	s15, [r7, #32]
        	sumatorio_Distancia += (float)distance_mm;
 800214e:	4b44      	ldr	r3, [pc, #272]	@ (8002260 <main+0x294>)
 8002150:	881b      	ldrh	r3, [r3, #0]
 8002152:	b29b      	uxth	r3, r3
 8002154:	ee07 3a90 	vmov	s15, r3
 8002158:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800215c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002160:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002164:	edc7 7a07 	vstr	s15, [r7, #28]
        	numero_Objetivos++;
 8002168:	7efb      	ldrb	r3, [r7, #27]
 800216a:	3301      	adds	r3, #1
 800216c:	76fb      	strb	r3, [r7, #27]
 800216e:	e04f      	b.n	8002210 <main+0x244>

        }
        else {
            if (flag_Objetivo_Detectado == 1) {
 8002170:	7e7b      	ldrb	r3, [r7, #25]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d13f      	bne.n	80021f6 <main+0x22a>
                if (numero_Objetivos > 0) { //Es una condicion redundante, pero por seguridad la he puesto
 8002176:	7efb      	ldrb	r3, [r7, #27]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d031      	beq.n	80021e0 <main+0x214>
                    media_Grados = sumatorio_Grados / numero_Objetivos;
 800217c:	7efb      	ldrb	r3, [r7, #27]
 800217e:	ee07 3a90 	vmov	s15, r3
 8002182:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002186:	edd7 6a08 	vldr	s13, [r7, #32]
 800218a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800218e:	edc7 7a05 	vstr	s15, [r7, #20]
                    media_Distancia = sumatorio_Distancia / numero_Objetivos;
 8002192:	7efb      	ldrb	r3, [r7, #27]
 8002194:	ee07 3a90 	vmov	s15, r3
 8002198:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800219c:	edd7 6a07 	vldr	s13, [r7, #28]
 80021a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021a4:	edc7 7a04 	vstr	s15, [r7, #16]
                    if (!objetivo_existente((uint16_t)media_Grados)){ //si el objetivo no esta guardado en lista, se almacena
 80021a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80021ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021b0:	ee17 3a90 	vmov	r3, s15
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	4618      	mov	r0, r3
 80021b8:	f000 fdf8 	bl	8002dac <objetivo_existente>
 80021bc:	4603      	mov	r3, r0
 80021be:	f083 0301 	eor.w	r3, r3, #1
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00b      	beq.n	80021e0 <main+0x214>
                    	objetivo_guarda(media_Distancia, (uint16_t)media_Grados);
 80021c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80021cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021d0:	ee17 3a90 	vmov	r3, s15
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	4618      	mov	r0, r3
 80021d8:	ed97 0a04 	vldr	s0, [r7, #16]
 80021dc:	f000 fdce 	bl	8002d7c <objetivo_guarda>

                    }
                }

                // reset
                sumatorio_Grados = 0;
 80021e0:	f04f 0300 	mov.w	r3, #0
 80021e4:	623b      	str	r3, [r7, #32]
                sumatorio_Distancia = 0;
 80021e6:	f04f 0300 	mov.w	r3, #0
 80021ea:	61fb      	str	r3, [r7, #28]
                numero_Objetivos = 0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	76fb      	strb	r3, [r7, #27]
                flag_Objetivo_Detectado = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	767b      	strb	r3, [r7, #25]
 80021f4:	e00c      	b.n	8002210 <main+0x244>
            }
            else {
            	if (objetivo_existente((uint16_t)angulo_Radar_Horizontal)){ //si el objetivo no esta guardado en lista, se almacena
 80021f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 fdd6 	bl	8002dac <objetivo_existente>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d004      	beq.n	8002210 <main+0x244>
            		objetivo_libera((uint16_t)angulo_Radar_Horizontal);
 8002206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002208:	b29b      	uxth	r3, r3
 800220a:	4618      	mov	r0, r3
 800220c:	f000 fe35 	bl	8002e7a <objetivo_libera>

    }
    //Fin lecturas del sensor de distancia
    //Inicio codigo movimiento horizontal motor torreta laser

    if (flag_siguiente_objetivo ){
 8002210:	7e3b      	ldrb	r3, [r7, #24]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d014      	beq.n	8002240 <main+0x274>
    	Objetivo = get_Objetivo();
 8002216:	f000 fd23 	bl	8002c60 <get_Objetivo>
 800221a:	6078      	str	r0, [r7, #4]

    	    if (Objetivo != NULL) {
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00e      	beq.n	8002240 <main+0x274>
    	        angulo_Laser_Horizontal = transforma_a_entero(Objetivo->angulo);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	edd3 7a01 	vldr	s15, [r3, #4]
 8002228:	eeb0 0a67 	vmov.f32	s0, s15
 800222c:	f000 fca8 	bl	8002b80 <transforma_a_entero>
 8002230:	4603      	mov	r3, r0
 8002232:	60fb      	str	r3, [r7, #12]
    	        htim2.Instance->CCR2 = angulo_Laser_Horizontal;
 8002234:	4b04      	ldr	r3, [pc, #16]	@ (8002248 <main+0x27c>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	639a      	str	r2, [r3, #56]	@ 0x38
    	        flag_siguiente_objetivo=0; //hay que hacer mecanismo para que se vuelva a activar, por boton o modo automatico
 800223c:	2300      	movs	r3, #0
 800223e:	763b      	strb	r3, [r7, #24]
    	    }

    }
        //Fin codigo movimiento horizontal motor torreta laser

    HAL_Delay(2);
 8002240:	2002      	movs	r0, #2
 8002242:	f001 f9b3 	bl	80035ac <HAL_Delay>
  {
 8002246:	e72e      	b.n	80020a6 <main+0xda>
 8002248:	200002b0 	.word	0x200002b0
 800224c:	200002f8 	.word	0x200002f8
 8002250:	20000104 	.word	0x20000104
 8002254:	3dcccccd 	.word	0x3dcccccd
 8002258:	00030d40 	.word	0x00030d40
 800225c:	20000304 	.word	0x20000304
 8002260:	20000302 	.word	0x20000302

08002264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b094      	sub	sp, #80	@ 0x50
 8002268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800226a:	f107 0320 	add.w	r3, r7, #32
 800226e:	2230      	movs	r2, #48	@ 0x30
 8002270:	2100      	movs	r1, #0
 8002272:	4618      	mov	r0, r3
 8002274:	f00b fc5e 	bl	800db34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002278:	f107 030c 	add.w	r3, r7, #12
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002288:	2300      	movs	r3, #0
 800228a:	60bb      	str	r3, [r7, #8]
 800228c:	4b28      	ldr	r3, [pc, #160]	@ (8002330 <SystemClock_Config+0xcc>)
 800228e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002290:	4a27      	ldr	r2, [pc, #156]	@ (8002330 <SystemClock_Config+0xcc>)
 8002292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002296:	6413      	str	r3, [r2, #64]	@ 0x40
 8002298:	4b25      	ldr	r3, [pc, #148]	@ (8002330 <SystemClock_Config+0xcc>)
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022a4:	2300      	movs	r3, #0
 80022a6:	607b      	str	r3, [r7, #4]
 80022a8:	4b22      	ldr	r3, [pc, #136]	@ (8002334 <SystemClock_Config+0xd0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a21      	ldr	r2, [pc, #132]	@ (8002334 <SystemClock_Config+0xd0>)
 80022ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022b2:	6013      	str	r3, [r2, #0]
 80022b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002334 <SystemClock_Config+0xd0>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022bc:	607b      	str	r3, [r7, #4]
 80022be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022c0:	2301      	movs	r3, #1
 80022c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80022c4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80022c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022ca:	2302      	movs	r3, #2
 80022cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022d4:	2308      	movs	r3, #8
 80022d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80022d8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80022dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022de:	2302      	movs	r3, #2
 80022e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80022e2:	2307      	movs	r3, #7
 80022e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022e6:	f107 0320 	add.w	r3, r7, #32
 80022ea:	4618      	mov	r0, r3
 80022ec:	f005 fe58 	bl	8007fa0 <HAL_RCC_OscConfig>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80022f6:	f000 fa91 	bl	800281c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022fa:	230f      	movs	r3, #15
 80022fc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022fe:	2302      	movs	r3, #2
 8002300:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002306:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800230a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800230c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002310:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002312:	f107 030c 	add.w	r3, r7, #12
 8002316:	2105      	movs	r1, #5
 8002318:	4618      	mov	r0, r3
 800231a:	f006 f8b9 	bl	8008490 <HAL_RCC_ClockConfig>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002324:	f000 fa7a 	bl	800281c <Error_Handler>
  }
}
 8002328:	bf00      	nop
 800232a:	3750      	adds	r7, #80	@ 0x50
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40023800 	.word	0x40023800
 8002334:	40007000 	.word	0x40007000

08002338 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800233c:	4b12      	ldr	r3, [pc, #72]	@ (8002388 <MX_I2C1_Init+0x50>)
 800233e:	4a13      	ldr	r2, [pc, #76]	@ (800238c <MX_I2C1_Init+0x54>)
 8002340:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002342:	4b11      	ldr	r3, [pc, #68]	@ (8002388 <MX_I2C1_Init+0x50>)
 8002344:	4a12      	ldr	r2, [pc, #72]	@ (8002390 <MX_I2C1_Init+0x58>)
 8002346:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002348:	4b0f      	ldr	r3, [pc, #60]	@ (8002388 <MX_I2C1_Init+0x50>)
 800234a:	2200      	movs	r2, #0
 800234c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800234e:	4b0e      	ldr	r3, [pc, #56]	@ (8002388 <MX_I2C1_Init+0x50>)
 8002350:	2200      	movs	r2, #0
 8002352:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002354:	4b0c      	ldr	r3, [pc, #48]	@ (8002388 <MX_I2C1_Init+0x50>)
 8002356:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800235a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800235c:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <MX_I2C1_Init+0x50>)
 800235e:	2200      	movs	r2, #0
 8002360:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002362:	4b09      	ldr	r3, [pc, #36]	@ (8002388 <MX_I2C1_Init+0x50>)
 8002364:	2200      	movs	r2, #0
 8002366:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002368:	4b07      	ldr	r3, [pc, #28]	@ (8002388 <MX_I2C1_Init+0x50>)
 800236a:	2200      	movs	r2, #0
 800236c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800236e:	4b06      	ldr	r3, [pc, #24]	@ (8002388 <MX_I2C1_Init+0x50>)
 8002370:	2200      	movs	r2, #0
 8002372:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002374:	4804      	ldr	r0, [pc, #16]	@ (8002388 <MX_I2C1_Init+0x50>)
 8002376:	f004 f821 	bl	80063bc <HAL_I2C_Init>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002380:	f000 fa4c 	bl	800281c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002384:	bf00      	nop
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000104 	.word	0x20000104
 800238c:	40005400 	.word	0x40005400
 8002390:	000186a0 	.word	0x000186a0

08002394 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8002398:	4b13      	ldr	r3, [pc, #76]	@ (80023e8 <MX_I2S3_Init+0x54>)
 800239a:	4a14      	ldr	r2, [pc, #80]	@ (80023ec <MX_I2S3_Init+0x58>)
 800239c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800239e:	4b12      	ldr	r3, [pc, #72]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023a4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80023a6:	4b10      	ldr	r3, [pc, #64]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80023ac:	4b0e      	ldr	r3, [pc, #56]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80023b2:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023b8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80023ba:	4b0b      	ldr	r3, [pc, #44]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023bc:	4a0c      	ldr	r2, [pc, #48]	@ (80023f0 <MX_I2S3_Init+0x5c>)
 80023be:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80023c0:	4b09      	ldr	r3, [pc, #36]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80023c6:	4b08      	ldr	r3, [pc, #32]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80023cc:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80023d2:	4805      	ldr	r0, [pc, #20]	@ (80023e8 <MX_I2S3_Init+0x54>)
 80023d4:	f005 f944 	bl	8007660 <HAL_I2S_Init>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80023de:	f000 fa1d 	bl	800281c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20000158 	.word	0x20000158
 80023ec:	40003c00 	.word	0x40003c00
 80023f0:	00017700 	.word	0x00017700

080023f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80023f8:	4b17      	ldr	r3, [pc, #92]	@ (8002458 <MX_SPI1_Init+0x64>)
 80023fa:	4a18      	ldr	r2, [pc, #96]	@ (800245c <MX_SPI1_Init+0x68>)
 80023fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023fe:	4b16      	ldr	r3, [pc, #88]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002400:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002404:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002406:	4b14      	ldr	r3, [pc, #80]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002408:	2200      	movs	r2, #0
 800240a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800240c:	4b12      	ldr	r3, [pc, #72]	@ (8002458 <MX_SPI1_Init+0x64>)
 800240e:	2200      	movs	r2, #0
 8002410:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002412:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002414:	2200      	movs	r2, #0
 8002416:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002418:	4b0f      	ldr	r3, [pc, #60]	@ (8002458 <MX_SPI1_Init+0x64>)
 800241a:	2200      	movs	r2, #0
 800241c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800241e:	4b0e      	ldr	r3, [pc, #56]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002420:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002424:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002426:	4b0c      	ldr	r3, [pc, #48]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002428:	2200      	movs	r2, #0
 800242a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800242c:	4b0a      	ldr	r3, [pc, #40]	@ (8002458 <MX_SPI1_Init+0x64>)
 800242e:	2200      	movs	r2, #0
 8002430:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002432:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002434:	2200      	movs	r2, #0
 8002436:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002438:	4b07      	ldr	r3, [pc, #28]	@ (8002458 <MX_SPI1_Init+0x64>)
 800243a:	2200      	movs	r2, #0
 800243c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800243e:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002440:	220a      	movs	r2, #10
 8002442:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002444:	4804      	ldr	r0, [pc, #16]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002446:	f006 fb71 	bl	8008b2c <HAL_SPI_Init>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002450:	f000 f9e4 	bl	800281c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002454:	bf00      	nop
 8002456:	bd80      	pop	{r7, pc}
 8002458:	200001a0 	.word	0x200001a0
 800245c:	40013000 	.word	0x40013000

08002460 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002464:	4b17      	ldr	r3, [pc, #92]	@ (80024c4 <MX_SPI2_Init+0x64>)
 8002466:	4a18      	ldr	r2, [pc, #96]	@ (80024c8 <MX_SPI2_Init+0x68>)
 8002468:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800246a:	4b16      	ldr	r3, [pc, #88]	@ (80024c4 <MX_SPI2_Init+0x64>)
 800246c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002470:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002472:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <MX_SPI2_Init+0x64>)
 8002474:	2200      	movs	r2, #0
 8002476:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002478:	4b12      	ldr	r3, [pc, #72]	@ (80024c4 <MX_SPI2_Init+0x64>)
 800247a:	2200      	movs	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <MX_SPI2_Init+0x64>)
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002484:	4b0f      	ldr	r3, [pc, #60]	@ (80024c4 <MX_SPI2_Init+0x64>)
 8002486:	2200      	movs	r2, #0
 8002488:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800248a:	4b0e      	ldr	r3, [pc, #56]	@ (80024c4 <MX_SPI2_Init+0x64>)
 800248c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002490:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <MX_SPI2_Init+0x64>)
 8002494:	2200      	movs	r2, #0
 8002496:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002498:	4b0a      	ldr	r3, [pc, #40]	@ (80024c4 <MX_SPI2_Init+0x64>)
 800249a:	2200      	movs	r2, #0
 800249c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800249e:	4b09      	ldr	r3, [pc, #36]	@ (80024c4 <MX_SPI2_Init+0x64>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024a4:	4b07      	ldr	r3, [pc, #28]	@ (80024c4 <MX_SPI2_Init+0x64>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80024aa:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <MX_SPI2_Init+0x64>)
 80024ac:	220a      	movs	r2, #10
 80024ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80024b0:	4804      	ldr	r0, [pc, #16]	@ (80024c4 <MX_SPI2_Init+0x64>)
 80024b2:	f006 fb3b 	bl	8008b2c <HAL_SPI_Init>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80024bc:	f000 f9ae 	bl	800281c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	200001f8 	.word	0x200001f8
 80024c8:	40003800 	.word	0x40003800

080024cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08e      	sub	sp, #56	@ 0x38
 80024d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024d6:	2200      	movs	r2, #0
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	605a      	str	r2, [r3, #4]
 80024dc:	609a      	str	r2, [r3, #8]
 80024de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e0:	f107 0320 	add.w	r3, r7, #32
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024ea:	1d3b      	adds	r3, r7, #4
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	611a      	str	r2, [r3, #16]
 80024f8:	615a      	str	r2, [r3, #20]
 80024fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024fc:	4b34      	ldr	r3, [pc, #208]	@ (80025d0 <MX_TIM2_Init+0x104>)
 80024fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002502:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 8002504:	4b32      	ldr	r3, [pc, #200]	@ (80025d0 <MX_TIM2_Init+0x104>)
 8002506:	22a7      	movs	r2, #167	@ 0xa7
 8002508:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800250a:	4b31      	ldr	r3, [pc, #196]	@ (80025d0 <MX_TIM2_Init+0x104>)
 800250c:	2200      	movs	r2, #0
 800250e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8002510:	4b2f      	ldr	r3, [pc, #188]	@ (80025d0 <MX_TIM2_Init+0x104>)
 8002512:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002516:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002518:	4b2d      	ldr	r3, [pc, #180]	@ (80025d0 <MX_TIM2_Init+0x104>)
 800251a:	2200      	movs	r2, #0
 800251c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800251e:	4b2c      	ldr	r3, [pc, #176]	@ (80025d0 <MX_TIM2_Init+0x104>)
 8002520:	2200      	movs	r2, #0
 8002522:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002524:	482a      	ldr	r0, [pc, #168]	@ (80025d0 <MX_TIM2_Init+0x104>)
 8002526:	f006 fec9 	bl	80092bc <HAL_TIM_Base_Init>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002530:	f000 f974 	bl	800281c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002534:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002538:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800253a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800253e:	4619      	mov	r1, r3
 8002540:	4823      	ldr	r0, [pc, #140]	@ (80025d0 <MX_TIM2_Init+0x104>)
 8002542:	f007 f8ed 	bl	8009720 <HAL_TIM_ConfigClockSource>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800254c:	f000 f966 	bl	800281c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002550:	481f      	ldr	r0, [pc, #124]	@ (80025d0 <MX_TIM2_Init+0x104>)
 8002552:	f006 ff02 	bl	800935a <HAL_TIM_PWM_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800255c:	f000 f95e 	bl	800281c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002560:	2300      	movs	r3, #0
 8002562:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002564:	2300      	movs	r3, #0
 8002566:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002568:	f107 0320 	add.w	r3, r7, #32
 800256c:	4619      	mov	r1, r3
 800256e:	4818      	ldr	r0, [pc, #96]	@ (80025d0 <MX_TIM2_Init+0x104>)
 8002570:	f007 fcb4 	bl	8009edc <HAL_TIMEx_MasterConfigSynchronization>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800257a:	f000 f94f 	bl	800281c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800257e:	2360      	movs	r3, #96	@ 0x60
 8002580:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8002582:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002586:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002588:	2300      	movs	r3, #0
 800258a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002590:	1d3b      	adds	r3, r7, #4
 8002592:	2200      	movs	r2, #0
 8002594:	4619      	mov	r1, r3
 8002596:	480e      	ldr	r0, [pc, #56]	@ (80025d0 <MX_TIM2_Init+0x104>)
 8002598:	f007 f800 	bl	800959c <HAL_TIM_PWM_ConfigChannel>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80025a2:	f000 f93b 	bl	800281c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025aa:	1d3b      	adds	r3, r7, #4
 80025ac:	2204      	movs	r2, #4
 80025ae:	4619      	mov	r1, r3
 80025b0:	4807      	ldr	r0, [pc, #28]	@ (80025d0 <MX_TIM2_Init+0x104>)
 80025b2:	f006 fff3 	bl	800959c <HAL_TIM_PWM_ConfigChannel>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 80025bc:	f000 f92e 	bl	800281c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80025c0:	4803      	ldr	r0, [pc, #12]	@ (80025d0 <MX_TIM2_Init+0x104>)
 80025c2:	f000 fe89 	bl	80032d8 <HAL_TIM_MspPostInit>

}
 80025c6:	bf00      	nop
 80025c8:	3738      	adds	r7, #56	@ 0x38
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	200002b0 	.word	0x200002b0

080025d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]
 80025de:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <MX_DMA_Init+0x3c>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002610 <MX_DMA_Init+0x3c>)
 80025e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ea:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <MX_DMA_Init+0x3c>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025f2:	607b      	str	r3, [r7, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80025f6:	2200      	movs	r2, #0
 80025f8:	2100      	movs	r1, #0
 80025fa:	200f      	movs	r0, #15
 80025fc:	f001 f8d5 	bl	80037aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002600:	200f      	movs	r0, #15
 8002602:	f001 f8ee 	bl	80037e2 <HAL_NVIC_EnableIRQ>

}
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	40023800 	.word	0x40023800

08002614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08c      	sub	sp, #48	@ 0x30
 8002618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261a:	f107 031c 	add.w	r3, r7, #28
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	609a      	str	r2, [r3, #8]
 8002626:	60da      	str	r2, [r3, #12]
 8002628:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	61bb      	str	r3, [r7, #24]
 800262e:	4b76      	ldr	r3, [pc, #472]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002632:	4a75      	ldr	r2, [pc, #468]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002634:	f043 0310 	orr.w	r3, r3, #16
 8002638:	6313      	str	r3, [r2, #48]	@ 0x30
 800263a:	4b73      	ldr	r3, [pc, #460]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263e:	f003 0310 	and.w	r3, r3, #16
 8002642:	61bb      	str	r3, [r7, #24]
 8002644:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	4b6f      	ldr	r3, [pc, #444]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	4a6e      	ldr	r2, [pc, #440]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002650:	f043 0304 	orr.w	r3, r3, #4
 8002654:	6313      	str	r3, [r2, #48]	@ 0x30
 8002656:	4b6c      	ldr	r3, [pc, #432]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265a:	f003 0304 	and.w	r3, r3, #4
 800265e:	617b      	str	r3, [r7, #20]
 8002660:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	4b68      	ldr	r3, [pc, #416]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	4a67      	ldr	r2, [pc, #412]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 800266c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002670:	6313      	str	r3, [r2, #48]	@ 0x30
 8002672:	4b65      	ldr	r3, [pc, #404]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800267a:	613b      	str	r3, [r7, #16]
 800267c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	4b61      	ldr	r3, [pc, #388]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	4a60      	ldr	r2, [pc, #384]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	6313      	str	r3, [r2, #48]	@ 0x30
 800268e:	4b5e      	ldr	r3, [pc, #376]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	60bb      	str	r3, [r7, #8]
 800269e:	4b5a      	ldr	r3, [pc, #360]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a2:	4a59      	ldr	r2, [pc, #356]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 80026a4:	f043 0302 	orr.w	r3, r3, #2
 80026a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026aa:	4b57      	ldr	r3, [pc, #348]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	60bb      	str	r3, [r7, #8]
 80026b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	607b      	str	r3, [r7, #4]
 80026ba:	4b53      	ldr	r3, [pc, #332]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026be:	4a52      	ldr	r2, [pc, #328]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 80026c0:	f043 0308 	orr.w	r3, r3, #8
 80026c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026c6:	4b50      	ldr	r3, [pc, #320]	@ (8002808 <MX_GPIO_Init+0x1f4>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	f003 0308 	and.w	r3, r3, #8
 80026ce:	607b      	str	r3, [r7, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2108      	movs	r1, #8
 80026d6:	484d      	ldr	r0, [pc, #308]	@ (800280c <MX_GPIO_Init+0x1f8>)
 80026d8:	f001 fd46 	bl	8004168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80026dc:	2201      	movs	r2, #1
 80026de:	2101      	movs	r1, #1
 80026e0:	484b      	ldr	r0, [pc, #300]	@ (8002810 <MX_GPIO_Init+0x1fc>)
 80026e2:	f001 fd41 	bl	8004168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_PANTALLA_GPIO_Port, CS_PANTALLA_Pin, GPIO_PIN_RESET);
 80026e6:	2200      	movs	r2, #0
 80026e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026ec:	4849      	ldr	r0, [pc, #292]	@ (8002814 <MX_GPIO_Init+0x200>)
 80026ee:	f001 fd3b 	bl	8004168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RST_PANTALLA_Pin|DC_PANTALLA_Pin|LD4_Pin|LD3_Pin
 80026f2:	2200      	movs	r2, #0
 80026f4:	f24f 3110 	movw	r1, #62224	@ 0xf310
 80026f8:	4847      	ldr	r0, [pc, #284]	@ (8002818 <MX_GPIO_Init+0x204>)
 80026fa:	f001 fd35 	bl	8004168 <HAL_GPIO_WritePin>
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80026fe:	2308      	movs	r3, #8
 8002700:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002702:	2301      	movs	r3, #1
 8002704:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	2300      	movs	r3, #0
 8002708:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270a:	2300      	movs	r3, #0
 800270c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800270e:	f107 031c 	add.w	r3, r7, #28
 8002712:	4619      	mov	r1, r3
 8002714:	483d      	ldr	r0, [pc, #244]	@ (800280c <MX_GPIO_Init+0x1f8>)
 8002716:	f001 fb8b 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800271a:	2301      	movs	r3, #1
 800271c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800271e:	2301      	movs	r3, #1
 8002720:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002722:	2300      	movs	r3, #0
 8002724:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002726:	2300      	movs	r3, #0
 8002728:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800272a:	f107 031c 	add.w	r3, r7, #28
 800272e:	4619      	mov	r1, r3
 8002730:	4837      	ldr	r0, [pc, #220]	@ (8002810 <MX_GPIO_Init+0x1fc>)
 8002732:	f001 fb7d 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002736:	2308      	movs	r3, #8
 8002738:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273a:	2302      	movs	r3, #2
 800273c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273e:	2300      	movs	r3, #0
 8002740:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002742:	2300      	movs	r3, #0
 8002744:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002746:	2305      	movs	r3, #5
 8002748:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800274a:	f107 031c 	add.w	r3, r7, #28
 800274e:	4619      	mov	r1, r3
 8002750:	482f      	ldr	r0, [pc, #188]	@ (8002810 <MX_GPIO_Init+0x1fc>)
 8002752:	f001 fb6d 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002756:	2304      	movs	r3, #4
 8002758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800275a:	2300      	movs	r3, #0
 800275c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275e:	2300      	movs	r3, #0
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002762:	f107 031c 	add.w	r3, r7, #28
 8002766:	4619      	mov	r1, r3
 8002768:	482a      	ldr	r0, [pc, #168]	@ (8002814 <MX_GPIO_Init+0x200>)
 800276a:	f001 fb61 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800276e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002774:	2302      	movs	r3, #2
 8002776:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277c:	2300      	movs	r3, #0
 800277e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002780:	2305      	movs	r3, #5
 8002782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002784:	f107 031c 	add.w	r3, r7, #28
 8002788:	4619      	mov	r1, r3
 800278a:	4822      	ldr	r0, [pc, #136]	@ (8002814 <MX_GPIO_Init+0x200>)
 800278c:	f001 fb50 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_PANTALLA_Pin */
  GPIO_InitStruct.Pin = CS_PANTALLA_Pin;
 8002790:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002796:	2301      	movs	r3, #1
 8002798:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279a:	2300      	movs	r3, #0
 800279c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800279e:	2300      	movs	r3, #0
 80027a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_PANTALLA_GPIO_Port, &GPIO_InitStruct);
 80027a2:	f107 031c 	add.w	r3, r7, #28
 80027a6:	4619      	mov	r1, r3
 80027a8:	481a      	ldr	r0, [pc, #104]	@ (8002814 <MX_GPIO_Init+0x200>)
 80027aa:	f001 fb41 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_PANTALLA_Pin DC_PANTALLA_Pin LD4_Pin LD3_Pin
                           LD5_Pin LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = RST_PANTALLA_Pin|DC_PANTALLA_Pin|LD4_Pin|LD3_Pin
 80027ae:	f24f 3310 	movw	r3, #62224	@ 0xf310
 80027b2:	61fb      	str	r3, [r7, #28]
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027b4:	2301      	movs	r3, #1
 80027b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027bc:	2300      	movs	r3, #0
 80027be:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027c0:	f107 031c 	add.w	r3, r7, #28
 80027c4:	4619      	mov	r1, r3
 80027c6:	4814      	ldr	r0, [pc, #80]	@ (8002818 <MX_GPIO_Init+0x204>)
 80027c8:	f001 fb32 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80027cc:	2320      	movs	r3, #32
 80027ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027d0:	2300      	movs	r3, #0
 80027d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80027d8:	f107 031c 	add.w	r3, r7, #28
 80027dc:	4619      	mov	r1, r3
 80027de:	480e      	ldr	r0, [pc, #56]	@ (8002818 <MX_GPIO_Init+0x204>)
 80027e0:	f001 fb26 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80027e4:	2302      	movs	r3, #2
 80027e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80027e8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80027ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80027f2:	f107 031c 	add.w	r3, r7, #28
 80027f6:	4619      	mov	r1, r3
 80027f8:	4804      	ldr	r0, [pc, #16]	@ (800280c <MX_GPIO_Init+0x1f8>)
 80027fa:	f001 fb19 	bl	8003e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80027fe:	bf00      	nop
 8002800:	3730      	adds	r7, #48	@ 0x30
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800
 800280c:	40021000 	.word	0x40021000
 8002810:	40020800 	.word	0x40020800
 8002814:	40020400 	.word	0x40020400
 8002818:	40020c00 	.word	0x40020c00

0800281c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002820:	b672      	cpsid	i
}
 8002822:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002824:	bf00      	nop
 8002826:	e7fd      	b.n	8002824 <Error_Handler+0x8>

08002828 <mapa_limites>:
#include "mapa.h"
#include <stdlib.h>


static bool mapa_limites(int x, int y)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
    return (x >= 0 && y >= 0 && x < (int)TAM_PANT_W && y < (int)TAM_PANT_H);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	db0b      	blt.n	8002850 <mapa_limites+0x28>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	db08      	blt.n	8002850 <mapa_limites+0x28>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002844:	da04      	bge.n	8002850 <mapa_limites+0x28>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2bef      	cmp	r3, #239	@ 0xef
 800284a:	dc01      	bgt.n	8002850 <mapa_limites+0x28>
 800284c:	2301      	movs	r3, #1
 800284e:	e000      	b.n	8002852 <mapa_limites+0x2a>
 8002850:	2300      	movs	r3, #0
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	b2db      	uxtb	r3, r3
}
 8002858:	4618      	mov	r0, r3
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <mapa_init>:


void mapa_init(void){
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
	ILI9341_Init();
 8002868:	f7ff f958 	bl	8001b1c <ILI9341_Init>
	mapa_dibuja();
 800286c:	f000 f94e 	bl	8002b0c <mapa_dibuja>
    //codigo de prueba
    mapa_dibuja_cuz(TAM_PANT_W / 2, TAM_PANT_H / 2, true);
 8002870:	2201      	movs	r2, #1
 8002872:	2178      	movs	r1, #120	@ 0x78
 8002874:	20a0      	movs	r0, #160	@ 0xa0
 8002876:	f000 f8ca 	bl	8002a0e <mapa_dibuja_cuz>

    mapa_dibuja_cuz(TAM_PANT_W / 2 - 4, TAM_PANT_H / 2 - 4, false);
 800287a:	2200      	movs	r2, #0
 800287c:	2174      	movs	r1, #116	@ 0x74
 800287e:	209c      	movs	r0, #156	@ 0x9c
 8002880:	f000 f8c5 	bl	8002a0e <mapa_dibuja_cuz>
    mapa_dibuja_cuz(TAM_PANT_H / 2 - 7, TAM_PANT_H / 2 - 7, false);
 8002884:	2200      	movs	r2, #0
 8002886:	2171      	movs	r1, #113	@ 0x71
 8002888:	2071      	movs	r0, #113	@ 0x71
 800288a:	f000 f8c0 	bl	8002a0e <mapa_dibuja_cuz>
    mapa_borra_cuz(TAM_PANT_H / 2 - 7, TAM_PANT_H / 2 - 7);
 800288e:	2171      	movs	r1, #113	@ 0x71
 8002890:	2071      	movs	r0, #113	@ 0x71
 8002892:	f000 f927 	bl	8002ae4 <mapa_borra_cuz>


}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}

0800289a <mapa_rectangulo>:

void mapa_rectangulo(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color){
 800289a:	b590      	push	{r4, r7, lr}
 800289c:	b085      	sub	sp, #20
 800289e:	af00      	add	r7, sp, #0
 80028a0:	4604      	mov	r4, r0
 80028a2:	4608      	mov	r0, r1
 80028a4:	4611      	mov	r1, r2
 80028a6:	461a      	mov	r2, r3
 80028a8:	4623      	mov	r3, r4
 80028aa:	80fb      	strh	r3, [r7, #6]
 80028ac:	4603      	mov	r3, r0
 80028ae:	80bb      	strh	r3, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	807b      	strh	r3, [r7, #2]
 80028b4:	4613      	mov	r3, r2
 80028b6:	803b      	strh	r3, [r7, #0]

	//respeto de margenes
	if (w == 0 || h == 0) return;
 80028b8:	887b      	ldrh	r3, [r7, #2]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d03d      	beq.n	800293a <mapa_rectangulo+0xa0>
 80028be:	883b      	ldrh	r3, [r7, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d03a      	beq.n	800293a <mapa_rectangulo+0xa0>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 80028c4:	88fb      	ldrh	r3, [r7, #6]
 80028c6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80028ca:	d238      	bcs.n	800293e <mapa_rectangulo+0xa4>
 80028cc:	88bb      	ldrh	r3, [r7, #4]
 80028ce:	2bef      	cmp	r3, #239	@ 0xef
 80028d0:	d835      	bhi.n	800293e <mapa_rectangulo+0xa4>
	if (x + w > TAM_PANT_W) w = TAM_PANT_W - x;
 80028d2:	88fa      	ldrh	r2, [r7, #6]
 80028d4:	887b      	ldrh	r3, [r7, #2]
 80028d6:	4413      	add	r3, r2
 80028d8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80028dc:	dd03      	ble.n	80028e6 <mapa_rectangulo+0x4c>
 80028de:	88fb      	ldrh	r3, [r7, #6]
 80028e0:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80028e4:	807b      	strh	r3, [r7, #2]
	if (y + h > TAM_PANT_H) h = TAM_PANT_H - y;
 80028e6:	88ba      	ldrh	r2, [r7, #4]
 80028e8:	883b      	ldrh	r3, [r7, #0]
 80028ea:	4413      	add	r3, r2
 80028ec:	2bf0      	cmp	r3, #240	@ 0xf0
 80028ee:	dd03      	ble.n	80028f8 <mapa_rectangulo+0x5e>
 80028f0:	88bb      	ldrh	r3, [r7, #4]
 80028f2:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80028f6:	803b      	strh	r3, [r7, #0]


	for (uint16_t yy = 0; yy < h; yy++) {
 80028f8:	2300      	movs	r3, #0
 80028fa:	81fb      	strh	r3, [r7, #14]
 80028fc:	e018      	b.n	8002930 <mapa_rectangulo+0x96>
	        for (uint16_t xx = 0; xx < w; xx++) {
 80028fe:	2300      	movs	r3, #0
 8002900:	81bb      	strh	r3, [r7, #12]
 8002902:	e00e      	b.n	8002922 <mapa_rectangulo+0x88>
	            ILI9341_WritePixel(x + xx, y + yy, color);
 8002904:	88fa      	ldrh	r2, [r7, #6]
 8002906:	89bb      	ldrh	r3, [r7, #12]
 8002908:	4413      	add	r3, r2
 800290a:	b298      	uxth	r0, r3
 800290c:	88ba      	ldrh	r2, [r7, #4]
 800290e:	89fb      	ldrh	r3, [r7, #14]
 8002910:	4413      	add	r3, r2
 8002912:	b29b      	uxth	r3, r3
 8002914:	8c3a      	ldrh	r2, [r7, #32]
 8002916:	4619      	mov	r1, r3
 8002918:	f7ff fa50 	bl	8001dbc <ILI9341_WritePixel>
	        for (uint16_t xx = 0; xx < w; xx++) {
 800291c:	89bb      	ldrh	r3, [r7, #12]
 800291e:	3301      	adds	r3, #1
 8002920:	81bb      	strh	r3, [r7, #12]
 8002922:	89ba      	ldrh	r2, [r7, #12]
 8002924:	887b      	ldrh	r3, [r7, #2]
 8002926:	429a      	cmp	r2, r3
 8002928:	d3ec      	bcc.n	8002904 <mapa_rectangulo+0x6a>
	for (uint16_t yy = 0; yy < h; yy++) {
 800292a:	89fb      	ldrh	r3, [r7, #14]
 800292c:	3301      	adds	r3, #1
 800292e:	81fb      	strh	r3, [r7, #14]
 8002930:	89fa      	ldrh	r2, [r7, #14]
 8002932:	883b      	ldrh	r3, [r7, #0]
 8002934:	429a      	cmp	r2, r3
 8002936:	d3e2      	bcc.n	80028fe <mapa_rectangulo+0x64>
 8002938:	e002      	b.n	8002940 <mapa_rectangulo+0xa6>
	if (w == 0 || h == 0) return;
 800293a:	bf00      	nop
 800293c:	e000      	b.n	8002940 <mapa_rectangulo+0xa6>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 800293e:	bf00      	nop
	        }
	    }
}
 8002940:	3714      	adds	r7, #20
 8002942:	46bd      	mov	sp, r7
 8002944:	bd90      	pop	{r4, r7, pc}

08002946 <mapa_dibuja_linea>:

void mapa_dibuja_linea(int x0, int y0, int x1, int y1, uint16_t color){
 8002946:	b580      	push	{r7, lr}
 8002948:	b08a      	sub	sp, #40	@ 0x28
 800294a:	af00      	add	r7, sp, #0
 800294c:	60f8      	str	r0, [r7, #12]
 800294e:	60b9      	str	r1, [r7, #8]
 8002950:	607a      	str	r2, [r7, #4]
 8002952:	603b      	str	r3, [r7, #0]

	//SE UTILIZA ALGORITMO DE BRESENHAM
	int dx=	abs(x1 - x0);;
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	bfb8      	it	lt
 800295e:	425b      	neglt	r3, r3
 8002960:	61bb      	str	r3, [r7, #24]
	int dy=	abs(y1 - y0);;
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b00      	cmp	r3, #0
 800296a:	bfb8      	it	lt
 800296c:	425b      	neglt	r3, r3
 800296e:	617b      	str	r3, [r7, #20]
	int sx=1;
 8002970:	2301      	movs	r3, #1
 8002972:	627b      	str	r3, [r7, #36]	@ 0x24
	int sy=1;
 8002974:	2301      	movs	r3, #1
 8002976:	623b      	str	r3, [r7, #32]

	if (x0 > x1) sx = -1;
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	429a      	cmp	r2, r3
 800297e:	dd02      	ble.n	8002986 <mapa_dibuja_linea+0x40>
 8002980:	f04f 33ff 	mov.w	r3, #4294967295
 8002984:	627b      	str	r3, [r7, #36]	@ 0x24
	if (y0 > y1) sy = -1;
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	dd02      	ble.n	8002994 <mapa_dibuja_linea+0x4e>
 800298e:	f04f 33ff 	mov.w	r3, #4294967295
 8002992:	623b      	str	r3, [r7, #32]

	int err = dx - dy;
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	61fb      	str	r3, [r7, #28]

    while (1) {
        if (mapa_limites(x0, y0)) {
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f7ff ff42 	bl	8002828 <mapa_limites>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d007      	beq.n	80029ba <mapa_dibuja_linea+0x74>
            ILI9341_WritePixel((uint16_t)x0, (uint16_t)y0, color);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	68ba      	ldr	r2, [r7, #8]
 80029b0:	b291      	uxth	r1, r2
 80029b2:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff fa01 	bl	8001dbc <ILI9341_WritePixel>
        }
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d103      	bne.n	80029ca <mapa_dibuja_linea+0x84>
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d01c      	beq.n	8002a04 <mapa_dibuja_linea+0xbe>

        int e2 = 2 * err;
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	613b      	str	r3, [r7, #16]
        if (e2 > -dy) {
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	425b      	negs	r3, r3
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	dd07      	ble.n	80029ea <mapa_dibuja_linea+0xa4>
        	err -= dy;
 80029da:	69fa      	ldr	r2, [r7, #28]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	61fb      	str	r3, [r7, #28]
        	x0 += sx;
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e6:	4413      	add	r3, r2
 80029e8:	60fb      	str	r3, [r7, #12]
        }
        if (e2 < dx) {
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	dad4      	bge.n	800299c <mapa_dibuja_linea+0x56>
        	err += dx;
 80029f2:	69fa      	ldr	r2, [r7, #28]
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	4413      	add	r3, r2
 80029f8:	61fb      	str	r3, [r7, #28]
        	y0 += sy;
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	6a3b      	ldr	r3, [r7, #32]
 80029fe:	4413      	add	r3, r2
 8002a00:	60bb      	str	r3, [r7, #8]
    while (1) {
 8002a02:	e7cb      	b.n	800299c <mapa_dibuja_linea+0x56>
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 8002a04:	bf00      	nop
        }
    }
}
 8002a06:	bf00      	nop
 8002a08:	3728      	adds	r7, #40	@ 0x28
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <mapa_dibuja_cuz>:
	uint16_t y=coordenadas[1];
	mapa_dibuja_cuz(x, y, marcado);
}


void mapa_dibuja_cuz(uint16_t x, uint16_t y, uint8_t marcado){
 8002a0e:	b590      	push	{r4, r7, lr}
 8002a10:	b087      	sub	sp, #28
 8002a12:	af02      	add	r7, sp, #8
 8002a14:	4603      	mov	r3, r0
 8002a16:	80fb      	strh	r3, [r7, #6]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	80bb      	strh	r3, [r7, #4]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	70fb      	strb	r3, [r7, #3]
	uint16_t color;
	if (marcado==0) color=NEGRO;
 8002a20:	78fb      	ldrb	r3, [r7, #3]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d102      	bne.n	8002a2c <mapa_dibuja_cuz+0x1e>
 8002a26:	2300      	movs	r3, #0
 8002a28:	81fb      	strh	r3, [r7, #14]
 8002a2a:	e009      	b.n	8002a40 <mapa_dibuja_cuz+0x32>
	else if (marcado==1) color=ROJO;
 8002a2c:	78fb      	ldrb	r3, [r7, #3]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d103      	bne.n	8002a3a <mapa_dibuja_cuz+0x2c>
 8002a32:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002a36:	81fb      	strh	r3, [r7, #14]
 8002a38:	e002      	b.n	8002a40 <mapa_dibuja_cuz+0x32>
	else color=VERDE;
 8002a3a:	f644 2364 	movw	r3, #19044	@ 0x4a64
 8002a3e:	81fb      	strh	r3, [r7, #14]

	mapa_dibuja_linea(x-4, y-4, x+4, y+4, color);
 8002a40:	88fb      	ldrh	r3, [r7, #6]
 8002a42:	1f18      	subs	r0, r3, #4
 8002a44:	88bb      	ldrh	r3, [r7, #4]
 8002a46:	1f19      	subs	r1, r3, #4
 8002a48:	88fb      	ldrh	r3, [r7, #6]
 8002a4a:	1d1a      	adds	r2, r3, #4
 8002a4c:	88bb      	ldrh	r3, [r7, #4]
 8002a4e:	1d1c      	adds	r4, r3, #4
 8002a50:	89fb      	ldrh	r3, [r7, #14]
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	4623      	mov	r3, r4
 8002a56:	f7ff ff76 	bl	8002946 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y-4, x+5, y+4, color);
 8002a5a:	88fb      	ldrh	r3, [r7, #6]
 8002a5c:	1ed8      	subs	r0, r3, #3
 8002a5e:	88bb      	ldrh	r3, [r7, #4]
 8002a60:	1f19      	subs	r1, r3, #4
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	1d5a      	adds	r2, r3, #5
 8002a66:	88bb      	ldrh	r3, [r7, #4]
 8002a68:	1d1c      	adds	r4, r3, #4
 8002a6a:	89fb      	ldrh	r3, [r7, #14]
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	4623      	mov	r3, r4
 8002a70:	f7ff ff69 	bl	8002946 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y-4, x+3, y+4, color);
 8002a74:	88fb      	ldrh	r3, [r7, #6]
 8002a76:	1f58      	subs	r0, r3, #5
 8002a78:	88bb      	ldrh	r3, [r7, #4]
 8002a7a:	1f19      	subs	r1, r3, #4
 8002a7c:	88fb      	ldrh	r3, [r7, #6]
 8002a7e:	1cda      	adds	r2, r3, #3
 8002a80:	88bb      	ldrh	r3, [r7, #4]
 8002a82:	1d1c      	adds	r4, r3, #4
 8002a84:	89fb      	ldrh	r3, [r7, #14]
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	4623      	mov	r3, r4
 8002a8a:	f7ff ff5c 	bl	8002946 <mapa_dibuja_linea>

	mapa_dibuja_linea(x-4, y+4, x+4, y-4, color);
 8002a8e:	88fb      	ldrh	r3, [r7, #6]
 8002a90:	1f18      	subs	r0, r3, #4
 8002a92:	88bb      	ldrh	r3, [r7, #4]
 8002a94:	1d19      	adds	r1, r3, #4
 8002a96:	88fb      	ldrh	r3, [r7, #6]
 8002a98:	1d1a      	adds	r2, r3, #4
 8002a9a:	88bb      	ldrh	r3, [r7, #4]
 8002a9c:	1f1c      	subs	r4, r3, #4
 8002a9e:	89fb      	ldrh	r3, [r7, #14]
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	4623      	mov	r3, r4
 8002aa4:	f7ff ff4f 	bl	8002946 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y+4, x+5, y-4, color);
 8002aa8:	88fb      	ldrh	r3, [r7, #6]
 8002aaa:	1ed8      	subs	r0, r3, #3
 8002aac:	88bb      	ldrh	r3, [r7, #4]
 8002aae:	1d19      	adds	r1, r3, #4
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	1d5a      	adds	r2, r3, #5
 8002ab4:	88bb      	ldrh	r3, [r7, #4]
 8002ab6:	1f1c      	subs	r4, r3, #4
 8002ab8:	89fb      	ldrh	r3, [r7, #14]
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	4623      	mov	r3, r4
 8002abe:	f7ff ff42 	bl	8002946 <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y+4, x+3, y-4, color);
 8002ac2:	88fb      	ldrh	r3, [r7, #6]
 8002ac4:	1f58      	subs	r0, r3, #5
 8002ac6:	88bb      	ldrh	r3, [r7, #4]
 8002ac8:	1d19      	adds	r1, r3, #4
 8002aca:	88fb      	ldrh	r3, [r7, #6]
 8002acc:	1cda      	adds	r2, r3, #3
 8002ace:	88bb      	ldrh	r3, [r7, #4]
 8002ad0:	1f1c      	subs	r4, r3, #4
 8002ad2:	89fb      	ldrh	r3, [r7, #14]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	4623      	mov	r3, r4
 8002ad8:	f7ff ff35 	bl	8002946 <mapa_dibuja_linea>

}
 8002adc:	bf00      	nop
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd90      	pop	{r4, r7, pc}

08002ae4 <mapa_borra_cuz>:

void mapa_borra_cuz(uint16_t x, uint16_t y){
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	460a      	mov	r2, r1
 8002aee:	80fb      	strh	r3, [r7, #6]
 8002af0:	4613      	mov	r3, r2
 8002af2:	80bb      	strh	r3, [r7, #4]
	//pinta una cruz del color del fondo encima
	uint8_t i = 3;
 8002af4:	2303      	movs	r3, #3
 8002af6:	73fb      	strb	r3, [r7, #15]
	mapa_dibuja_cuz(x, y, i);
 8002af8:	7bfa      	ldrb	r2, [r7, #15]
 8002afa:	88b9      	ldrh	r1, [r7, #4]
 8002afc:	88fb      	ldrh	r3, [r7, #6]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff ff85 	bl	8002a0e <mapa_dibuja_cuz>
}
 8002b04:	bf00      	nop
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <mapa_dibuja>:

	//codigo de conversion

}

void mapa_dibuja(void){
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af02      	add	r7, sp, #8
	mapa_rectangulo(40, 0, TAM_PANT_W-80, TAM_PANT_H, VERDE); //cuadrado
 8002b12:	f644 2364 	movw	r3, #19044	@ 0x4a64
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	23f0      	movs	r3, #240	@ 0xf0
 8002b1a:	22f0      	movs	r2, #240	@ 0xf0
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	2028      	movs	r0, #40	@ 0x28
 8002b20:	f7ff febb 	bl	800289a <mapa_rectangulo>
	mapa_rectangulo(TAM_PANT_W-80, 0, TAM_PANT_W-80, TAM_PANT_H, VERDE); //cuadrado
 8002b24:	f644 2364 	movw	r3, #19044	@ 0x4a64
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	23f0      	movs	r3, #240	@ 0xf0
 8002b2c:	22f0      	movs	r2, #240	@ 0xf0
 8002b2e:	2100      	movs	r1, #0
 8002b30:	20f0      	movs	r0, #240	@ 0xf0
 8002b32:	f7ff feb2 	bl	800289a <mapa_rectangulo>


}
 8002b36:	bf00      	nop
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <transforma_g>:
//se necesita porque aparentemente comparar 2 floats no es trivial
static const float margen_igualdad = 0.01f;  // 0,01 grados

//1000 es 0, 2000 es 360
//es static, solo se puede usar desde aqui, si se necesita fuera pues se quita el static
static float transforma_g(uint16_t angulo){
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	80fb      	strh	r3, [r7, #6]
	//comprobaciones que no se si deberian estar
	//if (angulo<1000){return 0.0f;}
	//if (angulo>2000){return 360.0f;}
	float resultado=(((float)angulo*0.36f)-360.0f);
 8002b46:	88fb      	ldrh	r3, [r7, #6]
 8002b48:	ee07 3a90 	vmov	s15, r3
 8002b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b50:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002b78 <transforma_g+0x3c>
 8002b54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b58:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002b7c <transforma_g+0x40>
 8002b5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b60:	edc7 7a03 	vstr	s15, [r7, #12]
	return resultado;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	ee07 3a90 	vmov	s15, r3
}
 8002b6a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	3eb851ec 	.word	0x3eb851ec
 8002b7c:	43b40000 	.word	0x43b40000

08002b80 <transforma_a_entero>:
//Transformacion de grados a el valor entre 1000 (0) y 2000 (360) Se necesita  fuera asi que sin static
uint16_t transforma_a_entero(float angulo){
 8002b80:	b480      	push	{r7}
 8002b82:	b085      	sub	sp, #20
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	ed87 0a01 	vstr	s0, [r7, #4]
	float resultado = 1000.0f + (angulo * (1000.0f / 360.0f));
 8002b8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b8e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002bf0 <transforma_a_entero+0x70>
 8002b92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b96:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002bf4 <transforma_a_entero+0x74>
 8002b9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b9e:	edc7 7a03 	vstr	s15, [r7, #12]

	if (resultado < 1000.0f) resultado = 1000.0f; // Te lo copio ainara
 8002ba2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ba6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002bf4 <transforma_a_entero+0x74>
 8002baa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb2:	d501      	bpl.n	8002bb8 <transforma_a_entero+0x38>
 8002bb4:	4b10      	ldr	r3, [pc, #64]	@ (8002bf8 <transforma_a_entero+0x78>)
 8002bb6:	60fb      	str	r3, [r7, #12]
	if (resultado > 2000.0f) resultado = 2000.0f;
 8002bb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bbc:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002bfc <transforma_a_entero+0x7c>
 8002bc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc8:	dd01      	ble.n	8002bce <transforma_a_entero+0x4e>
 8002bca:	4b0d      	ldr	r3, [pc, #52]	@ (8002c00 <transforma_a_entero+0x80>)
 8002bcc:	60fb      	str	r3, [r7, #12]

	return (uint16_t)(resultado + 0.5f); //+0.5f es para evitar truncamientos raros en el cast
 8002bce:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bd2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002bd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002bda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bde:	ee17 3a90 	vmov	r3, s15
 8002be2:	b29b      	uxth	r3, r3
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	4031c71c 	.word	0x4031c71c
 8002bf4:	447a0000 	.word	0x447a0000
 8002bf8:	447a0000 	.word	0x447a0000
 8002bfc:	44fa0000 	.word	0x44fa0000
 8002c00:	44fa0000 	.word	0x44fa0000

08002c04 <pool_init>:


void pool_init(void){
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	71fb      	strb	r3, [r7, #7]
 8002c0e:	e015      	b.n	8002c3c <pool_init+0x38>
		huecos_ocupados[i] = 0u;
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	4a10      	ldr	r2, [pc, #64]	@ (8002c54 <pool_init+0x50>)
 8002c14:	2100      	movs	r1, #0
 8002c16:	54d1      	strb	r1, [r2, r3]
		datos[i].distancia = 0.0f;
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	4a0f      	ldr	r2, [pc, #60]	@ (8002c58 <pool_init+0x54>)
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	4413      	add	r3, r2
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
		datos[i].angulo = 0.0f;
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	4a0b      	ldr	r2, [pc, #44]	@ (8002c58 <pool_init+0x54>)
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	3304      	adds	r3, #4
 8002c30:	f04f 0200 	mov.w	r2, #0
 8002c34:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	71fb      	strb	r3, [r7, #7]
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	2b13      	cmp	r3, #19
 8002c40:	d9e6      	bls.n	8002c10 <pool_init+0xc>
	}
	numero_huecos = MAXIMO_OBJETIVOS;
 8002c42:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <pool_init+0x58>)
 8002c44:	2214      	movs	r2, #20
 8002c46:	701a      	strb	r2, [r3, #0]
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	200003a8 	.word	0x200003a8
 8002c58:	20000308 	.word	0x20000308
 8002c5c:	200003bc 	.word	0x200003bc

08002c60 <get_Objetivo>:

/////////////////////////////////
// Para buscar un objetivo y fijarlo con el laser he creado esta funcin.
// La variable j es static para no perder la cuenta cuando se devuelva un objetivo de todos los posibles para en otra iteracion poder apuntar al siguiente de la lista.
Posicion* get_Objetivo(){
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
	static uint8_t j = 0u;

	    if (numero_huecos == MAXIMO_OBJETIVOS) {
 8002c66:	4b1f      	ldr	r3, [pc, #124]	@ (8002ce4 <get_Objetivo+0x84>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b14      	cmp	r3, #20
 8002c6c:	d101      	bne.n	8002c72 <get_Objetivo+0x12>
	        return NULL; // no hay objetivos
 8002c6e:	2300      	movs	r3, #0
 8002c70:	e032      	b.n	8002cd8 <get_Objetivo+0x78>
	    }

	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 8002c72:	2300      	movs	r3, #0
 8002c74:	71fb      	strb	r3, [r7, #7]
 8002c76:	e02b      	b.n	8002cd0 <get_Objetivo+0x70>
	        uint8_t idx = (uint8_t)((j + k) % MAXIMO_OBJETIVOS);
 8002c78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce8 <get_Objetivo+0x88>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	4413      	add	r3, r2
 8002c82:	4619      	mov	r1, r3
 8002c84:	4b19      	ldr	r3, [pc, #100]	@ (8002cec <get_Objetivo+0x8c>)
 8002c86:	fba3 2301 	umull	r2, r3, r3, r1
 8002c8a:	091a      	lsrs	r2, r3, #4
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	4413      	add	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	1aca      	subs	r2, r1, r3
 8002c96:	4613      	mov	r3, r2
 8002c98:	71bb      	strb	r3, [r7, #6]
	        if (huecos_ocupados[idx] == 1u) {
 8002c9a:	79bb      	ldrb	r3, [r7, #6]
 8002c9c:	4a14      	ldr	r2, [pc, #80]	@ (8002cf0 <get_Objetivo+0x90>)
 8002c9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d112      	bne.n	8002cca <get_Objetivo+0x6a>
	            j = (uint8_t)((idx + 1u) % MAXIMO_OBJETIVOS);	 // siguiente para la prxima vez
 8002ca4:	79bb      	ldrb	r3, [r7, #6]
 8002ca6:	1c59      	adds	r1, r3, #1
 8002ca8:	4b10      	ldr	r3, [pc, #64]	@ (8002cec <get_Objetivo+0x8c>)
 8002caa:	fba3 2301 	umull	r2, r3, r3, r1
 8002cae:	091a      	lsrs	r2, r3, #4
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	1aca      	subs	r2, r1, r3
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce8 <get_Objetivo+0x88>)
 8002cbe:	701a      	strb	r2, [r3, #0]
	            return &datos[idx];
 8002cc0:	79bb      	ldrb	r3, [r7, #6]
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	4a0b      	ldr	r2, [pc, #44]	@ (8002cf4 <get_Objetivo+0x94>)
 8002cc6:	4413      	add	r3, r2
 8002cc8:	e006      	b.n	8002cd8 <get_Objetivo+0x78>
	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 8002cca:	79fb      	ldrb	r3, [r7, #7]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	71fb      	strb	r3, [r7, #7]
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	2b13      	cmp	r3, #19
 8002cd4:	d9d0      	bls.n	8002c78 <get_Objetivo+0x18>
	        }
	    }

	    return NULL;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	200003bc 	.word	0x200003bc
 8002ce8:	200003bd 	.word	0x200003bd
 8002cec:	cccccccd 	.word	0xcccccccd
 8002cf0:	200003a8 	.word	0x200003a8
 8002cf4:	20000308 	.word	0x20000308

08002cf8 <objetivo_guarda_g>:
//reserva hueco
bool objetivo_guarda_g(float distancia, float angulo){
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	ed87 0a01 	vstr	s0, [r7, #4]
 8002d02:	edc7 0a00 	vstr	s1, [r7]
	//si no hay hueco retorna falso
	if (numero_huecos == 0u){ return false; }
 8002d06:	4b1a      	ldr	r3, [pc, #104]	@ (8002d70 <objetivo_guarda_g+0x78>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <objetivo_guarda_g+0x1a>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	e027      	b.n	8002d62 <objetivo_guarda_g+0x6a>

	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002d12:	2300      	movs	r3, #0
 8002d14:	73fb      	strb	r3, [r7, #15]
 8002d16:	e020      	b.n	8002d5a <objetivo_guarda_g+0x62>
		if (huecos_ocupados[i] == 0u){
 8002d18:	7bfb      	ldrb	r3, [r7, #15]
 8002d1a:	4a16      	ldr	r2, [pc, #88]	@ (8002d74 <objetivo_guarda_g+0x7c>)
 8002d1c:	5cd3      	ldrb	r3, [r2, r3]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d118      	bne.n	8002d54 <objetivo_guarda_g+0x5c>
	    	huecos_ocupados[i] = 1u;
 8002d22:	7bfb      	ldrb	r3, [r7, #15]
 8002d24:	4a13      	ldr	r2, [pc, #76]	@ (8002d74 <objetivo_guarda_g+0x7c>)
 8002d26:	2101      	movs	r1, #1
 8002d28:	54d1      	strb	r1, [r2, r3]
	        datos[i].distancia = distancia;
 8002d2a:	7bfb      	ldrb	r3, [r7, #15]
 8002d2c:	4a12      	ldr	r2, [pc, #72]	@ (8002d78 <objetivo_guarda_g+0x80>)
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	4413      	add	r3, r2
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	601a      	str	r2, [r3, #0]
	        datos[i].angulo = angulo;
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	4a0f      	ldr	r2, [pc, #60]	@ (8002d78 <objetivo_guarda_g+0x80>)
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3304      	adds	r3, #4
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	601a      	str	r2, [r3, #0]
	        numero_huecos--;
 8002d44:	4b0a      	ldr	r3, [pc, #40]	@ (8002d70 <objetivo_guarda_g+0x78>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b2da      	uxtb	r2, r3
 8002d4c:	4b08      	ldr	r3, [pc, #32]	@ (8002d70 <objetivo_guarda_g+0x78>)
 8002d4e:	701a      	strb	r2, [r3, #0]
	        return true;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e006      	b.n	8002d62 <objetivo_guarda_g+0x6a>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002d54:	7bfb      	ldrb	r3, [r7, #15]
 8002d56:	3301      	adds	r3, #1
 8002d58:	73fb      	strb	r3, [r7, #15]
 8002d5a:	7bfb      	ldrb	r3, [r7, #15]
 8002d5c:	2b13      	cmp	r3, #19
 8002d5e:	d9db      	bls.n	8002d18 <objetivo_guarda_g+0x20>
	    }
	}
	return false;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3714      	adds	r7, #20
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	200003bc 	.word	0x200003bc
 8002d74:	200003a8 	.word	0x200003a8
 8002d78:	20000308 	.word	0x20000308

08002d7c <objetivo_guarda>:

//reserva hueco y hace transformacion a angulo
bool objetivo_guarda(float distancia, uint16_t angulo){
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	ed87 0a01 	vstr	s0, [r7, #4]
 8002d86:	4603      	mov	r3, r0
 8002d88:	807b      	strh	r3, [r7, #2]
	return objetivo_guarda_g(distancia, transforma_g(angulo));
 8002d8a:	887b      	ldrh	r3, [r7, #2]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff fed5 	bl	8002b3c <transforma_g>
 8002d92:	eef0 7a40 	vmov.f32	s15, s0
 8002d96:	eef0 0a67 	vmov.f32	s1, s15
 8002d9a:	ed97 0a01 	vldr	s0, [r7, #4]
 8002d9e:	f7ff ffab 	bl	8002cf8 <objetivo_guarda_g>
 8002da2:	4603      	mov	r3, r0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <objetivo_existente>:


//comprobacion de objetivo existente
bool objetivo_existente(uint16_t angulo_medio){
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	80fb      	strh	r3, [r7, #6]
	uint8_t i = objetivo_indice_angulo(angulo_medio);
 8002db6:	88fb      	ldrh	r3, [r7, #6]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f000 f8a9 	bl	8002f10 <objetivo_indice_angulo>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	73fb      	strb	r3, [r7, #15]
	if (i==OBJETIVO_NO_ENCONTRADO) return false;
 8002dc2:	7bfb      	ldrb	r3, [r7, #15]
 8002dc4:	2bff      	cmp	r3, #255	@ 0xff
 8002dc6:	d101      	bne.n	8002dcc <objetivo_existente+0x20>
 8002dc8:	2300      	movs	r3, #0
 8002dca:	e000      	b.n	8002dce <objetivo_existente+0x22>
	else return true;
 8002dcc:	2301      	movs	r3, #1
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
	...

08002dd8 <objetivo_libera_indice>:


/////////////////////////////////
//libera hueco segun indice
bool objetivo_libera_indice(uint8_t indice){
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	4603      	mov	r3, r0
 8002de0:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return false;}
 8002de2:	79fb      	ldrb	r3, [r7, #7]
 8002de4:	2b13      	cmp	r3, #19
 8002de6:	d901      	bls.n	8002dec <objetivo_libera_indice+0x14>
 8002de8:	2300      	movs	r3, #0
 8002dea:	e020      	b.n	8002e2e <objetivo_libera_indice+0x56>
	if (huecos_ocupados[indice] == 0u){ return false;}
 8002dec:	79fb      	ldrb	r3, [r7, #7]
 8002dee:	4a13      	ldr	r2, [pc, #76]	@ (8002e3c <objetivo_libera_indice+0x64>)
 8002df0:	5cd3      	ldrb	r3, [r2, r3]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <objetivo_libera_indice+0x22>
 8002df6:	2300      	movs	r3, #0
 8002df8:	e019      	b.n	8002e2e <objetivo_libera_indice+0x56>

	huecos_ocupados[indice] = 0u;
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	4a0f      	ldr	r2, [pc, #60]	@ (8002e3c <objetivo_libera_indice+0x64>)
 8002dfe:	2100      	movs	r1, #0
 8002e00:	54d1      	strb	r1, [r2, r3]
	datos[indice].distancia = 0.0f;
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	4a0e      	ldr	r2, [pc, #56]	@ (8002e40 <objetivo_libera_indice+0x68>)
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	4413      	add	r3, r2
 8002e0a:	f04f 0200 	mov.w	r2, #0
 8002e0e:	601a      	str	r2, [r3, #0]
	datos[indice].angulo = 0.0f;
 8002e10:	79fb      	ldrb	r3, [r7, #7]
 8002e12:	4a0b      	ldr	r2, [pc, #44]	@ (8002e40 <objetivo_libera_indice+0x68>)
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	4413      	add	r3, r2
 8002e18:	3304      	adds	r3, #4
 8002e1a:	f04f 0200 	mov.w	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
    numero_huecos++;
 8002e20:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <objetivo_libera_indice+0x6c>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	3301      	adds	r3, #1
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <objetivo_libera_indice+0x6c>)
 8002e2a:	701a      	strb	r2, [r3, #0]
    return true;
 8002e2c:	2301      	movs	r3, #1
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	200003a8 	.word	0x200003a8
 8002e40:	20000308 	.word	0x20000308
 8002e44:	200003bc 	.word	0x200003bc

08002e48 <objetivo_libera_g>:
//libera hueco segun la posicion del angulo, en mi cabeza asi es como funcionaria
bool objetivo_libera_g(float angulo){
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t i = objetivo_indice_angulo_g(angulo);
 8002e52:	ed97 0a01 	vldr	s0, [r7, #4]
 8002e56:	f000 f825 	bl	8002ea4 <objetivo_indice_angulo_g>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	73fb      	strb	r3, [r7, #15]
    if (i == OBJETIVO_NO_ENCONTRADO){ return false;}
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
 8002e60:	2bff      	cmp	r3, #255	@ 0xff
 8002e62:	d101      	bne.n	8002e68 <objetivo_libera_g+0x20>
 8002e64:	2300      	movs	r3, #0
 8002e66:	e004      	b.n	8002e72 <objetivo_libera_g+0x2a>
	return objetivo_libera_indice(i);
 8002e68:	7bfb      	ldrb	r3, [r7, #15]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff ffb4 	bl	8002dd8 <objetivo_libera_indice>
 8002e70:	4603      	mov	r3, r0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <objetivo_libera>:
bool objetivo_libera(uint16_t angulo){
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	4603      	mov	r3, r0
 8002e82:	80fb      	strh	r3, [r7, #6]
	return objetivo_libera_g(transforma_g(angulo));
 8002e84:	88fb      	ldrh	r3, [r7, #6]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff fe58 	bl	8002b3c <transforma_g>
 8002e8c:	eef0 7a40 	vmov.f32	s15, s0
 8002e90:	eeb0 0a67 	vmov.f32	s0, s15
 8002e94:	f7ff ffd8 	bl	8002e48 <objetivo_libera_g>
 8002e98:	4603      	mov	r3, r0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
	...

08002ea4 <objetivo_indice_angulo_g>:
}


/////////////////////////////////
//devuelve indice
uint8_t objetivo_indice_angulo_g(float angulo){
 8002ea4:	b480      	push	{r7}
 8002ea6:	b085      	sub	sp, #20
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002eae:	2300      	movs	r3, #0
 8002eb0:	73fb      	strb	r3, [r7, #15]
 8002eb2:	e01d      	b.n	8002ef0 <objetivo_indice_angulo_g+0x4c>
		if (huecos_ocupados[i] == 1u) { //esto se puede solo aqui, solo el posicion_pool.c ve las cosas static
 8002eb4:	7bfb      	ldrb	r3, [r7, #15]
 8002eb6:	4a13      	ldr	r2, [pc, #76]	@ (8002f04 <objetivo_indice_angulo_g+0x60>)
 8002eb8:	5cd3      	ldrb	r3, [r2, r3]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d115      	bne.n	8002eea <objetivo_indice_angulo_g+0x46>
			if (fabsf(datos[i].angulo - angulo) < margen_igualdad){
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	4a11      	ldr	r2, [pc, #68]	@ (8002f08 <objetivo_indice_angulo_g+0x64>)
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	3304      	adds	r3, #4
 8002ec8:	ed93 7a00 	vldr	s14, [r3]
 8002ecc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ed0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ed4:	eef0 7ae7 	vabs.f32	s15, s15
 8002ed8:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002f0c <objetivo_indice_angulo_g+0x68>
 8002edc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee4:	d501      	bpl.n	8002eea <objetivo_indice_angulo_g+0x46>
				return i;
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	e006      	b.n	8002ef8 <objetivo_indice_angulo_g+0x54>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002eea:	7bfb      	ldrb	r3, [r7, #15]
 8002eec:	3301      	adds	r3, #1
 8002eee:	73fb      	strb	r3, [r7, #15]
 8002ef0:	7bfb      	ldrb	r3, [r7, #15]
 8002ef2:	2b13      	cmp	r3, #19
 8002ef4:	d9de      	bls.n	8002eb4 <objetivo_indice_angulo_g+0x10>
			}
		}
	}
	return OBJETIVO_NO_ENCONTRADO;
 8002ef6:	23ff      	movs	r3, #255	@ 0xff
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3714      	adds	r7, #20
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	200003a8 	.word	0x200003a8
 8002f08:	20000308 	.word	0x20000308
 8002f0c:	3c23d70a 	.word	0x3c23d70a

08002f10 <objetivo_indice_angulo>:

uint8_t objetivo_indice_angulo(uint16_t angulo){
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	4603      	mov	r3, r0
 8002f18:	80fb      	strh	r3, [r7, #6]
	return objetivo_indice_angulo_g(transforma_g(angulo));
 8002f1a:	88fb      	ldrh	r3, [r7, #6]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fe0d 	bl	8002b3c <transforma_g>
 8002f22:	eef0 7a40 	vmov.f32	s15, s0
 8002f26:	eeb0 0a67 	vmov.f32	s0, s15
 8002f2a:	f7ff ffbb 	bl	8002ea4 <objetivo_indice_angulo_g>
 8002f2e:	4603      	mov	r3, r0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3708      	adds	r7, #8
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	607b      	str	r3, [r7, #4]
 8002f42:	4b10      	ldr	r3, [pc, #64]	@ (8002f84 <HAL_MspInit+0x4c>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f46:	4a0f      	ldr	r2, [pc, #60]	@ (8002f84 <HAL_MspInit+0x4c>)
 8002f48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f84 <HAL_MspInit+0x4c>)
 8002f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f56:	607b      	str	r3, [r7, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	603b      	str	r3, [r7, #0]
 8002f5e:	4b09      	ldr	r3, [pc, #36]	@ (8002f84 <HAL_MspInit+0x4c>)
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	4a08      	ldr	r2, [pc, #32]	@ (8002f84 <HAL_MspInit+0x4c>)
 8002f64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f6a:	4b06      	ldr	r3, [pc, #24]	@ (8002f84 <HAL_MspInit+0x4c>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f72:	603b      	str	r3, [r7, #0]
 8002f74:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002f76:	2007      	movs	r0, #7
 8002f78:	f000 fc0c 	bl	8003794 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f7c:	bf00      	nop
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40023800 	.word	0x40023800

08002f88 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08a      	sub	sp, #40	@ 0x28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f90:	f107 0314 	add.w	r3, r7, #20
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	605a      	str	r2, [r3, #4]
 8002f9a:	609a      	str	r2, [r3, #8]
 8002f9c:	60da      	str	r2, [r3, #12]
 8002f9e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a19      	ldr	r2, [pc, #100]	@ (800300c <HAL_I2C_MspInit+0x84>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d12b      	bne.n	8003002 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002faa:	2300      	movs	r3, #0
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	4b18      	ldr	r3, [pc, #96]	@ (8003010 <HAL_I2C_MspInit+0x88>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb2:	4a17      	ldr	r2, [pc, #92]	@ (8003010 <HAL_I2C_MspInit+0x88>)
 8002fb4:	f043 0302 	orr.w	r3, r3, #2
 8002fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fba:	4b15      	ldr	r3, [pc, #84]	@ (8003010 <HAL_I2C_MspInit+0x88>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fc6:	23c0      	movs	r3, #192	@ 0xc0
 8002fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fca:	2312      	movs	r3, #18
 8002fcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fd6:	2304      	movs	r3, #4
 8002fd8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fda:	f107 0314 	add.w	r3, r7, #20
 8002fde:	4619      	mov	r1, r3
 8002fe0:	480c      	ldr	r0, [pc, #48]	@ (8003014 <HAL_I2C_MspInit+0x8c>)
 8002fe2:	f000 ff25 	bl	8003e30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	4b09      	ldr	r3, [pc, #36]	@ (8003010 <HAL_I2C_MspInit+0x88>)
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	4a08      	ldr	r2, [pc, #32]	@ (8003010 <HAL_I2C_MspInit+0x88>)
 8002ff0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ff6:	4b06      	ldr	r3, [pc, #24]	@ (8003010 <HAL_I2C_MspInit+0x88>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003002:	bf00      	nop
 8003004:	3728      	adds	r7, #40	@ 0x28
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40005400 	.word	0x40005400
 8003010:	40023800 	.word	0x40023800
 8003014:	40020400 	.word	0x40020400

08003018 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b08e      	sub	sp, #56	@ 0x38
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003020:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	60da      	str	r2, [r3, #12]
 800302e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003030:	f107 0314 	add.w	r3, r7, #20
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
 8003038:	605a      	str	r2, [r3, #4]
 800303a:	609a      	str	r2, [r3, #8]
 800303c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a31      	ldr	r2, [pc, #196]	@ (8003108 <HAL_I2S_MspInit+0xf0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d15a      	bne.n	80030fe <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003048:	2301      	movs	r3, #1
 800304a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800304c:	23c0      	movs	r3, #192	@ 0xc0
 800304e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003050:	2302      	movs	r3, #2
 8003052:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003054:	f107 0314 	add.w	r3, r7, #20
 8003058:	4618      	mov	r0, r3
 800305a:	f005 fc25 	bl	80088a8 <HAL_RCCEx_PeriphCLKConfig>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8003064:	f7ff fbda 	bl	800281c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003068:	2300      	movs	r3, #0
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	4b27      	ldr	r3, [pc, #156]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 800306e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003070:	4a26      	ldr	r2, [pc, #152]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 8003072:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003076:	6413      	str	r3, [r2, #64]	@ 0x40
 8003078:	4b24      	ldr	r3, [pc, #144]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 800307a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003080:	613b      	str	r3, [r7, #16]
 8003082:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003084:	2300      	movs	r3, #0
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	4b20      	ldr	r3, [pc, #128]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 800308a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308c:	4a1f      	ldr	r2, [pc, #124]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 800308e:	f043 0301 	orr.w	r3, r3, #1
 8003092:	6313      	str	r3, [r2, #48]	@ 0x30
 8003094:	4b1d      	ldr	r3, [pc, #116]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 8003096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030a0:	2300      	movs	r3, #0
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	4b19      	ldr	r3, [pc, #100]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 80030a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a8:	4a18      	ldr	r2, [pc, #96]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 80030aa:	f043 0304 	orr.w	r3, r3, #4
 80030ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80030b0:	4b16      	ldr	r3, [pc, #88]	@ (800310c <HAL_I2S_MspInit+0xf4>)
 80030b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b4:	f003 0304 	and.w	r3, r3, #4
 80030b8:	60bb      	str	r3, [r7, #8]
 80030ba:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80030bc:	2310      	movs	r3, #16
 80030be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c0:	2302      	movs	r3, #2
 80030c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c8:	2300      	movs	r3, #0
 80030ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80030cc:	2306      	movs	r3, #6
 80030ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80030d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030d4:	4619      	mov	r1, r3
 80030d6:	480e      	ldr	r0, [pc, #56]	@ (8003110 <HAL_I2S_MspInit+0xf8>)
 80030d8:	f000 feaa 	bl	8003e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80030dc:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80030e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e2:	2302      	movs	r3, #2
 80030e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ea:	2300      	movs	r3, #0
 80030ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80030ee:	2306      	movs	r3, #6
 80030f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030f6:	4619      	mov	r1, r3
 80030f8:	4806      	ldr	r0, [pc, #24]	@ (8003114 <HAL_I2S_MspInit+0xfc>)
 80030fa:	f000 fe99 	bl	8003e30 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80030fe:	bf00      	nop
 8003100:	3738      	adds	r7, #56	@ 0x38
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	40003c00 	.word	0x40003c00
 800310c:	40023800 	.word	0x40023800
 8003110:	40020000 	.word	0x40020000
 8003114:	40020800 	.word	0x40020800

08003118 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b08c      	sub	sp, #48	@ 0x30
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003120:	f107 031c 	add.w	r3, r7, #28
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	605a      	str	r2, [r3, #4]
 800312a:	609a      	str	r2, [r3, #8]
 800312c:	60da      	str	r2, [r3, #12]
 800312e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a51      	ldr	r2, [pc, #324]	@ (800327c <HAL_SPI_MspInit+0x164>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d12c      	bne.n	8003194 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	61bb      	str	r3, [r7, #24]
 800313e:	4b50      	ldr	r3, [pc, #320]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 8003140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003142:	4a4f      	ldr	r2, [pc, #316]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 8003144:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003148:	6453      	str	r3, [r2, #68]	@ 0x44
 800314a:	4b4d      	ldr	r3, [pc, #308]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 800314c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003152:	61bb      	str	r3, [r7, #24]
 8003154:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	4b49      	ldr	r3, [pc, #292]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315e:	4a48      	ldr	r2, [pc, #288]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 8003160:	f043 0301 	orr.w	r3, r3, #1
 8003164:	6313      	str	r3, [r2, #48]	@ 0x30
 8003166:	4b46      	ldr	r3, [pc, #280]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	617b      	str	r3, [r7, #20]
 8003170:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8003172:	23e0      	movs	r3, #224	@ 0xe0
 8003174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003176:	2302      	movs	r3, #2
 8003178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317a:	2300      	movs	r3, #0
 800317c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800317e:	2300      	movs	r3, #0
 8003180:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003182:	2305      	movs	r3, #5
 8003184:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003186:	f107 031c 	add.w	r3, r7, #28
 800318a:	4619      	mov	r1, r3
 800318c:	483d      	ldr	r0, [pc, #244]	@ (8003284 <HAL_SPI_MspInit+0x16c>)
 800318e:	f000 fe4f 	bl	8003e30 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003192:	e06f      	b.n	8003274 <HAL_SPI_MspInit+0x15c>
  else if(hspi->Instance==SPI2)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a3b      	ldr	r2, [pc, #236]	@ (8003288 <HAL_SPI_MspInit+0x170>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d16a      	bne.n	8003274 <HAL_SPI_MspInit+0x15c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800319e:	2300      	movs	r3, #0
 80031a0:	613b      	str	r3, [r7, #16]
 80031a2:	4b37      	ldr	r3, [pc, #220]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 80031a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a6:	4a36      	ldr	r2, [pc, #216]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 80031a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ae:	4b34      	ldr	r3, [pc, #208]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 80031b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031b6:	613b      	str	r3, [r7, #16]
 80031b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ba:	2300      	movs	r3, #0
 80031bc:	60fb      	str	r3, [r7, #12]
 80031be:	4b30      	ldr	r3, [pc, #192]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 80031c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c2:	4a2f      	ldr	r2, [pc, #188]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 80031c4:	f043 0302 	orr.w	r3, r3, #2
 80031c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003280 <HAL_SPI_MspInit+0x168>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	60fb      	str	r3, [r7, #12]
 80031d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80031d6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80031da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031dc:	2302      	movs	r3, #2
 80031de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e0:	2300      	movs	r3, #0
 80031e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031e4:	2303      	movs	r3, #3
 80031e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80031e8:	2305      	movs	r3, #5
 80031ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ec:	f107 031c 	add.w	r3, r7, #28
 80031f0:	4619      	mov	r1, r3
 80031f2:	4826      	ldr	r0, [pc, #152]	@ (800328c <HAL_SPI_MspInit+0x174>)
 80031f4:	f000 fe1c 	bl	8003e30 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80031f8:	4b25      	ldr	r3, [pc, #148]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 80031fa:	4a26      	ldr	r2, [pc, #152]	@ (8003294 <HAL_SPI_MspInit+0x17c>)
 80031fc:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80031fe:	4b24      	ldr	r3, [pc, #144]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003200:	2200      	movs	r2, #0
 8003202:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003204:	4b22      	ldr	r3, [pc, #136]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003206:	2240      	movs	r2, #64	@ 0x40
 8003208:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800320a:	4b21      	ldr	r3, [pc, #132]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 800320c:	2200      	movs	r2, #0
 800320e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003210:	4b1f      	ldr	r3, [pc, #124]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003216:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003218:	4b1d      	ldr	r3, [pc, #116]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 800321a:	2200      	movs	r2, #0
 800321c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800321e:	4b1c      	ldr	r3, [pc, #112]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003220:	2200      	movs	r2, #0
 8003222:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003224:	4b1a      	ldr	r3, [pc, #104]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003226:	2200      	movs	r2, #0
 8003228:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800322a:	4b19      	ldr	r3, [pc, #100]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 800322c:	2200      	movs	r2, #0
 800322e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003230:	4b17      	ldr	r3, [pc, #92]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003232:	2204      	movs	r2, #4
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003236:	4b16      	ldr	r3, [pc, #88]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003238:	2203      	movs	r2, #3
 800323a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800323c:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 800323e:	2200      	movs	r2, #0
 8003240:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003242:	4b13      	ldr	r3, [pc, #76]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003244:	2200      	movs	r2, #0
 8003246:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003248:	4811      	ldr	r0, [pc, #68]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 800324a:	f000 fae5 	bl	8003818 <HAL_DMA_Init>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <HAL_SPI_MspInit+0x140>
      Error_Handler();
 8003254:	f7ff fae2 	bl	800281c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a0d      	ldr	r2, [pc, #52]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 800325c:	649a      	str	r2, [r3, #72]	@ 0x48
 800325e:	4a0c      	ldr	r2, [pc, #48]	@ (8003290 <HAL_SPI_MspInit+0x178>)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003264:	2200      	movs	r2, #0
 8003266:	2100      	movs	r1, #0
 8003268:	2024      	movs	r0, #36	@ 0x24
 800326a:	f000 fa9e 	bl	80037aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800326e:	2024      	movs	r0, #36	@ 0x24
 8003270:	f000 fab7 	bl	80037e2 <HAL_NVIC_EnableIRQ>
}
 8003274:	bf00      	nop
 8003276:	3730      	adds	r7, #48	@ 0x30
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40013000 	.word	0x40013000
 8003280:	40023800 	.word	0x40023800
 8003284:	40020000 	.word	0x40020000
 8003288:	40003800 	.word	0x40003800
 800328c:	40020400 	.word	0x40020400
 8003290:	20000250 	.word	0x20000250
 8003294:	40026070 	.word	0x40026070

08003298 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032a8:	d10d      	bne.n	80032c6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	4b09      	ldr	r3, [pc, #36]	@ (80032d4 <HAL_TIM_Base_MspInit+0x3c>)
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	4a08      	ldr	r2, [pc, #32]	@ (80032d4 <HAL_TIM_Base_MspInit+0x3c>)
 80032b4:	f043 0301 	orr.w	r3, r3, #1
 80032b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80032ba:	4b06      	ldr	r3, [pc, #24]	@ (80032d4 <HAL_TIM_Base_MspInit+0x3c>)
 80032bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80032c6:	bf00      	nop
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40023800 	.word	0x40023800

080032d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b088      	sub	sp, #32
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e0:	f107 030c 	add.w	r3, r7, #12
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	605a      	str	r2, [r3, #4]
 80032ea:	609a      	str	r2, [r3, #8]
 80032ec:	60da      	str	r2, [r3, #12]
 80032ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032f8:	d11d      	bne.n	8003336 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	4b10      	ldr	r3, [pc, #64]	@ (8003340 <HAL_TIM_MspPostInit+0x68>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003302:	4a0f      	ldr	r2, [pc, #60]	@ (8003340 <HAL_TIM_MspPostInit+0x68>)
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	6313      	str	r3, [r2, #48]	@ 0x30
 800330a:	4b0d      	ldr	r3, [pc, #52]	@ (8003340 <HAL_TIM_MspPostInit+0x68>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	60bb      	str	r3, [r7, #8]
 8003314:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003316:	2303      	movs	r3, #3
 8003318:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800331a:	2302      	movs	r3, #2
 800331c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331e:	2300      	movs	r3, #0
 8003320:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003322:	2300      	movs	r3, #0
 8003324:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003326:	2301      	movs	r3, #1
 8003328:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800332a:	f107 030c 	add.w	r3, r7, #12
 800332e:	4619      	mov	r1, r3
 8003330:	4804      	ldr	r0, [pc, #16]	@ (8003344 <HAL_TIM_MspPostInit+0x6c>)
 8003332:	f000 fd7d 	bl	8003e30 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003336:	bf00      	nop
 8003338:	3720      	adds	r7, #32
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40023800 	.word	0x40023800
 8003344:	40020000 	.word	0x40020000

08003348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <NMI_Handler+0x4>

08003350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <HardFault_Handler+0x4>

08003358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <MemManage_Handler+0x4>

08003360 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <BusFault_Handler+0x4>

08003368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800336c:	bf00      	nop
 800336e:	e7fd      	b.n	800336c <UsageFault_Handler+0x4>

08003370 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800337e:	b480      	push	{r7}
 8003380:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003382:	bf00      	nop
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003390:	bf00      	nop
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr

0800339a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800339e:	f000 f8e5 	bl	800356c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80033ac:	4802      	ldr	r0, [pc, #8]	@ (80033b8 <DMA1_Stream4_IRQHandler+0x10>)
 80033ae:	f000 fb03 	bl	80039b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80033b2:	bf00      	nop
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	20000250 	.word	0x20000250

080033bc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80033c0:	4802      	ldr	r0, [pc, #8]	@ (80033cc <SPI2_IRQHandler+0x10>)
 80033c2:	f005 fd81 	bl	8008ec8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80033c6:	bf00      	nop
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	200001f8 	.word	0x200001f8

080033d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80033d4:	4802      	ldr	r0, [pc, #8]	@ (80033e0 <OTG_FS_IRQHandler+0x10>)
 80033d6:	f001 f99d 	bl	8004714 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80033da:	bf00      	nop
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	200007a4 	.word	0x200007a4

080033e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033ec:	4a14      	ldr	r2, [pc, #80]	@ (8003440 <_sbrk+0x5c>)
 80033ee:	4b15      	ldr	r3, [pc, #84]	@ (8003444 <_sbrk+0x60>)
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033f8:	4b13      	ldr	r3, [pc, #76]	@ (8003448 <_sbrk+0x64>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d102      	bne.n	8003406 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003400:	4b11      	ldr	r3, [pc, #68]	@ (8003448 <_sbrk+0x64>)
 8003402:	4a12      	ldr	r2, [pc, #72]	@ (800344c <_sbrk+0x68>)
 8003404:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003406:	4b10      	ldr	r3, [pc, #64]	@ (8003448 <_sbrk+0x64>)
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4413      	add	r3, r2
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	429a      	cmp	r2, r3
 8003412:	d207      	bcs.n	8003424 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003414:	f00a fba6 	bl	800db64 <__errno>
 8003418:	4603      	mov	r3, r0
 800341a:	220c      	movs	r2, #12
 800341c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800341e:	f04f 33ff 	mov.w	r3, #4294967295
 8003422:	e009      	b.n	8003438 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003424:	4b08      	ldr	r3, [pc, #32]	@ (8003448 <_sbrk+0x64>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800342a:	4b07      	ldr	r3, [pc, #28]	@ (8003448 <_sbrk+0x64>)
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4413      	add	r3, r2
 8003432:	4a05      	ldr	r2, [pc, #20]	@ (8003448 <_sbrk+0x64>)
 8003434:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003436:	68fb      	ldr	r3, [r7, #12]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	20020000 	.word	0x20020000
 8003444:	00000400 	.word	0x00000400
 8003448:	200003c0 	.word	0x200003c0
 800344c:	20000cd0 	.word	0x20000cd0

08003450 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003454:	4b06      	ldr	r3, [pc, #24]	@ (8003470 <SystemInit+0x20>)
 8003456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345a:	4a05      	ldr	r2, [pc, #20]	@ (8003470 <SystemInit+0x20>)
 800345c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003460:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003464:	bf00      	nop
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	e000ed00 	.word	0xe000ed00

08003474 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003474:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003478:	f7ff ffea 	bl	8003450 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800347c:	480c      	ldr	r0, [pc, #48]	@ (80034b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800347e:	490d      	ldr	r1, [pc, #52]	@ (80034b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003480:	4a0d      	ldr	r2, [pc, #52]	@ (80034b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003482:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003484:	e002      	b.n	800348c <LoopCopyDataInit>

08003486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800348a:	3304      	adds	r3, #4

0800348c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800348c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800348e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003490:	d3f9      	bcc.n	8003486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003492:	4a0a      	ldr	r2, [pc, #40]	@ (80034bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003494:	4c0a      	ldr	r4, [pc, #40]	@ (80034c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003496:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003498:	e001      	b.n	800349e <LoopFillZerobss>

0800349a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800349a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800349c:	3204      	adds	r2, #4

0800349e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800349e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034a0:	d3fb      	bcc.n	800349a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034a2:	f00a fb65 	bl	800db70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034a6:	f7fe fd91 	bl	8001fcc <main>
  bx  lr    
 80034aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80034ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034b4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80034b8:	0800dcb8 	.word	0x0800dcb8
  ldr r2, =_sbss
 80034bc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80034c0:	20000ccc 	.word	0x20000ccc

080034c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034c4:	e7fe      	b.n	80034c4 <ADC_IRQHandler>
	...

080034c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003508 <HAL_Init+0x40>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003508 <HAL_Init+0x40>)
 80034d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003508 <HAL_Init+0x40>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003508 <HAL_Init+0x40>)
 80034de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034e4:	4b08      	ldr	r3, [pc, #32]	@ (8003508 <HAL_Init+0x40>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a07      	ldr	r2, [pc, #28]	@ (8003508 <HAL_Init+0x40>)
 80034ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034f0:	2003      	movs	r0, #3
 80034f2:	f000 f94f 	bl	8003794 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034f6:	2000      	movs	r0, #0
 80034f8:	f000 f808 	bl	800350c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034fc:	f7ff fd1c 	bl	8002f38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40023c00 	.word	0x40023c00

0800350c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003514:	4b12      	ldr	r3, [pc, #72]	@ (8003560 <HAL_InitTick+0x54>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	4b12      	ldr	r3, [pc, #72]	@ (8003564 <HAL_InitTick+0x58>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	4619      	mov	r1, r3
 800351e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003522:	fbb3 f3f1 	udiv	r3, r3, r1
 8003526:	fbb2 f3f3 	udiv	r3, r2, r3
 800352a:	4618      	mov	r0, r3
 800352c:	f000 f967 	bl	80037fe <HAL_SYSTICK_Config>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e00e      	b.n	8003558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2b0f      	cmp	r3, #15
 800353e:	d80a      	bhi.n	8003556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003540:	2200      	movs	r2, #0
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	f04f 30ff 	mov.w	r0, #4294967295
 8003548:	f000 f92f 	bl	80037aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800354c:	4a06      	ldr	r2, [pc, #24]	@ (8003568 <HAL_InitTick+0x5c>)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003552:	2300      	movs	r3, #0
 8003554:	e000      	b.n	8003558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
}
 8003558:	4618      	mov	r0, r3
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	20000004 	.word	0x20000004
 8003564:	2000000c 	.word	0x2000000c
 8003568:	20000008 	.word	0x20000008

0800356c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800356c:	b480      	push	{r7}
 800356e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003570:	4b06      	ldr	r3, [pc, #24]	@ (800358c <HAL_IncTick+0x20>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	461a      	mov	r2, r3
 8003576:	4b06      	ldr	r3, [pc, #24]	@ (8003590 <HAL_IncTick+0x24>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4413      	add	r3, r2
 800357c:	4a04      	ldr	r2, [pc, #16]	@ (8003590 <HAL_IncTick+0x24>)
 800357e:	6013      	str	r3, [r2, #0]
}
 8003580:	bf00      	nop
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	2000000c 	.word	0x2000000c
 8003590:	200003c4 	.word	0x200003c4

08003594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  return uwTick;
 8003598:	4b03      	ldr	r3, [pc, #12]	@ (80035a8 <HAL_GetTick+0x14>)
 800359a:	681b      	ldr	r3, [r3, #0]
}
 800359c:	4618      	mov	r0, r3
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	200003c4 	.word	0x200003c4

080035ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035b4:	f7ff ffee 	bl	8003594 <HAL_GetTick>
 80035b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c4:	d005      	beq.n	80035d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035c6:	4b0a      	ldr	r3, [pc, #40]	@ (80035f0 <HAL_Delay+0x44>)
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	461a      	mov	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4413      	add	r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035d2:	bf00      	nop
 80035d4:	f7ff ffde 	bl	8003594 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d8f7      	bhi.n	80035d4 <HAL_Delay+0x28>
  {
  }
}
 80035e4:	bf00      	nop
 80035e6:	bf00      	nop
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	2000000c 	.word	0x2000000c

080035f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003604:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <__NVIC_SetPriorityGrouping+0x44>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800360a:	68ba      	ldr	r2, [r7, #8]
 800360c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003610:	4013      	ands	r3, r2
 8003612:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800361c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003620:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003626:	4a04      	ldr	r2, [pc, #16]	@ (8003638 <__NVIC_SetPriorityGrouping+0x44>)
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	60d3      	str	r3, [r2, #12]
}
 800362c:	bf00      	nop
 800362e:	3714      	adds	r7, #20
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr
 8003638:	e000ed00 	.word	0xe000ed00

0800363c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003640:	4b04      	ldr	r3, [pc, #16]	@ (8003654 <__NVIC_GetPriorityGrouping+0x18>)
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	0a1b      	lsrs	r3, r3, #8
 8003646:	f003 0307 	and.w	r3, r3, #7
}
 800364a:	4618      	mov	r0, r3
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	e000ed00 	.word	0xe000ed00

08003658 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	4603      	mov	r3, r0
 8003660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003666:	2b00      	cmp	r3, #0
 8003668:	db0b      	blt.n	8003682 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	f003 021f 	and.w	r2, r3, #31
 8003670:	4907      	ldr	r1, [pc, #28]	@ (8003690 <__NVIC_EnableIRQ+0x38>)
 8003672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003676:	095b      	lsrs	r3, r3, #5
 8003678:	2001      	movs	r0, #1
 800367a:	fa00 f202 	lsl.w	r2, r0, r2
 800367e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	e000e100 	.word	0xe000e100

08003694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	4603      	mov	r3, r0
 800369c:	6039      	str	r1, [r7, #0]
 800369e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	db0a      	blt.n	80036be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	490c      	ldr	r1, [pc, #48]	@ (80036e0 <__NVIC_SetPriority+0x4c>)
 80036ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b2:	0112      	lsls	r2, r2, #4
 80036b4:	b2d2      	uxtb	r2, r2
 80036b6:	440b      	add	r3, r1
 80036b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036bc:	e00a      	b.n	80036d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	4908      	ldr	r1, [pc, #32]	@ (80036e4 <__NVIC_SetPriority+0x50>)
 80036c4:	79fb      	ldrb	r3, [r7, #7]
 80036c6:	f003 030f 	and.w	r3, r3, #15
 80036ca:	3b04      	subs	r3, #4
 80036cc:	0112      	lsls	r2, r2, #4
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	440b      	add	r3, r1
 80036d2:	761a      	strb	r2, [r3, #24]
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	e000e100 	.word	0xe000e100
 80036e4:	e000ed00 	.word	0xe000ed00

080036e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b089      	sub	sp, #36	@ 0x24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f003 0307 	and.w	r3, r3, #7
 80036fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	f1c3 0307 	rsb	r3, r3, #7
 8003702:	2b04      	cmp	r3, #4
 8003704:	bf28      	it	cs
 8003706:	2304      	movcs	r3, #4
 8003708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	3304      	adds	r3, #4
 800370e:	2b06      	cmp	r3, #6
 8003710:	d902      	bls.n	8003718 <NVIC_EncodePriority+0x30>
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	3b03      	subs	r3, #3
 8003716:	e000      	b.n	800371a <NVIC_EncodePriority+0x32>
 8003718:	2300      	movs	r3, #0
 800371a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800371c:	f04f 32ff 	mov.w	r2, #4294967295
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	43da      	mvns	r2, r3
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	401a      	ands	r2, r3
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003730:	f04f 31ff 	mov.w	r1, #4294967295
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	fa01 f303 	lsl.w	r3, r1, r3
 800373a:	43d9      	mvns	r1, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003740:	4313      	orrs	r3, r2
         );
}
 8003742:	4618      	mov	r0, r3
 8003744:	3724      	adds	r7, #36	@ 0x24
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
	...

08003750 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3b01      	subs	r3, #1
 800375c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003760:	d301      	bcc.n	8003766 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003762:	2301      	movs	r3, #1
 8003764:	e00f      	b.n	8003786 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003766:	4a0a      	ldr	r2, [pc, #40]	@ (8003790 <SysTick_Config+0x40>)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3b01      	subs	r3, #1
 800376c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800376e:	210f      	movs	r1, #15
 8003770:	f04f 30ff 	mov.w	r0, #4294967295
 8003774:	f7ff ff8e 	bl	8003694 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003778:	4b05      	ldr	r3, [pc, #20]	@ (8003790 <SysTick_Config+0x40>)
 800377a:	2200      	movs	r2, #0
 800377c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800377e:	4b04      	ldr	r3, [pc, #16]	@ (8003790 <SysTick_Config+0x40>)
 8003780:	2207      	movs	r2, #7
 8003782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	e000e010 	.word	0xe000e010

08003794 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7ff ff29 	bl	80035f4 <__NVIC_SetPriorityGrouping>
}
 80037a2:	bf00      	nop
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b086      	sub	sp, #24
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	4603      	mov	r3, r0
 80037b2:	60b9      	str	r1, [r7, #8]
 80037b4:	607a      	str	r2, [r7, #4]
 80037b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037bc:	f7ff ff3e 	bl	800363c <__NVIC_GetPriorityGrouping>
 80037c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	68b9      	ldr	r1, [r7, #8]
 80037c6:	6978      	ldr	r0, [r7, #20]
 80037c8:	f7ff ff8e 	bl	80036e8 <NVIC_EncodePriority>
 80037cc:	4602      	mov	r2, r0
 80037ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037d2:	4611      	mov	r1, r2
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7ff ff5d 	bl	8003694 <__NVIC_SetPriority>
}
 80037da:	bf00      	nop
 80037dc:	3718      	adds	r7, #24
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b082      	sub	sp, #8
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	4603      	mov	r3, r0
 80037ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff31 	bl	8003658 <__NVIC_EnableIRQ>
}
 80037f6:	bf00      	nop
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7ff ffa2 	bl	8003750 <SysTick_Config>
 800380c:	4603      	mov	r3, r0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003824:	f7ff feb6 	bl	8003594 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e099      	b.n	8003968 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2202      	movs	r2, #2
 8003838:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003854:	e00f      	b.n	8003876 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003856:	f7ff fe9d 	bl	8003594 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b05      	cmp	r3, #5
 8003862:	d908      	bls.n	8003876 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2203      	movs	r2, #3
 800386e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e078      	b.n	8003968 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1e8      	bne.n	8003856 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	4b38      	ldr	r3, [pc, #224]	@ (8003970 <HAL_DMA_Init+0x158>)
 8003890:	4013      	ands	r3, r2
 8003892:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	2b04      	cmp	r3, #4
 80038ce:	d107      	bne.n	80038e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d8:	4313      	orrs	r3, r2
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	4313      	orrs	r3, r2
 80038de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f023 0307 	bic.w	r3, r3, #7
 80038f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	4313      	orrs	r3, r2
 8003900:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	2b04      	cmp	r3, #4
 8003908:	d117      	bne.n	800393a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00e      	beq.n	800393a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 fa0b 	bl	8003d38 <DMA_CheckFifoParam>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2240      	movs	r2, #64	@ 0x40
 800392c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003936:	2301      	movs	r3, #1
 8003938:	e016      	b.n	8003968 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 f9c2 	bl	8003ccc <DMA_CalcBaseAndBitshift>
 8003948:	4603      	mov	r3, r0
 800394a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003950:	223f      	movs	r2, #63	@ 0x3f
 8003952:	409a      	lsls	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3718      	adds	r7, #24
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	f010803f 	.word	0xf010803f

08003974 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d004      	beq.n	8003992 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2280      	movs	r2, #128	@ 0x80
 800398c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e00c      	b.n	80039ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2205      	movs	r2, #5
 8003996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 0201 	bic.w	r2, r2, #1
 80039a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039c4:	4b8e      	ldr	r3, [pc, #568]	@ (8003c00 <HAL_DMA_IRQHandler+0x248>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a8e      	ldr	r2, [pc, #568]	@ (8003c04 <HAL_DMA_IRQHandler+0x24c>)
 80039ca:	fba2 2303 	umull	r2, r3, r2, r3
 80039ce:	0a9b      	lsrs	r3, r3, #10
 80039d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e2:	2208      	movs	r2, #8
 80039e4:	409a      	lsls	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	4013      	ands	r3, r2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d01a      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d013      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0204 	bic.w	r2, r2, #4
 8003a0a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	2208      	movs	r2, #8
 8003a12:	409a      	lsls	r2, r3
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a1c:	f043 0201 	orr.w	r2, r3, #1
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a28:	2201      	movs	r2, #1
 8003a2a:	409a      	lsls	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d012      	beq.n	8003a5a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00b      	beq.n	8003a5a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a46:	2201      	movs	r2, #1
 8003a48:	409a      	lsls	r2, r3
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a52:	f043 0202 	orr.w	r2, r3, #2
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a5e:	2204      	movs	r2, #4
 8003a60:	409a      	lsls	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	4013      	ands	r3, r2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d012      	beq.n	8003a90 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00b      	beq.n	8003a90 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a88:	f043 0204 	orr.w	r2, r3, #4
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a94:	2210      	movs	r2, #16
 8003a96:	409a      	lsls	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d043      	beq.n	8003b28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0308 	and.w	r3, r3, #8
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d03c      	beq.n	8003b28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	409a      	lsls	r2, r3
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d018      	beq.n	8003afa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d108      	bne.n	8003ae8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d024      	beq.n	8003b28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	4798      	blx	r3
 8003ae6:	e01f      	b.n	8003b28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d01b      	beq.n	8003b28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	4798      	blx	r3
 8003af8:	e016      	b.n	8003b28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d107      	bne.n	8003b18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f022 0208 	bic.w	r2, r2, #8
 8003b16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b2c:	2220      	movs	r2, #32
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4013      	ands	r3, r2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 808f 	beq.w	8003c58 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0310 	and.w	r3, r3, #16
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f000 8087 	beq.w	8003c58 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b4e:	2220      	movs	r2, #32
 8003b50:	409a      	lsls	r2, r3
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b05      	cmp	r3, #5
 8003b60:	d136      	bne.n	8003bd0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0216 	bic.w	r2, r2, #22
 8003b70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695a      	ldr	r2, [r3, #20]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d103      	bne.n	8003b92 <HAL_DMA_IRQHandler+0x1da>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d007      	beq.n	8003ba2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0208 	bic.w	r2, r2, #8
 8003ba0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba6:	223f      	movs	r2, #63	@ 0x3f
 8003ba8:	409a      	lsls	r2, r3
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d07e      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	4798      	blx	r3
        }
        return;
 8003bce:	e079      	b.n	8003cc4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d01d      	beq.n	8003c1a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10d      	bne.n	8003c08 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d031      	beq.n	8003c58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	4798      	blx	r3
 8003bfc:	e02c      	b.n	8003c58 <HAL_DMA_IRQHandler+0x2a0>
 8003bfe:	bf00      	nop
 8003c00:	20000004 	.word	0x20000004
 8003c04:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d023      	beq.n	8003c58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	4798      	blx	r3
 8003c18:	e01e      	b.n	8003c58 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10f      	bne.n	8003c48 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0210 	bic.w	r2, r2, #16
 8003c36:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d032      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d022      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2205      	movs	r2, #5
 8003c70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f022 0201 	bic.w	r2, r2, #1
 8003c82:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	3301      	adds	r3, #1
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	697a      	ldr	r2, [r7, #20]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d307      	bcc.n	8003ca0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1f2      	bne.n	8003c84 <HAL_DMA_IRQHandler+0x2cc>
 8003c9e:	e000      	b.n	8003ca2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ca0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d005      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	4798      	blx	r3
 8003cc2:	e000      	b.n	8003cc6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003cc4:	bf00      	nop
    }
  }
}
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	3b10      	subs	r3, #16
 8003cdc:	4a14      	ldr	r2, [pc, #80]	@ (8003d30 <DMA_CalcBaseAndBitshift+0x64>)
 8003cde:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce2:	091b      	lsrs	r3, r3, #4
 8003ce4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ce6:	4a13      	ldr	r2, [pc, #76]	@ (8003d34 <DMA_CalcBaseAndBitshift+0x68>)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	4413      	add	r3, r2
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2b03      	cmp	r3, #3
 8003cf8:	d909      	bls.n	8003d0e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d02:	f023 0303 	bic.w	r3, r3, #3
 8003d06:	1d1a      	adds	r2, r3, #4
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d0c:	e007      	b.n	8003d1e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d16:	f023 0303 	bic.w	r3, r3, #3
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3714      	adds	r7, #20
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	aaaaaaab 	.word	0xaaaaaaab
 8003d34:	0800dca0 	.word	0x0800dca0

08003d38 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d40:	2300      	movs	r3, #0
 8003d42:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d48:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d11f      	bne.n	8003d92 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d856      	bhi.n	8003e06 <DMA_CheckFifoParam+0xce>
 8003d58:	a201      	add	r2, pc, #4	@ (adr r2, 8003d60 <DMA_CheckFifoParam+0x28>)
 8003d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5e:	bf00      	nop
 8003d60:	08003d71 	.word	0x08003d71
 8003d64:	08003d83 	.word	0x08003d83
 8003d68:	08003d71 	.word	0x08003d71
 8003d6c:	08003e07 	.word	0x08003e07
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d046      	beq.n	8003e0a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d80:	e043      	b.n	8003e0a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d86:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d8a:	d140      	bne.n	8003e0e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d90:	e03d      	b.n	8003e0e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d9a:	d121      	bne.n	8003de0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2b03      	cmp	r3, #3
 8003da0:	d837      	bhi.n	8003e12 <DMA_CheckFifoParam+0xda>
 8003da2:	a201      	add	r2, pc, #4	@ (adr r2, 8003da8 <DMA_CheckFifoParam+0x70>)
 8003da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da8:	08003db9 	.word	0x08003db9
 8003dac:	08003dbf 	.word	0x08003dbf
 8003db0:	08003db9 	.word	0x08003db9
 8003db4:	08003dd1 	.word	0x08003dd1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
      break;
 8003dbc:	e030      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d025      	beq.n	8003e16 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dce:	e022      	b.n	8003e16 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003dd8:	d11f      	bne.n	8003e1a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dde:	e01c      	b.n	8003e1a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d903      	bls.n	8003dee <DMA_CheckFifoParam+0xb6>
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	2b03      	cmp	r3, #3
 8003dea:	d003      	beq.n	8003df4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003dec:	e018      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	73fb      	strb	r3, [r7, #15]
      break;
 8003df2:	e015      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00e      	beq.n	8003e1e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	73fb      	strb	r3, [r7, #15]
      break;
 8003e04:	e00b      	b.n	8003e1e <DMA_CheckFifoParam+0xe6>
      break;
 8003e06:	bf00      	nop
 8003e08:	e00a      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
      break;
 8003e0a:	bf00      	nop
 8003e0c:	e008      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
      break;
 8003e0e:	bf00      	nop
 8003e10:	e006      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
      break;
 8003e12:	bf00      	nop
 8003e14:	e004      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
      break;
 8003e16:	bf00      	nop
 8003e18:	e002      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e1a:	bf00      	nop
 8003e1c:	e000      	b.n	8003e20 <DMA_CheckFifoParam+0xe8>
      break;
 8003e1e:	bf00      	nop
    }
  } 
  
  return status; 
 8003e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3714      	adds	r7, #20
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop

08003e30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b089      	sub	sp, #36	@ 0x24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e46:	2300      	movs	r3, #0
 8003e48:	61fb      	str	r3, [r7, #28]
 8003e4a:	e16b      	b.n	8004124 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	f040 815a 	bne.w	800411e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f003 0303 	and.w	r3, r3, #3
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d005      	beq.n	8003e82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d130      	bne.n	8003ee4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	43db      	mvns	r3, r3
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	4013      	ands	r3, r2
 8003e98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	68da      	ldr	r2, [r3, #12]
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003eb8:	2201      	movs	r2, #1
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	091b      	lsrs	r3, r3, #4
 8003ece:	f003 0201 	and.w	r2, r3, #1
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f003 0303 	and.w	r3, r3, #3
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d017      	beq.n	8003f20 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	2203      	movs	r2, #3
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	43db      	mvns	r3, r3
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	4013      	ands	r3, r2
 8003f06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	689a      	ldr	r2, [r3, #8]
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	fa02 f303 	lsl.w	r3, r2, r3
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 0303 	and.w	r3, r3, #3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d123      	bne.n	8003f74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	08da      	lsrs	r2, r3, #3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	3208      	adds	r2, #8
 8003f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	220f      	movs	r2, #15
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	43db      	mvns	r3, r3
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	691a      	ldr	r2, [r3, #16]
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	08da      	lsrs	r2, r3, #3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	3208      	adds	r2, #8
 8003f6e:	69b9      	ldr	r1, [r7, #24]
 8003f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	2203      	movs	r2, #3
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	43db      	mvns	r3, r3
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f003 0203 	and.w	r2, r3, #3
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	005b      	lsls	r3, r3, #1
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 80b4 	beq.w	800411e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	60fb      	str	r3, [r7, #12]
 8003fba:	4b60      	ldr	r3, [pc, #384]	@ (800413c <HAL_GPIO_Init+0x30c>)
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbe:	4a5f      	ldr	r2, [pc, #380]	@ (800413c <HAL_GPIO_Init+0x30c>)
 8003fc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fc6:	4b5d      	ldr	r3, [pc, #372]	@ (800413c <HAL_GPIO_Init+0x30c>)
 8003fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fd2:	4a5b      	ldr	r2, [pc, #364]	@ (8004140 <HAL_GPIO_Init+0x310>)
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	089b      	lsrs	r3, r3, #2
 8003fd8:	3302      	adds	r3, #2
 8003fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	220f      	movs	r2, #15
 8003fea:	fa02 f303 	lsl.w	r3, r2, r3
 8003fee:	43db      	mvns	r3, r3
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a52      	ldr	r2, [pc, #328]	@ (8004144 <HAL_GPIO_Init+0x314>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d02b      	beq.n	8004056 <HAL_GPIO_Init+0x226>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a51      	ldr	r2, [pc, #324]	@ (8004148 <HAL_GPIO_Init+0x318>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d025      	beq.n	8004052 <HAL_GPIO_Init+0x222>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a50      	ldr	r2, [pc, #320]	@ (800414c <HAL_GPIO_Init+0x31c>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d01f      	beq.n	800404e <HAL_GPIO_Init+0x21e>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a4f      	ldr	r2, [pc, #316]	@ (8004150 <HAL_GPIO_Init+0x320>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d019      	beq.n	800404a <HAL_GPIO_Init+0x21a>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a4e      	ldr	r2, [pc, #312]	@ (8004154 <HAL_GPIO_Init+0x324>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d013      	beq.n	8004046 <HAL_GPIO_Init+0x216>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a4d      	ldr	r2, [pc, #308]	@ (8004158 <HAL_GPIO_Init+0x328>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d00d      	beq.n	8004042 <HAL_GPIO_Init+0x212>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a4c      	ldr	r2, [pc, #304]	@ (800415c <HAL_GPIO_Init+0x32c>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d007      	beq.n	800403e <HAL_GPIO_Init+0x20e>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a4b      	ldr	r2, [pc, #300]	@ (8004160 <HAL_GPIO_Init+0x330>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d101      	bne.n	800403a <HAL_GPIO_Init+0x20a>
 8004036:	2307      	movs	r3, #7
 8004038:	e00e      	b.n	8004058 <HAL_GPIO_Init+0x228>
 800403a:	2308      	movs	r3, #8
 800403c:	e00c      	b.n	8004058 <HAL_GPIO_Init+0x228>
 800403e:	2306      	movs	r3, #6
 8004040:	e00a      	b.n	8004058 <HAL_GPIO_Init+0x228>
 8004042:	2305      	movs	r3, #5
 8004044:	e008      	b.n	8004058 <HAL_GPIO_Init+0x228>
 8004046:	2304      	movs	r3, #4
 8004048:	e006      	b.n	8004058 <HAL_GPIO_Init+0x228>
 800404a:	2303      	movs	r3, #3
 800404c:	e004      	b.n	8004058 <HAL_GPIO_Init+0x228>
 800404e:	2302      	movs	r3, #2
 8004050:	e002      	b.n	8004058 <HAL_GPIO_Init+0x228>
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <HAL_GPIO_Init+0x228>
 8004056:	2300      	movs	r3, #0
 8004058:	69fa      	ldr	r2, [r7, #28]
 800405a:	f002 0203 	and.w	r2, r2, #3
 800405e:	0092      	lsls	r2, r2, #2
 8004060:	4093      	lsls	r3, r2
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	4313      	orrs	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004068:	4935      	ldr	r1, [pc, #212]	@ (8004140 <HAL_GPIO_Init+0x310>)
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	089b      	lsrs	r3, r3, #2
 800406e:	3302      	adds	r3, #2
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004076:	4b3b      	ldr	r3, [pc, #236]	@ (8004164 <HAL_GPIO_Init+0x334>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	43db      	mvns	r3, r3
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	4013      	ands	r3, r2
 8004084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	4313      	orrs	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800409a:	4a32      	ldr	r2, [pc, #200]	@ (8004164 <HAL_GPIO_Init+0x334>)
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040a0:	4b30      	ldr	r3, [pc, #192]	@ (8004164 <HAL_GPIO_Init+0x334>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	43db      	mvns	r3, r3
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	4013      	ands	r3, r2
 80040ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d003      	beq.n	80040c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040c4:	4a27      	ldr	r2, [pc, #156]	@ (8004164 <HAL_GPIO_Init+0x334>)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040ca:	4b26      	ldr	r3, [pc, #152]	@ (8004164 <HAL_GPIO_Init+0x334>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	43db      	mvns	r3, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4013      	ands	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004164 <HAL_GPIO_Init+0x334>)
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004164 <HAL_GPIO_Init+0x334>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	43db      	mvns	r3, r3
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4013      	ands	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	4313      	orrs	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004118:	4a12      	ldr	r2, [pc, #72]	@ (8004164 <HAL_GPIO_Init+0x334>)
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	3301      	adds	r3, #1
 8004122:	61fb      	str	r3, [r7, #28]
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	2b0f      	cmp	r3, #15
 8004128:	f67f ae90 	bls.w	8003e4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	3724      	adds	r7, #36	@ 0x24
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800
 8004140:	40013800 	.word	0x40013800
 8004144:	40020000 	.word	0x40020000
 8004148:	40020400 	.word	0x40020400
 800414c:	40020800 	.word	0x40020800
 8004150:	40020c00 	.word	0x40020c00
 8004154:	40021000 	.word	0x40021000
 8004158:	40021400 	.word	0x40021400
 800415c:	40021800 	.word	0x40021800
 8004160:	40021c00 	.word	0x40021c00
 8004164:	40013c00 	.word	0x40013c00

08004168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	460b      	mov	r3, r1
 8004172:	807b      	strh	r3, [r7, #2]
 8004174:	4613      	mov	r3, r2
 8004176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004178:	787b      	ldrb	r3, [r7, #1]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d003      	beq.n	8004186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800417e:	887a      	ldrh	r2, [r7, #2]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004184:	e003      	b.n	800418e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004186:	887b      	ldrh	r3, [r7, #2]
 8004188:	041a      	lsls	r2, r3, #16
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	619a      	str	r2, [r3, #24]
}
 800418e:	bf00      	nop
 8004190:	370c      	adds	r7, #12
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b086      	sub	sp, #24
 800419e:	af02      	add	r7, sp, #8
 80041a0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d101      	bne.n	80041ac <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e059      	b.n	8004260 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d106      	bne.n	80041cc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f009 f95c 	bl	800d484 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2203      	movs	r2, #3
 80041d0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041da:	d102      	bne.n	80041e2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f005 ff69 	bl	800a0be <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6818      	ldr	r0, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	7c1a      	ldrb	r2, [r3, #16]
 80041f4:	f88d 2000 	strb.w	r2, [sp]
 80041f8:	3304      	adds	r3, #4
 80041fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041fc:	f005 feea 	bl	8009fd4 <USB_CoreInit>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d005      	beq.n	8004212 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e026      	b.n	8004260 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2101      	movs	r1, #1
 8004218:	4618      	mov	r0, r3
 800421a:	f005 ff61 	bl	800a0e0 <USB_SetCurrentMode>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2202      	movs	r2, #2
 8004228:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e017      	b.n	8004260 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6818      	ldr	r0, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	7c1a      	ldrb	r2, [r3, #16]
 8004238:	f88d 2000 	strb.w	r2, [sp]
 800423c:	3304      	adds	r3, #4
 800423e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004240:	f006 f90a 	bl	800a458 <USB_HostInit>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d005      	beq.n	8004256 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2202      	movs	r2, #2
 800424e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e004      	b.n	8004260 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8004268:	b590      	push	{r4, r7, lr}
 800426a:	b08b      	sub	sp, #44	@ 0x2c
 800426c:	af04      	add	r7, sp, #16
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	4608      	mov	r0, r1
 8004272:	4611      	mov	r1, r2
 8004274:	461a      	mov	r2, r3
 8004276:	4603      	mov	r3, r0
 8004278:	70fb      	strb	r3, [r7, #3]
 800427a:	460b      	mov	r3, r1
 800427c:	70bb      	strb	r3, [r7, #2]
 800427e:	4613      	mov	r3, r2
 8004280:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8004282:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004284:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800428c:	2b01      	cmp	r3, #1
 800428e:	d101      	bne.n	8004294 <HAL_HCD_HC_Init+0x2c>
 8004290:	2302      	movs	r3, #2
 8004292:	e09d      	b.n	80043d0 <HAL_HCD_HC_Init+0x168>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800429c:	78fa      	ldrb	r2, [r7, #3]
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	4613      	mov	r3, r2
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	1a9b      	subs	r3, r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	440b      	add	r3, r1
 80042aa:	3319      	adds	r3, #25
 80042ac:	2200      	movs	r2, #0
 80042ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80042b0:	78fa      	ldrb	r2, [r7, #3]
 80042b2:	6879      	ldr	r1, [r7, #4]
 80042b4:	4613      	mov	r3, r2
 80042b6:	011b      	lsls	r3, r3, #4
 80042b8:	1a9b      	subs	r3, r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	440b      	add	r3, r1
 80042be:	3314      	adds	r3, #20
 80042c0:	787a      	ldrb	r2, [r7, #1]
 80042c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80042c4:	78fa      	ldrb	r2, [r7, #3]
 80042c6:	6879      	ldr	r1, [r7, #4]
 80042c8:	4613      	mov	r3, r2
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	1a9b      	subs	r3, r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	440b      	add	r3, r1
 80042d2:	3315      	adds	r3, #21
 80042d4:	78fa      	ldrb	r2, [r7, #3]
 80042d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80042d8:	78fa      	ldrb	r2, [r7, #3]
 80042da:	6879      	ldr	r1, [r7, #4]
 80042dc:	4613      	mov	r3, r2
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	1a9b      	subs	r3, r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	440b      	add	r3, r1
 80042e6:	3326      	adds	r3, #38	@ 0x26
 80042e8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80042ec:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80042ee:	78fa      	ldrb	r2, [r7, #3]
 80042f0:	78bb      	ldrb	r3, [r7, #2]
 80042f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042f6:	b2d8      	uxtb	r0, r3
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	4613      	mov	r3, r2
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	1a9b      	subs	r3, r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	3316      	adds	r3, #22
 8004306:	4602      	mov	r2, r0
 8004308:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800430a:	78fb      	ldrb	r3, [r7, #3]
 800430c:	4619      	mov	r1, r3
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 fba4 	bl	8004a5c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8004314:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004318:	2b00      	cmp	r3, #0
 800431a:	da0a      	bge.n	8004332 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800431c:	78fa      	ldrb	r2, [r7, #3]
 800431e:	6879      	ldr	r1, [r7, #4]
 8004320:	4613      	mov	r3, r2
 8004322:	011b      	lsls	r3, r3, #4
 8004324:	1a9b      	subs	r3, r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	440b      	add	r3, r1
 800432a:	3317      	adds	r3, #23
 800432c:	2201      	movs	r2, #1
 800432e:	701a      	strb	r2, [r3, #0]
 8004330:	e009      	b.n	8004346 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004332:	78fa      	ldrb	r2, [r7, #3]
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	011b      	lsls	r3, r3, #4
 800433a:	1a9b      	subs	r3, r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	440b      	add	r3, r1
 8004340:	3317      	adds	r3, #23
 8004342:	2200      	movs	r2, #0
 8004344:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4618      	mov	r0, r3
 800434c:	f006 f9e8 	bl	800a720 <USB_GetHostSpeed>
 8004350:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8004352:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004356:	2b01      	cmp	r3, #1
 8004358:	d10b      	bne.n	8004372 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800435a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800435e:	2b01      	cmp	r3, #1
 8004360:	d107      	bne.n	8004372 <HAL_HCD_HC_Init+0x10a>
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d104      	bne.n	8004372 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	2bbc      	cmp	r3, #188	@ 0xbc
 800436c:	d901      	bls.n	8004372 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800436e:	23bc      	movs	r3, #188	@ 0xbc
 8004370:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8004372:	78fa      	ldrb	r2, [r7, #3]
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	4613      	mov	r3, r2
 8004378:	011b      	lsls	r3, r3, #4
 800437a:	1a9b      	subs	r3, r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	440b      	add	r3, r1
 8004380:	3318      	adds	r3, #24
 8004382:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004386:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8004388:	78fa      	ldrb	r2, [r7, #3]
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	b298      	uxth	r0, r3
 800438e:	6879      	ldr	r1, [r7, #4]
 8004390:	4613      	mov	r3, r2
 8004392:	011b      	lsls	r3, r3, #4
 8004394:	1a9b      	subs	r3, r3, r2
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	440b      	add	r3, r1
 800439a:	3328      	adds	r3, #40	@ 0x28
 800439c:	4602      	mov	r2, r0
 800439e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6818      	ldr	r0, [r3, #0]
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	787c      	ldrb	r4, [r7, #1]
 80043aa:	78ba      	ldrb	r2, [r7, #2]
 80043ac:	78f9      	ldrb	r1, [r7, #3]
 80043ae:	9302      	str	r3, [sp, #8]
 80043b0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80043b4:	9301      	str	r3, [sp, #4]
 80043b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	4623      	mov	r3, r4
 80043be:	f006 f9d7 	bl	800a770 <USB_HC_Init>
 80043c2:	4603      	mov	r3, r0
 80043c4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80043ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	371c      	adds	r7, #28
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd90      	pop	{r4, r7, pc}

080043d8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	4608      	mov	r0, r1
 80043e2:	4611      	mov	r1, r2
 80043e4:	461a      	mov	r2, r3
 80043e6:	4603      	mov	r3, r0
 80043e8:	70fb      	strb	r3, [r7, #3]
 80043ea:	460b      	mov	r3, r1
 80043ec:	70bb      	strb	r3, [r7, #2]
 80043ee:	4613      	mov	r3, r2
 80043f0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80043f2:	78fa      	ldrb	r2, [r7, #3]
 80043f4:	6879      	ldr	r1, [r7, #4]
 80043f6:	4613      	mov	r3, r2
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	1a9b      	subs	r3, r3, r2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	440b      	add	r3, r1
 8004400:	3317      	adds	r3, #23
 8004402:	78ba      	ldrb	r2, [r7, #2]
 8004404:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004406:	78fa      	ldrb	r2, [r7, #3]
 8004408:	6879      	ldr	r1, [r7, #4]
 800440a:	4613      	mov	r3, r2
 800440c:	011b      	lsls	r3, r3, #4
 800440e:	1a9b      	subs	r3, r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	440b      	add	r3, r1
 8004414:	3326      	adds	r3, #38	@ 0x26
 8004416:	787a      	ldrb	r2, [r7, #1]
 8004418:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800441a:	7c3b      	ldrb	r3, [r7, #16]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d114      	bne.n	800444a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	1a9b      	subs	r3, r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	332a      	adds	r3, #42	@ 0x2a
 8004430:	2203      	movs	r2, #3
 8004432:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004434:	78fa      	ldrb	r2, [r7, #3]
 8004436:	6879      	ldr	r1, [r7, #4]
 8004438:	4613      	mov	r3, r2
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	1a9b      	subs	r3, r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	440b      	add	r3, r1
 8004442:	3319      	adds	r3, #25
 8004444:	7f3a      	ldrb	r2, [r7, #28]
 8004446:	701a      	strb	r2, [r3, #0]
 8004448:	e009      	b.n	800445e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800444a:	78fa      	ldrb	r2, [r7, #3]
 800444c:	6879      	ldr	r1, [r7, #4]
 800444e:	4613      	mov	r3, r2
 8004450:	011b      	lsls	r3, r3, #4
 8004452:	1a9b      	subs	r3, r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	440b      	add	r3, r1
 8004458:	332a      	adds	r3, #42	@ 0x2a
 800445a:	2202      	movs	r2, #2
 800445c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800445e:	787b      	ldrb	r3, [r7, #1]
 8004460:	2b03      	cmp	r3, #3
 8004462:	f200 8102 	bhi.w	800466a <HAL_HCD_HC_SubmitRequest+0x292>
 8004466:	a201      	add	r2, pc, #4	@ (adr r2, 800446c <HAL_HCD_HC_SubmitRequest+0x94>)
 8004468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446c:	0800447d 	.word	0x0800447d
 8004470:	08004655 	.word	0x08004655
 8004474:	08004541 	.word	0x08004541
 8004478:	080045cb 	.word	0x080045cb
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800447c:	7c3b      	ldrb	r3, [r7, #16]
 800447e:	2b01      	cmp	r3, #1
 8004480:	f040 80f5 	bne.w	800466e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8004484:	78bb      	ldrb	r3, [r7, #2]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d12d      	bne.n	80044e6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800448a:	8b3b      	ldrh	r3, [r7, #24]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d109      	bne.n	80044a4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8004490:	78fa      	ldrb	r2, [r7, #3]
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	440b      	add	r3, r1
 800449e:	333d      	adds	r3, #61	@ 0x3d
 80044a0:	2201      	movs	r2, #1
 80044a2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	333d      	adds	r3, #61	@ 0x3d
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10a      	bne.n	80044d0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80044ba:	78fa      	ldrb	r2, [r7, #3]
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	4613      	mov	r3, r2
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	1a9b      	subs	r3, r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	440b      	add	r3, r1
 80044c8:	332a      	adds	r3, #42	@ 0x2a
 80044ca:	2200      	movs	r2, #0
 80044cc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80044ce:	e0ce      	b.n	800466e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80044d0:	78fa      	ldrb	r2, [r7, #3]
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	332a      	adds	r3, #42	@ 0x2a
 80044e0:	2202      	movs	r2, #2
 80044e2:	701a      	strb	r2, [r3, #0]
      break;
 80044e4:	e0c3      	b.n	800466e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80044e6:	78fa      	ldrb	r2, [r7, #3]
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	4613      	mov	r3, r2
 80044ec:	011b      	lsls	r3, r3, #4
 80044ee:	1a9b      	subs	r3, r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	440b      	add	r3, r1
 80044f4:	331a      	adds	r3, #26
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	f040 80b8 	bne.w	800466e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80044fe:	78fa      	ldrb	r2, [r7, #3]
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	4613      	mov	r3, r2
 8004504:	011b      	lsls	r3, r3, #4
 8004506:	1a9b      	subs	r3, r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	333c      	adds	r3, #60	@ 0x3c
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10a      	bne.n	800452a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004514:	78fa      	ldrb	r2, [r7, #3]
 8004516:	6879      	ldr	r1, [r7, #4]
 8004518:	4613      	mov	r3, r2
 800451a:	011b      	lsls	r3, r3, #4
 800451c:	1a9b      	subs	r3, r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	440b      	add	r3, r1
 8004522:	332a      	adds	r3, #42	@ 0x2a
 8004524:	2200      	movs	r2, #0
 8004526:	701a      	strb	r2, [r3, #0]
      break;
 8004528:	e0a1      	b.n	800466e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800452a:	78fa      	ldrb	r2, [r7, #3]
 800452c:	6879      	ldr	r1, [r7, #4]
 800452e:	4613      	mov	r3, r2
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	1a9b      	subs	r3, r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	440b      	add	r3, r1
 8004538:	332a      	adds	r3, #42	@ 0x2a
 800453a:	2202      	movs	r2, #2
 800453c:	701a      	strb	r2, [r3, #0]
      break;
 800453e:	e096      	b.n	800466e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004540:	78bb      	ldrb	r3, [r7, #2]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d120      	bne.n	8004588 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004546:	78fa      	ldrb	r2, [r7, #3]
 8004548:	6879      	ldr	r1, [r7, #4]
 800454a:	4613      	mov	r3, r2
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	1a9b      	subs	r3, r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	440b      	add	r3, r1
 8004554:	333d      	adds	r3, #61	@ 0x3d
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10a      	bne.n	8004572 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800455c:	78fa      	ldrb	r2, [r7, #3]
 800455e:	6879      	ldr	r1, [r7, #4]
 8004560:	4613      	mov	r3, r2
 8004562:	011b      	lsls	r3, r3, #4
 8004564:	1a9b      	subs	r3, r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	440b      	add	r3, r1
 800456a:	332a      	adds	r3, #42	@ 0x2a
 800456c:	2200      	movs	r2, #0
 800456e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004570:	e07e      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004572:	78fa      	ldrb	r2, [r7, #3]
 8004574:	6879      	ldr	r1, [r7, #4]
 8004576:	4613      	mov	r3, r2
 8004578:	011b      	lsls	r3, r3, #4
 800457a:	1a9b      	subs	r3, r3, r2
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	440b      	add	r3, r1
 8004580:	332a      	adds	r3, #42	@ 0x2a
 8004582:	2202      	movs	r2, #2
 8004584:	701a      	strb	r2, [r3, #0]
      break;
 8004586:	e073      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004588:	78fa      	ldrb	r2, [r7, #3]
 800458a:	6879      	ldr	r1, [r7, #4]
 800458c:	4613      	mov	r3, r2
 800458e:	011b      	lsls	r3, r3, #4
 8004590:	1a9b      	subs	r3, r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	440b      	add	r3, r1
 8004596:	333c      	adds	r3, #60	@ 0x3c
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10a      	bne.n	80045b4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800459e:	78fa      	ldrb	r2, [r7, #3]
 80045a0:	6879      	ldr	r1, [r7, #4]
 80045a2:	4613      	mov	r3, r2
 80045a4:	011b      	lsls	r3, r3, #4
 80045a6:	1a9b      	subs	r3, r3, r2
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	440b      	add	r3, r1
 80045ac:	332a      	adds	r3, #42	@ 0x2a
 80045ae:	2200      	movs	r2, #0
 80045b0:	701a      	strb	r2, [r3, #0]
      break;
 80045b2:	e05d      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80045b4:	78fa      	ldrb	r2, [r7, #3]
 80045b6:	6879      	ldr	r1, [r7, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	332a      	adds	r3, #42	@ 0x2a
 80045c4:	2202      	movs	r2, #2
 80045c6:	701a      	strb	r2, [r3, #0]
      break;
 80045c8:	e052      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80045ca:	78bb      	ldrb	r3, [r7, #2]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d120      	bne.n	8004612 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80045d0:	78fa      	ldrb	r2, [r7, #3]
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	4613      	mov	r3, r2
 80045d6:	011b      	lsls	r3, r3, #4
 80045d8:	1a9b      	subs	r3, r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	440b      	add	r3, r1
 80045de:	333d      	adds	r3, #61	@ 0x3d
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10a      	bne.n	80045fc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80045e6:	78fa      	ldrb	r2, [r7, #3]
 80045e8:	6879      	ldr	r1, [r7, #4]
 80045ea:	4613      	mov	r3, r2
 80045ec:	011b      	lsls	r3, r3, #4
 80045ee:	1a9b      	subs	r3, r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	440b      	add	r3, r1
 80045f4:	332a      	adds	r3, #42	@ 0x2a
 80045f6:	2200      	movs	r2, #0
 80045f8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80045fa:	e039      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80045fc:	78fa      	ldrb	r2, [r7, #3]
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	4613      	mov	r3, r2
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	1a9b      	subs	r3, r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	440b      	add	r3, r1
 800460a:	332a      	adds	r3, #42	@ 0x2a
 800460c:	2202      	movs	r2, #2
 800460e:	701a      	strb	r2, [r3, #0]
      break;
 8004610:	e02e      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004612:	78fa      	ldrb	r2, [r7, #3]
 8004614:	6879      	ldr	r1, [r7, #4]
 8004616:	4613      	mov	r3, r2
 8004618:	011b      	lsls	r3, r3, #4
 800461a:	1a9b      	subs	r3, r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	440b      	add	r3, r1
 8004620:	333c      	adds	r3, #60	@ 0x3c
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10a      	bne.n	800463e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004628:	78fa      	ldrb	r2, [r7, #3]
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	4613      	mov	r3, r2
 800462e:	011b      	lsls	r3, r3, #4
 8004630:	1a9b      	subs	r3, r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	332a      	adds	r3, #42	@ 0x2a
 8004638:	2200      	movs	r2, #0
 800463a:	701a      	strb	r2, [r3, #0]
      break;
 800463c:	e018      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800463e:	78fa      	ldrb	r2, [r7, #3]
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	1a9b      	subs	r3, r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	332a      	adds	r3, #42	@ 0x2a
 800464e:	2202      	movs	r2, #2
 8004650:	701a      	strb	r2, [r3, #0]
      break;
 8004652:	e00d      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004654:	78fa      	ldrb	r2, [r7, #3]
 8004656:	6879      	ldr	r1, [r7, #4]
 8004658:	4613      	mov	r3, r2
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	1a9b      	subs	r3, r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	440b      	add	r3, r1
 8004662:	332a      	adds	r3, #42	@ 0x2a
 8004664:	2200      	movs	r2, #0
 8004666:	701a      	strb	r2, [r3, #0]
      break;
 8004668:	e002      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800466a:	bf00      	nop
 800466c:	e000      	b.n	8004670 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800466e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004670:	78fa      	ldrb	r2, [r7, #3]
 8004672:	6879      	ldr	r1, [r7, #4]
 8004674:	4613      	mov	r3, r2
 8004676:	011b      	lsls	r3, r3, #4
 8004678:	1a9b      	subs	r3, r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	440b      	add	r3, r1
 800467e:	332c      	adds	r3, #44	@ 0x2c
 8004680:	697a      	ldr	r2, [r7, #20]
 8004682:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004684:	78fa      	ldrb	r2, [r7, #3]
 8004686:	8b39      	ldrh	r1, [r7, #24]
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	4613      	mov	r3, r2
 800468c:	011b      	lsls	r3, r3, #4
 800468e:	1a9b      	subs	r3, r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4403      	add	r3, r0
 8004694:	3334      	adds	r3, #52	@ 0x34
 8004696:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004698:	78fa      	ldrb	r2, [r7, #3]
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	4613      	mov	r3, r2
 800469e:	011b      	lsls	r3, r3, #4
 80046a0:	1a9b      	subs	r3, r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	334c      	adds	r3, #76	@ 0x4c
 80046a8:	2200      	movs	r2, #0
 80046aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80046ac:	78fa      	ldrb	r2, [r7, #3]
 80046ae:	6879      	ldr	r1, [r7, #4]
 80046b0:	4613      	mov	r3, r2
 80046b2:	011b      	lsls	r3, r3, #4
 80046b4:	1a9b      	subs	r3, r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	440b      	add	r3, r1
 80046ba:	3338      	adds	r3, #56	@ 0x38
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80046c0:	78fa      	ldrb	r2, [r7, #3]
 80046c2:	6879      	ldr	r1, [r7, #4]
 80046c4:	4613      	mov	r3, r2
 80046c6:	011b      	lsls	r3, r3, #4
 80046c8:	1a9b      	subs	r3, r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	440b      	add	r3, r1
 80046ce:	3315      	adds	r3, #21
 80046d0:	78fa      	ldrb	r2, [r7, #3]
 80046d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80046d4:	78fa      	ldrb	r2, [r7, #3]
 80046d6:	6879      	ldr	r1, [r7, #4]
 80046d8:	4613      	mov	r3, r2
 80046da:	011b      	lsls	r3, r3, #4
 80046dc:	1a9b      	subs	r3, r3, r2
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	440b      	add	r3, r1
 80046e2:	334d      	adds	r3, #77	@ 0x4d
 80046e4:	2200      	movs	r2, #0
 80046e6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6818      	ldr	r0, [r3, #0]
 80046ec:	78fa      	ldrb	r2, [r7, #3]
 80046ee:	4613      	mov	r3, r2
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	1a9b      	subs	r3, r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	3310      	adds	r3, #16
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	4413      	add	r3, r2
 80046fc:	1d19      	adds	r1, r3, #4
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	799b      	ldrb	r3, [r3, #6]
 8004702:	461a      	mov	r2, r3
 8004704:	f006 f960 	bl	800a9c8 <USB_HC_StartXfer>
 8004708:	4603      	mov	r3, r0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop

08004714 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4618      	mov	r0, r3
 800472c:	f005 fe4e 	bl	800a3cc <USB_GetMode>
 8004730:	4603      	mov	r3, r0
 8004732:	2b01      	cmp	r3, #1
 8004734:	f040 80fb 	bne.w	800492e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4618      	mov	r0, r3
 800473e:	f005 fe11 	bl	800a364 <USB_ReadInterrupts>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 80f1 	beq.w	800492c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4618      	mov	r0, r3
 8004750:	f005 fe08 	bl	800a364 <USB_ReadInterrupts>
 8004754:	4603      	mov	r3, r0
 8004756:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800475a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800475e:	d104      	bne.n	800476a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004768:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f005 fdf8 	bl	800a364 <USB_ReadInterrupts>
 8004774:	4603      	mov	r3, r0
 8004776:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800477a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800477e:	d104      	bne.n	800478a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004788:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4618      	mov	r0, r3
 8004790:	f005 fde8 	bl	800a364 <USB_ReadInterrupts>
 8004794:	4603      	mov	r3, r0
 8004796:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800479a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800479e:	d104      	bne.n	80047aa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80047a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f005 fdd8 	bl	800a364 <USB_ReadInterrupts>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d103      	bne.n	80047c6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2202      	movs	r2, #2
 80047c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4618      	mov	r0, r3
 80047cc:	f005 fdca 	bl	800a364 <USB_ReadInterrupts>
 80047d0:	4603      	mov	r3, r0
 80047d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047da:	d120      	bne.n	800481e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80047e4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d113      	bne.n	800481e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80047f6:	2110      	movs	r1, #16
 80047f8:	6938      	ldr	r0, [r7, #16]
 80047fa:	f005 fcbd 	bl	800a178 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80047fe:	6938      	ldr	r0, [r7, #16]
 8004800:	f005 fcec 	bl	800a1dc <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	7a5b      	ldrb	r3, [r3, #9]
 8004808:	2b02      	cmp	r3, #2
 800480a:	d105      	bne.n	8004818 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2101      	movs	r1, #1
 8004812:	4618      	mov	r0, r3
 8004814:	f005 fee4 	bl	800a5e0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f008 feb1 	bl	800d580 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f005 fd9e 	bl	800a364 <USB_ReadInterrupts>
 8004828:	4603      	mov	r3, r0
 800482a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800482e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004832:	d102      	bne.n	800483a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f001 fd4d 	bl	80062d4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4618      	mov	r0, r3
 8004840:	f005 fd90 	bl	800a364 <USB_ReadInterrupts>
 8004844:	4603      	mov	r3, r0
 8004846:	f003 0308 	and.w	r3, r3, #8
 800484a:	2b08      	cmp	r3, #8
 800484c:	d106      	bne.n	800485c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f008 fe7a 	bl	800d548 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2208      	movs	r2, #8
 800485a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4618      	mov	r0, r3
 8004862:	f005 fd7f 	bl	800a364 <USB_ReadInterrupts>
 8004866:	4603      	mov	r3, r0
 8004868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004870:	d139      	bne.n	80048e6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4618      	mov	r0, r3
 8004878:	f006 fb20 	bl	800aebc <USB_HC_ReadInterrupt>
 800487c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800487e:	2300      	movs	r3, #0
 8004880:	617b      	str	r3, [r7, #20]
 8004882:	e025      	b.n	80048d0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f003 030f 	and.w	r3, r3, #15
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b00      	cmp	r3, #0
 8004896:	d018      	beq.n	80048ca <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	015a      	lsls	r2, r3, #5
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4413      	add	r3, r2
 80048a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048ae:	d106      	bne.n	80048be <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	4619      	mov	r1, r3
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f905 	bl	8004ac6 <HCD_HC_IN_IRQHandler>
 80048bc:	e005      	b.n	80048ca <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	4619      	mov	r1, r3
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 ff67 	bl	8005798 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	3301      	adds	r3, #1
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	795b      	ldrb	r3, [r3, #5]
 80048d4:	461a      	mov	r2, r3
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	4293      	cmp	r3, r2
 80048da:	d3d3      	bcc.n	8004884 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80048e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f005 fd3a 	bl	800a364 <USB_ReadInterrupts>
 80048f0:	4603      	mov	r3, r0
 80048f2:	f003 0310 	and.w	r3, r3, #16
 80048f6:	2b10      	cmp	r3, #16
 80048f8:	d101      	bne.n	80048fe <HAL_HCD_IRQHandler+0x1ea>
 80048fa:	2301      	movs	r3, #1
 80048fc:	e000      	b.n	8004900 <HAL_HCD_IRQHandler+0x1ec>
 80048fe:	2300      	movs	r3, #0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d014      	beq.n	800492e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699a      	ldr	r2, [r3, #24]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f022 0210 	bic.w	r2, r2, #16
 8004912:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f001 fbfe 	bl	8006116 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	699a      	ldr	r2, [r3, #24]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f042 0210 	orr.w	r2, r2, #16
 8004928:	619a      	str	r2, [r3, #24]
 800492a:	e000      	b.n	800492e <HAL_HCD_IRQHandler+0x21a>
      return;
 800492c:	bf00      	nop
    }
  }
}
 800492e:	3718      	adds	r7, #24
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <HAL_HCD_Start+0x16>
 8004946:	2302      	movs	r3, #2
 8004948:	e013      	b.n	8004972 <HAL_HCD_Start+0x3e>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2101      	movs	r1, #1
 8004958:	4618      	mov	r0, r3
 800495a:	f005 fea8 	bl	800a6ae <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f005 fb9a 	bl	800a09c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3708      	adds	r7, #8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b082      	sub	sp, #8
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004988:	2b01      	cmp	r3, #1
 800498a:	d101      	bne.n	8004990 <HAL_HCD_Stop+0x16>
 800498c:	2302      	movs	r3, #2
 800498e:	e00d      	b.n	80049ac <HAL_HCD_Stop+0x32>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4618      	mov	r0, r3
 800499e:	f006 fbfb 	bl	800b198 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80049aa:	2300      	movs	r3, #0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3708      	adds	r7, #8
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f005 fe4a 	bl	800a65a <USB_ResetPort>
 80049c6:	4603      	mov	r3, r0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80049dc:	78fa      	ldrb	r2, [r7, #3]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	1a9b      	subs	r3, r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	334c      	adds	r3, #76	@ 0x4c
 80049ec:	781b      	ldrb	r3, [r3, #0]
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	370c      	adds	r7, #12
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr

080049fa <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80049fa:	b480      	push	{r7}
 80049fc:	b083      	sub	sp, #12
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
 8004a02:	460b      	mov	r3, r1
 8004a04:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	3338      	adds	r3, #56	@ 0x38
 8004a16:	681b      	ldr	r3, [r3, #0]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f005 fe8c 	bl	800a74e <USB_GetCurrentFrame>
 8004a36:	4603      	mov	r3, r0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3708      	adds	r7, #8
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f005 fe67 	bl	800a720 <USB_GetHostSpeed>
 8004a52:	4603      	mov	r3, r0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3708      	adds	r7, #8
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8004a68:	78fa      	ldrb	r2, [r7, #3]
 8004a6a:	6879      	ldr	r1, [r7, #4]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	1a9b      	subs	r3, r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	331a      	adds	r3, #26
 8004a78:	2200      	movs	r2, #0
 8004a7a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8004a7c:	78fa      	ldrb	r2, [r7, #3]
 8004a7e:	6879      	ldr	r1, [r7, #4]
 8004a80:	4613      	mov	r3, r2
 8004a82:	011b      	lsls	r3, r3, #4
 8004a84:	1a9b      	subs	r3, r3, r2
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	440b      	add	r3, r1
 8004a8a:	331b      	adds	r3, #27
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8004a90:	78fa      	ldrb	r2, [r7, #3]
 8004a92:	6879      	ldr	r1, [r7, #4]
 8004a94:	4613      	mov	r3, r2
 8004a96:	011b      	lsls	r3, r3, #4
 8004a98:	1a9b      	subs	r3, r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	3325      	adds	r3, #37	@ 0x25
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8004aa4:	78fa      	ldrb	r2, [r7, #3]
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	011b      	lsls	r3, r3, #4
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	3324      	adds	r3, #36	@ 0x24
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b086      	sub	sp, #24
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	460b      	mov	r3, r1
 8004ad0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	78fa      	ldrb	r2, [r7, #3]
 8004ae2:	4611      	mov	r1, r2
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f005 fc50 	bl	800a38a <USB_ReadChInterrupts>
 8004aea:	4603      	mov	r3, r0
 8004aec:	f003 0304 	and.w	r3, r3, #4
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	d11a      	bne.n	8004b2a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004af4:	78fb      	ldrb	r3, [r7, #3]
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b00:	461a      	mov	r2, r3
 8004b02:	2304      	movs	r3, #4
 8004b04:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004b06:	78fa      	ldrb	r2, [r7, #3]
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	011b      	lsls	r3, r3, #4
 8004b0e:	1a9b      	subs	r3, r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	440b      	add	r3, r1
 8004b14:	334d      	adds	r3, #77	@ 0x4d
 8004b16:	2207      	movs	r2, #7
 8004b18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	78fa      	ldrb	r2, [r7, #3]
 8004b20:	4611      	mov	r1, r2
 8004b22:	4618      	mov	r0, r3
 8004b24:	f006 f9db 	bl	800aede <USB_HC_Halt>
 8004b28:	e09e      	b.n	8004c68 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	78fa      	ldrb	r2, [r7, #3]
 8004b30:	4611      	mov	r1, r2
 8004b32:	4618      	mov	r0, r3
 8004b34:	f005 fc29 	bl	800a38a <USB_ReadChInterrupts>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b42:	d11b      	bne.n	8004b7c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004b44:	78fb      	ldrb	r3, [r7, #3]
 8004b46:	015a      	lsls	r2, r3, #5
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b50:	461a      	mov	r2, r3
 8004b52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b56:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8004b58:	78fa      	ldrb	r2, [r7, #3]
 8004b5a:	6879      	ldr	r1, [r7, #4]
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	011b      	lsls	r3, r3, #4
 8004b60:	1a9b      	subs	r3, r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	440b      	add	r3, r1
 8004b66:	334d      	adds	r3, #77	@ 0x4d
 8004b68:	2208      	movs	r2, #8
 8004b6a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	78fa      	ldrb	r2, [r7, #3]
 8004b72:	4611      	mov	r1, r2
 8004b74:	4618      	mov	r0, r3
 8004b76:	f006 f9b2 	bl	800aede <USB_HC_Halt>
 8004b7a:	e075      	b.n	8004c68 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	78fa      	ldrb	r2, [r7, #3]
 8004b82:	4611      	mov	r1, r2
 8004b84:	4618      	mov	r0, r3
 8004b86:	f005 fc00 	bl	800a38a <USB_ReadChInterrupts>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	f003 0308 	and.w	r3, r3, #8
 8004b90:	2b08      	cmp	r3, #8
 8004b92:	d11a      	bne.n	8004bca <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004b94:	78fb      	ldrb	r3, [r7, #3]
 8004b96:	015a      	lsls	r2, r3, #5
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	2308      	movs	r3, #8
 8004ba4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004ba6:	78fa      	ldrb	r2, [r7, #3]
 8004ba8:	6879      	ldr	r1, [r7, #4]
 8004baa:	4613      	mov	r3, r2
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	1a9b      	subs	r3, r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	440b      	add	r3, r1
 8004bb4:	334d      	adds	r3, #77	@ 0x4d
 8004bb6:	2206      	movs	r2, #6
 8004bb8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	78fa      	ldrb	r2, [r7, #3]
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f006 f98b 	bl	800aede <USB_HC_Halt>
 8004bc8:	e04e      	b.n	8004c68 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	78fa      	ldrb	r2, [r7, #3]
 8004bd0:	4611      	mov	r1, r2
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f005 fbd9 	bl	800a38a <USB_ReadChInterrupts>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be2:	d11b      	bne.n	8004c1c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004be4:	78fb      	ldrb	r3, [r7, #3]
 8004be6:	015a      	lsls	r2, r3, #5
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	4413      	add	r3, r2
 8004bec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004bf6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004bf8:	78fa      	ldrb	r2, [r7, #3]
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	011b      	lsls	r3, r3, #4
 8004c00:	1a9b      	subs	r3, r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	440b      	add	r3, r1
 8004c06:	334d      	adds	r3, #77	@ 0x4d
 8004c08:	2209      	movs	r2, #9
 8004c0a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	78fa      	ldrb	r2, [r7, #3]
 8004c12:	4611      	mov	r1, r2
 8004c14:	4618      	mov	r0, r3
 8004c16:	f006 f962 	bl	800aede <USB_HC_Halt>
 8004c1a:	e025      	b.n	8004c68 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	78fa      	ldrb	r2, [r7, #3]
 8004c22:	4611      	mov	r1, r2
 8004c24:	4618      	mov	r0, r3
 8004c26:	f005 fbb0 	bl	800a38a <USB_ReadChInterrupts>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c30:	2b80      	cmp	r3, #128	@ 0x80
 8004c32:	d119      	bne.n	8004c68 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004c34:	78fb      	ldrb	r3, [r7, #3]
 8004c36:	015a      	lsls	r2, r3, #5
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	4413      	add	r3, r2
 8004c3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c40:	461a      	mov	r2, r3
 8004c42:	2380      	movs	r3, #128	@ 0x80
 8004c44:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004c46:	78fa      	ldrb	r2, [r7, #3]
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	1a9b      	subs	r3, r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	440b      	add	r3, r1
 8004c54:	334d      	adds	r3, #77	@ 0x4d
 8004c56:	2207      	movs	r2, #7
 8004c58:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	78fa      	ldrb	r2, [r7, #3]
 8004c60:	4611      	mov	r1, r2
 8004c62:	4618      	mov	r0, r3
 8004c64:	f006 f93b 	bl	800aede <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	78fa      	ldrb	r2, [r7, #3]
 8004c6e:	4611      	mov	r1, r2
 8004c70:	4618      	mov	r0, r3
 8004c72:	f005 fb8a 	bl	800a38a <USB_ReadChInterrupts>
 8004c76:	4603      	mov	r3, r0
 8004c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c80:	d112      	bne.n	8004ca8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	78fa      	ldrb	r2, [r7, #3]
 8004c88:	4611      	mov	r1, r2
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f006 f927 	bl	800aede <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	015a      	lsls	r2, r3, #5
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	4413      	add	r3, r2
 8004c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ca2:	6093      	str	r3, [r2, #8]
 8004ca4:	f000 bd75 	b.w	8005792 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	78fa      	ldrb	r2, [r7, #3]
 8004cae:	4611      	mov	r1, r2
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f005 fb6a 	bl	800a38a <USB_ReadChInterrupts>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	f040 8128 	bne.w	8004f12 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004cc2:	78fb      	ldrb	r3, [r7, #3]
 8004cc4:	015a      	lsls	r2, r3, #5
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	4413      	add	r3, r2
 8004cca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cce:	461a      	mov	r2, r3
 8004cd0:	2320      	movs	r3, #32
 8004cd2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004cd4:	78fa      	ldrb	r2, [r7, #3]
 8004cd6:	6879      	ldr	r1, [r7, #4]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	011b      	lsls	r3, r3, #4
 8004cdc:	1a9b      	subs	r3, r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	440b      	add	r3, r1
 8004ce2:	331b      	adds	r3, #27
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d119      	bne.n	8004d1e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004cea:	78fa      	ldrb	r2, [r7, #3]
 8004cec:	6879      	ldr	r1, [r7, #4]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	011b      	lsls	r3, r3, #4
 8004cf2:	1a9b      	subs	r3, r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	440b      	add	r3, r1
 8004cf8:	331b      	adds	r3, #27
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004cfe:	78fb      	ldrb	r3, [r7, #3]
 8004d00:	015a      	lsls	r2, r3, #5
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	4413      	add	r3, r2
 8004d06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	78fa      	ldrb	r2, [r7, #3]
 8004d0e:	0151      	lsls	r1, r2, #5
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	440a      	add	r2, r1
 8004d14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d1c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	799b      	ldrb	r3, [r3, #6]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d01b      	beq.n	8004d5e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004d26:	78fa      	ldrb	r2, [r7, #3]
 8004d28:	6879      	ldr	r1, [r7, #4]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	011b      	lsls	r3, r3, #4
 8004d2e:	1a9b      	subs	r3, r3, r2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	440b      	add	r3, r1
 8004d34:	3330      	adds	r3, #48	@ 0x30
 8004d36:	6819      	ldr	r1, [r3, #0]
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	015a      	lsls	r2, r3, #5
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	4413      	add	r3, r2
 8004d40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d4a:	78fa      	ldrb	r2, [r7, #3]
 8004d4c:	1ac9      	subs	r1, r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	4613      	mov	r3, r2
 8004d52:	011b      	lsls	r3, r3, #4
 8004d54:	1a9b      	subs	r3, r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4403      	add	r3, r0
 8004d5a:	3338      	adds	r3, #56	@ 0x38
 8004d5c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004d5e:	78fa      	ldrb	r2, [r7, #3]
 8004d60:	6879      	ldr	r1, [r7, #4]
 8004d62:	4613      	mov	r3, r2
 8004d64:	011b      	lsls	r3, r3, #4
 8004d66:	1a9b      	subs	r3, r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	440b      	add	r3, r1
 8004d6c:	334d      	adds	r3, #77	@ 0x4d
 8004d6e:	2201      	movs	r2, #1
 8004d70:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004d72:	78fa      	ldrb	r2, [r7, #3]
 8004d74:	6879      	ldr	r1, [r7, #4]
 8004d76:	4613      	mov	r3, r2
 8004d78:	011b      	lsls	r3, r3, #4
 8004d7a:	1a9b      	subs	r3, r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	440b      	add	r3, r1
 8004d80:	3344      	adds	r3, #68	@ 0x44
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004d86:	78fb      	ldrb	r3, [r7, #3]
 8004d88:	015a      	lsls	r2, r3, #5
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d92:	461a      	mov	r2, r3
 8004d94:	2301      	movs	r3, #1
 8004d96:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d98:	78fa      	ldrb	r2, [r7, #3]
 8004d9a:	6879      	ldr	r1, [r7, #4]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	011b      	lsls	r3, r3, #4
 8004da0:	1a9b      	subs	r3, r3, r2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	440b      	add	r3, r1
 8004da6:	3326      	adds	r3, #38	@ 0x26
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00a      	beq.n	8004dc4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004dae:	78fa      	ldrb	r2, [r7, #3]
 8004db0:	6879      	ldr	r1, [r7, #4]
 8004db2:	4613      	mov	r3, r2
 8004db4:	011b      	lsls	r3, r3, #4
 8004db6:	1a9b      	subs	r3, r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	440b      	add	r3, r1
 8004dbc:	3326      	adds	r3, #38	@ 0x26
 8004dbe:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d110      	bne.n	8004de6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	78fa      	ldrb	r2, [r7, #3]
 8004dca:	4611      	mov	r1, r2
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f006 f886 	bl	800aede <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004dd2:	78fb      	ldrb	r3, [r7, #3]
 8004dd4:	015a      	lsls	r2, r3, #5
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	4413      	add	r3, r2
 8004dda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dde:	461a      	mov	r2, r3
 8004de0:	2310      	movs	r3, #16
 8004de2:	6093      	str	r3, [r2, #8]
 8004de4:	e03d      	b.n	8004e62 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004de6:	78fa      	ldrb	r2, [r7, #3]
 8004de8:	6879      	ldr	r1, [r7, #4]
 8004dea:	4613      	mov	r3, r2
 8004dec:	011b      	lsls	r3, r3, #4
 8004dee:	1a9b      	subs	r3, r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	440b      	add	r3, r1
 8004df4:	3326      	adds	r3, #38	@ 0x26
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	2b03      	cmp	r3, #3
 8004dfa:	d00a      	beq.n	8004e12 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004dfc:	78fa      	ldrb	r2, [r7, #3]
 8004dfe:	6879      	ldr	r1, [r7, #4]
 8004e00:	4613      	mov	r3, r2
 8004e02:	011b      	lsls	r3, r3, #4
 8004e04:	1a9b      	subs	r3, r3, r2
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	440b      	add	r3, r1
 8004e0a:	3326      	adds	r3, #38	@ 0x26
 8004e0c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d127      	bne.n	8004e62 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004e12:	78fb      	ldrb	r3, [r7, #3]
 8004e14:	015a      	lsls	r2, r3, #5
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	4413      	add	r3, r2
 8004e1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	78fa      	ldrb	r2, [r7, #3]
 8004e22:	0151      	lsls	r1, r2, #5
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	440a      	add	r2, r1
 8004e28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e2c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004e30:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004e32:	78fa      	ldrb	r2, [r7, #3]
 8004e34:	6879      	ldr	r1, [r7, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	011b      	lsls	r3, r3, #4
 8004e3a:	1a9b      	subs	r3, r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	440b      	add	r3, r1
 8004e40:	334c      	adds	r3, #76	@ 0x4c
 8004e42:	2201      	movs	r2, #1
 8004e44:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004e46:	78fa      	ldrb	r2, [r7, #3]
 8004e48:	6879      	ldr	r1, [r7, #4]
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	1a9b      	subs	r3, r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	440b      	add	r3, r1
 8004e54:	334c      	adds	r3, #76	@ 0x4c
 8004e56:	781a      	ldrb	r2, [r3, #0]
 8004e58:	78fb      	ldrb	r3, [r7, #3]
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f008 fb9d 	bl	800d59c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	799b      	ldrb	r3, [r3, #6]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d13b      	bne.n	8004ee2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004e6a:	78fa      	ldrb	r2, [r7, #3]
 8004e6c:	6879      	ldr	r1, [r7, #4]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	011b      	lsls	r3, r3, #4
 8004e72:	1a9b      	subs	r3, r3, r2
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	440b      	add	r3, r1
 8004e78:	3338      	adds	r3, #56	@ 0x38
 8004e7a:	6819      	ldr	r1, [r3, #0]
 8004e7c:	78fa      	ldrb	r2, [r7, #3]
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	4613      	mov	r3, r2
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	1a9b      	subs	r3, r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	4403      	add	r3, r0
 8004e8a:	3328      	adds	r3, #40	@ 0x28
 8004e8c:	881b      	ldrh	r3, [r3, #0]
 8004e8e:	440b      	add	r3, r1
 8004e90:	1e59      	subs	r1, r3, #1
 8004e92:	78fa      	ldrb	r2, [r7, #3]
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	4613      	mov	r3, r2
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	1a9b      	subs	r3, r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	4403      	add	r3, r0
 8004ea0:	3328      	adds	r3, #40	@ 0x28
 8004ea2:	881b      	ldrh	r3, [r3, #0]
 8004ea4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 8470 	beq.w	8005792 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004eb2:	78fa      	ldrb	r2, [r7, #3]
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	1a9b      	subs	r3, r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	333c      	adds	r3, #60	@ 0x3c
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	78fa      	ldrb	r2, [r7, #3]
 8004ec6:	f083 0301 	eor.w	r3, r3, #1
 8004eca:	b2d8      	uxtb	r0, r3
 8004ecc:	6879      	ldr	r1, [r7, #4]
 8004ece:	4613      	mov	r3, r2
 8004ed0:	011b      	lsls	r3, r3, #4
 8004ed2:	1a9b      	subs	r3, r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	440b      	add	r3, r1
 8004ed8:	333c      	adds	r3, #60	@ 0x3c
 8004eda:	4602      	mov	r2, r0
 8004edc:	701a      	strb	r2, [r3, #0]
 8004ede:	f000 bc58 	b.w	8005792 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004ee2:	78fa      	ldrb	r2, [r7, #3]
 8004ee4:	6879      	ldr	r1, [r7, #4]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	1a9b      	subs	r3, r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	440b      	add	r3, r1
 8004ef0:	333c      	adds	r3, #60	@ 0x3c
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	78fa      	ldrb	r2, [r7, #3]
 8004ef6:	f083 0301 	eor.w	r3, r3, #1
 8004efa:	b2d8      	uxtb	r0, r3
 8004efc:	6879      	ldr	r1, [r7, #4]
 8004efe:	4613      	mov	r3, r2
 8004f00:	011b      	lsls	r3, r3, #4
 8004f02:	1a9b      	subs	r3, r3, r2
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	440b      	add	r3, r1
 8004f08:	333c      	adds	r3, #60	@ 0x3c
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	701a      	strb	r2, [r3, #0]
 8004f0e:	f000 bc40 	b.w	8005792 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	78fa      	ldrb	r2, [r7, #3]
 8004f18:	4611      	mov	r1, r2
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f005 fa35 	bl	800a38a <USB_ReadChInterrupts>
 8004f20:	4603      	mov	r3, r0
 8004f22:	f003 0320 	and.w	r3, r3, #32
 8004f26:	2b20      	cmp	r3, #32
 8004f28:	d131      	bne.n	8004f8e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	015a      	lsls	r2, r3, #5
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	4413      	add	r3, r2
 8004f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f36:	461a      	mov	r2, r3
 8004f38:	2320      	movs	r3, #32
 8004f3a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004f3c:	78fa      	ldrb	r2, [r7, #3]
 8004f3e:	6879      	ldr	r1, [r7, #4]
 8004f40:	4613      	mov	r3, r2
 8004f42:	011b      	lsls	r3, r3, #4
 8004f44:	1a9b      	subs	r3, r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	331a      	adds	r3, #26
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	f040 841f 	bne.w	8005792 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004f54:	78fa      	ldrb	r2, [r7, #3]
 8004f56:	6879      	ldr	r1, [r7, #4]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	011b      	lsls	r3, r3, #4
 8004f5c:	1a9b      	subs	r3, r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	440b      	add	r3, r1
 8004f62:	331b      	adds	r3, #27
 8004f64:	2201      	movs	r2, #1
 8004f66:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004f68:	78fa      	ldrb	r2, [r7, #3]
 8004f6a:	6879      	ldr	r1, [r7, #4]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	011b      	lsls	r3, r3, #4
 8004f70:	1a9b      	subs	r3, r3, r2
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	440b      	add	r3, r1
 8004f76:	334d      	adds	r3, #77	@ 0x4d
 8004f78:	2203      	movs	r2, #3
 8004f7a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	78fa      	ldrb	r2, [r7, #3]
 8004f82:	4611      	mov	r1, r2
 8004f84:	4618      	mov	r0, r3
 8004f86:	f005 ffaa 	bl	800aede <USB_HC_Halt>
 8004f8a:	f000 bc02 	b.w	8005792 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	78fa      	ldrb	r2, [r7, #3]
 8004f94:	4611      	mov	r1, r2
 8004f96:	4618      	mov	r0, r3
 8004f98:	f005 f9f7 	bl	800a38a <USB_ReadChInterrupts>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	f040 8305 	bne.w	80055b2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004fa8:	78fb      	ldrb	r3, [r7, #3]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	2302      	movs	r3, #2
 8004fb8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004fba:	78fa      	ldrb	r2, [r7, #3]
 8004fbc:	6879      	ldr	r1, [r7, #4]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	1a9b      	subs	r3, r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	440b      	add	r3, r1
 8004fc8:	334d      	adds	r3, #77	@ 0x4d
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d114      	bne.n	8004ffa <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004fd0:	78fa      	ldrb	r2, [r7, #3]
 8004fd2:	6879      	ldr	r1, [r7, #4]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	011b      	lsls	r3, r3, #4
 8004fd8:	1a9b      	subs	r3, r3, r2
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	440b      	add	r3, r1
 8004fde:	334d      	adds	r3, #77	@ 0x4d
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004fe4:	78fa      	ldrb	r2, [r7, #3]
 8004fe6:	6879      	ldr	r1, [r7, #4]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	011b      	lsls	r3, r3, #4
 8004fec:	1a9b      	subs	r3, r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	334c      	adds	r3, #76	@ 0x4c
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	701a      	strb	r2, [r3, #0]
 8004ff8:	e2cc      	b.n	8005594 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004ffa:	78fa      	ldrb	r2, [r7, #3]
 8004ffc:	6879      	ldr	r1, [r7, #4]
 8004ffe:	4613      	mov	r3, r2
 8005000:	011b      	lsls	r3, r3, #4
 8005002:	1a9b      	subs	r3, r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	440b      	add	r3, r1
 8005008:	334d      	adds	r3, #77	@ 0x4d
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	2b06      	cmp	r3, #6
 800500e:	d114      	bne.n	800503a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005010:	78fa      	ldrb	r2, [r7, #3]
 8005012:	6879      	ldr	r1, [r7, #4]
 8005014:	4613      	mov	r3, r2
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	1a9b      	subs	r3, r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	334d      	adds	r3, #77	@ 0x4d
 8005020:	2202      	movs	r2, #2
 8005022:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8005024:	78fa      	ldrb	r2, [r7, #3]
 8005026:	6879      	ldr	r1, [r7, #4]
 8005028:	4613      	mov	r3, r2
 800502a:	011b      	lsls	r3, r3, #4
 800502c:	1a9b      	subs	r3, r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	440b      	add	r3, r1
 8005032:	334c      	adds	r3, #76	@ 0x4c
 8005034:	2205      	movs	r2, #5
 8005036:	701a      	strb	r2, [r3, #0]
 8005038:	e2ac      	b.n	8005594 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800503a:	78fa      	ldrb	r2, [r7, #3]
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	4613      	mov	r3, r2
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	1a9b      	subs	r3, r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	440b      	add	r3, r1
 8005048:	334d      	adds	r3, #77	@ 0x4d
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	2b07      	cmp	r3, #7
 800504e:	d00b      	beq.n	8005068 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005050:	78fa      	ldrb	r2, [r7, #3]
 8005052:	6879      	ldr	r1, [r7, #4]
 8005054:	4613      	mov	r3, r2
 8005056:	011b      	lsls	r3, r3, #4
 8005058:	1a9b      	subs	r3, r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	440b      	add	r3, r1
 800505e:	334d      	adds	r3, #77	@ 0x4d
 8005060:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005062:	2b09      	cmp	r3, #9
 8005064:	f040 80a6 	bne.w	80051b4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005068:	78fa      	ldrb	r2, [r7, #3]
 800506a:	6879      	ldr	r1, [r7, #4]
 800506c:	4613      	mov	r3, r2
 800506e:	011b      	lsls	r3, r3, #4
 8005070:	1a9b      	subs	r3, r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	440b      	add	r3, r1
 8005076:	334d      	adds	r3, #77	@ 0x4d
 8005078:	2202      	movs	r2, #2
 800507a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800507c:	78fa      	ldrb	r2, [r7, #3]
 800507e:	6879      	ldr	r1, [r7, #4]
 8005080:	4613      	mov	r3, r2
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	1a9b      	subs	r3, r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	440b      	add	r3, r1
 800508a:	3344      	adds	r3, #68	@ 0x44
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	1c59      	adds	r1, r3, #1
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	4613      	mov	r3, r2
 8005094:	011b      	lsls	r3, r3, #4
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4403      	add	r3, r0
 800509c:	3344      	adds	r3, #68	@ 0x44
 800509e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80050a0:	78fa      	ldrb	r2, [r7, #3]
 80050a2:	6879      	ldr	r1, [r7, #4]
 80050a4:	4613      	mov	r3, r2
 80050a6:	011b      	lsls	r3, r3, #4
 80050a8:	1a9b      	subs	r3, r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	440b      	add	r3, r1
 80050ae:	3344      	adds	r3, #68	@ 0x44
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d943      	bls.n	800513e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80050b6:	78fa      	ldrb	r2, [r7, #3]
 80050b8:	6879      	ldr	r1, [r7, #4]
 80050ba:	4613      	mov	r3, r2
 80050bc:	011b      	lsls	r3, r3, #4
 80050be:	1a9b      	subs	r3, r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	440b      	add	r3, r1
 80050c4:	3344      	adds	r3, #68	@ 0x44
 80050c6:	2200      	movs	r2, #0
 80050c8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80050ca:	78fa      	ldrb	r2, [r7, #3]
 80050cc:	6879      	ldr	r1, [r7, #4]
 80050ce:	4613      	mov	r3, r2
 80050d0:	011b      	lsls	r3, r3, #4
 80050d2:	1a9b      	subs	r3, r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	440b      	add	r3, r1
 80050d8:	331a      	adds	r3, #26
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d123      	bne.n	8005128 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80050e0:	78fa      	ldrb	r2, [r7, #3]
 80050e2:	6879      	ldr	r1, [r7, #4]
 80050e4:	4613      	mov	r3, r2
 80050e6:	011b      	lsls	r3, r3, #4
 80050e8:	1a9b      	subs	r3, r3, r2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	440b      	add	r3, r1
 80050ee:	331b      	adds	r3, #27
 80050f0:	2200      	movs	r2, #0
 80050f2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80050f4:	78fa      	ldrb	r2, [r7, #3]
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	4613      	mov	r3, r2
 80050fa:	011b      	lsls	r3, r3, #4
 80050fc:	1a9b      	subs	r3, r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	440b      	add	r3, r1
 8005102:	331c      	adds	r3, #28
 8005104:	2200      	movs	r2, #0
 8005106:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005108:	78fb      	ldrb	r3, [r7, #3]
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	4413      	add	r3, r2
 8005110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	78fa      	ldrb	r2, [r7, #3]
 8005118:	0151      	lsls	r1, r2, #5
 800511a:	693a      	ldr	r2, [r7, #16]
 800511c:	440a      	add	r2, r1
 800511e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005126:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005128:	78fa      	ldrb	r2, [r7, #3]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	4613      	mov	r3, r2
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	440b      	add	r3, r1
 8005136:	334c      	adds	r3, #76	@ 0x4c
 8005138:	2204      	movs	r2, #4
 800513a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800513c:	e229      	b.n	8005592 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800513e:	78fa      	ldrb	r2, [r7, #3]
 8005140:	6879      	ldr	r1, [r7, #4]
 8005142:	4613      	mov	r3, r2
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	1a9b      	subs	r3, r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	440b      	add	r3, r1
 800514c:	334c      	adds	r3, #76	@ 0x4c
 800514e:	2202      	movs	r2, #2
 8005150:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005152:	78fa      	ldrb	r2, [r7, #3]
 8005154:	6879      	ldr	r1, [r7, #4]
 8005156:	4613      	mov	r3, r2
 8005158:	011b      	lsls	r3, r3, #4
 800515a:	1a9b      	subs	r3, r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	440b      	add	r3, r1
 8005160:	3326      	adds	r3, #38	@ 0x26
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00b      	beq.n	8005180 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005168:	78fa      	ldrb	r2, [r7, #3]
 800516a:	6879      	ldr	r1, [r7, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	1a9b      	subs	r3, r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	440b      	add	r3, r1
 8005176:	3326      	adds	r3, #38	@ 0x26
 8005178:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800517a:	2b02      	cmp	r3, #2
 800517c:	f040 8209 	bne.w	8005592 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005180:	78fb      	ldrb	r3, [r7, #3]
 8005182:	015a      	lsls	r2, r3, #5
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	4413      	add	r3, r2
 8005188:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005196:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800519e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80051a0:	78fb      	ldrb	r3, [r7, #3]
 80051a2:	015a      	lsls	r2, r3, #5
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	4413      	add	r3, r2
 80051a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051ac:	461a      	mov	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80051b2:	e1ee      	b.n	8005592 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80051b4:	78fa      	ldrb	r2, [r7, #3]
 80051b6:	6879      	ldr	r1, [r7, #4]
 80051b8:	4613      	mov	r3, r2
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	1a9b      	subs	r3, r3, r2
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	440b      	add	r3, r1
 80051c2:	334d      	adds	r3, #77	@ 0x4d
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	2b05      	cmp	r3, #5
 80051c8:	f040 80c8 	bne.w	800535c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80051cc:	78fa      	ldrb	r2, [r7, #3]
 80051ce:	6879      	ldr	r1, [r7, #4]
 80051d0:	4613      	mov	r3, r2
 80051d2:	011b      	lsls	r3, r3, #4
 80051d4:	1a9b      	subs	r3, r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	440b      	add	r3, r1
 80051da:	334d      	adds	r3, #77	@ 0x4d
 80051dc:	2202      	movs	r2, #2
 80051de:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80051e0:	78fa      	ldrb	r2, [r7, #3]
 80051e2:	6879      	ldr	r1, [r7, #4]
 80051e4:	4613      	mov	r3, r2
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	1a9b      	subs	r3, r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	440b      	add	r3, r1
 80051ee:	331b      	adds	r3, #27
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	f040 81ce 	bne.w	8005594 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80051f8:	78fa      	ldrb	r2, [r7, #3]
 80051fa:	6879      	ldr	r1, [r7, #4]
 80051fc:	4613      	mov	r3, r2
 80051fe:	011b      	lsls	r3, r3, #4
 8005200:	1a9b      	subs	r3, r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	440b      	add	r3, r1
 8005206:	3326      	adds	r3, #38	@ 0x26
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	2b03      	cmp	r3, #3
 800520c:	d16b      	bne.n	80052e6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800520e:	78fa      	ldrb	r2, [r7, #3]
 8005210:	6879      	ldr	r1, [r7, #4]
 8005212:	4613      	mov	r3, r2
 8005214:	011b      	lsls	r3, r3, #4
 8005216:	1a9b      	subs	r3, r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	440b      	add	r3, r1
 800521c:	3348      	adds	r3, #72	@ 0x48
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	1c59      	adds	r1, r3, #1
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	4613      	mov	r3, r2
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	4403      	add	r3, r0
 800522e:	3348      	adds	r3, #72	@ 0x48
 8005230:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8005232:	78fa      	ldrb	r2, [r7, #3]
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	4613      	mov	r3, r2
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	1a9b      	subs	r3, r3, r2
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	440b      	add	r3, r1
 8005240:	3348      	adds	r3, #72	@ 0x48
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2b02      	cmp	r3, #2
 8005246:	d943      	bls.n	80052d0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8005248:	78fa      	ldrb	r2, [r7, #3]
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	4613      	mov	r3, r2
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	1a9b      	subs	r3, r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	440b      	add	r3, r1
 8005256:	3348      	adds	r3, #72	@ 0x48
 8005258:	2200      	movs	r2, #0
 800525a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800525c:	78fa      	ldrb	r2, [r7, #3]
 800525e:	6879      	ldr	r1, [r7, #4]
 8005260:	4613      	mov	r3, r2
 8005262:	011b      	lsls	r3, r3, #4
 8005264:	1a9b      	subs	r3, r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	440b      	add	r3, r1
 800526a:	331b      	adds	r3, #27
 800526c:	2200      	movs	r2, #0
 800526e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8005270:	78fa      	ldrb	r2, [r7, #3]
 8005272:	6879      	ldr	r1, [r7, #4]
 8005274:	4613      	mov	r3, r2
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	1a9b      	subs	r3, r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	440b      	add	r3, r1
 800527e:	3344      	adds	r3, #68	@ 0x44
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2b02      	cmp	r3, #2
 8005284:	d809      	bhi.n	800529a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8005286:	78fa      	ldrb	r2, [r7, #3]
 8005288:	6879      	ldr	r1, [r7, #4]
 800528a:	4613      	mov	r3, r2
 800528c:	011b      	lsls	r3, r3, #4
 800528e:	1a9b      	subs	r3, r3, r2
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	440b      	add	r3, r1
 8005294:	331c      	adds	r3, #28
 8005296:	2201      	movs	r2, #1
 8005298:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800529a:	78fb      	ldrb	r3, [r7, #3]
 800529c:	015a      	lsls	r2, r3, #5
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	4413      	add	r3, r2
 80052a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	78fa      	ldrb	r2, [r7, #3]
 80052aa:	0151      	lsls	r1, r2, #5
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	440a      	add	r2, r1
 80052b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80052b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052b8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80052ba:	78fa      	ldrb	r2, [r7, #3]
 80052bc:	6879      	ldr	r1, [r7, #4]
 80052be:	4613      	mov	r3, r2
 80052c0:	011b      	lsls	r3, r3, #4
 80052c2:	1a9b      	subs	r3, r3, r2
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	440b      	add	r3, r1
 80052c8:	334c      	adds	r3, #76	@ 0x4c
 80052ca:	2204      	movs	r2, #4
 80052cc:	701a      	strb	r2, [r3, #0]
 80052ce:	e014      	b.n	80052fa <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80052d0:	78fa      	ldrb	r2, [r7, #3]
 80052d2:	6879      	ldr	r1, [r7, #4]
 80052d4:	4613      	mov	r3, r2
 80052d6:	011b      	lsls	r3, r3, #4
 80052d8:	1a9b      	subs	r3, r3, r2
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	440b      	add	r3, r1
 80052de:	334c      	adds	r3, #76	@ 0x4c
 80052e0:	2202      	movs	r2, #2
 80052e2:	701a      	strb	r2, [r3, #0]
 80052e4:	e009      	b.n	80052fa <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80052e6:	78fa      	ldrb	r2, [r7, #3]
 80052e8:	6879      	ldr	r1, [r7, #4]
 80052ea:	4613      	mov	r3, r2
 80052ec:	011b      	lsls	r3, r3, #4
 80052ee:	1a9b      	subs	r3, r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	440b      	add	r3, r1
 80052f4:	334c      	adds	r3, #76	@ 0x4c
 80052f6:	2202      	movs	r2, #2
 80052f8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80052fa:	78fa      	ldrb	r2, [r7, #3]
 80052fc:	6879      	ldr	r1, [r7, #4]
 80052fe:	4613      	mov	r3, r2
 8005300:	011b      	lsls	r3, r3, #4
 8005302:	1a9b      	subs	r3, r3, r2
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	440b      	add	r3, r1
 8005308:	3326      	adds	r3, #38	@ 0x26
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00b      	beq.n	8005328 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005310:	78fa      	ldrb	r2, [r7, #3]
 8005312:	6879      	ldr	r1, [r7, #4]
 8005314:	4613      	mov	r3, r2
 8005316:	011b      	lsls	r3, r3, #4
 8005318:	1a9b      	subs	r3, r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	440b      	add	r3, r1
 800531e:	3326      	adds	r3, #38	@ 0x26
 8005320:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005322:	2b02      	cmp	r3, #2
 8005324:	f040 8136 	bne.w	8005594 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005328:	78fb      	ldrb	r3, [r7, #3]
 800532a:	015a      	lsls	r2, r3, #5
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	4413      	add	r3, r2
 8005330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800533e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005346:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005348:	78fb      	ldrb	r3, [r7, #3]
 800534a:	015a      	lsls	r2, r3, #5
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	4413      	add	r3, r2
 8005350:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005354:	461a      	mov	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6013      	str	r3, [r2, #0]
 800535a:	e11b      	b.n	8005594 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800535c:	78fa      	ldrb	r2, [r7, #3]
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	4613      	mov	r3, r2
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	1a9b      	subs	r3, r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	440b      	add	r3, r1
 800536a:	334d      	adds	r3, #77	@ 0x4d
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	2b03      	cmp	r3, #3
 8005370:	f040 8081 	bne.w	8005476 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005374:	78fa      	ldrb	r2, [r7, #3]
 8005376:	6879      	ldr	r1, [r7, #4]
 8005378:	4613      	mov	r3, r2
 800537a:	011b      	lsls	r3, r3, #4
 800537c:	1a9b      	subs	r3, r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	334d      	adds	r3, #77	@ 0x4d
 8005384:	2202      	movs	r2, #2
 8005386:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005388:	78fa      	ldrb	r2, [r7, #3]
 800538a:	6879      	ldr	r1, [r7, #4]
 800538c:	4613      	mov	r3, r2
 800538e:	011b      	lsls	r3, r3, #4
 8005390:	1a9b      	subs	r3, r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	440b      	add	r3, r1
 8005396:	331b      	adds	r3, #27
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	2b01      	cmp	r3, #1
 800539c:	f040 80fa 	bne.w	8005594 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80053a0:	78fa      	ldrb	r2, [r7, #3]
 80053a2:	6879      	ldr	r1, [r7, #4]
 80053a4:	4613      	mov	r3, r2
 80053a6:	011b      	lsls	r3, r3, #4
 80053a8:	1a9b      	subs	r3, r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	440b      	add	r3, r1
 80053ae:	334c      	adds	r3, #76	@ 0x4c
 80053b0:	2202      	movs	r2, #2
 80053b2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80053b4:	78fb      	ldrb	r3, [r7, #3]
 80053b6:	015a      	lsls	r2, r3, #5
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	4413      	add	r3, r2
 80053bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	78fa      	ldrb	r2, [r7, #3]
 80053c4:	0151      	lsls	r1, r2, #5
 80053c6:	693a      	ldr	r2, [r7, #16]
 80053c8:	440a      	add	r2, r1
 80053ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053d2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80053d4:	78fb      	ldrb	r3, [r7, #3]
 80053d6:	015a      	lsls	r2, r3, #5
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	4413      	add	r3, r2
 80053dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	78fa      	ldrb	r2, [r7, #3]
 80053e4:	0151      	lsls	r1, r2, #5
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	440a      	add	r2, r1
 80053ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053f2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80053f4:	78fb      	ldrb	r3, [r7, #3]
 80053f6:	015a      	lsls	r2, r3, #5
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	4413      	add	r3, r2
 80053fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	0151      	lsls	r1, r2, #5
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	440a      	add	r2, r1
 800540a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800540e:	f023 0320 	bic.w	r3, r3, #32
 8005412:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005414:	78fa      	ldrb	r2, [r7, #3]
 8005416:	6879      	ldr	r1, [r7, #4]
 8005418:	4613      	mov	r3, r2
 800541a:	011b      	lsls	r3, r3, #4
 800541c:	1a9b      	subs	r3, r3, r2
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	440b      	add	r3, r1
 8005422:	3326      	adds	r3, #38	@ 0x26
 8005424:	781b      	ldrb	r3, [r3, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00b      	beq.n	8005442 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800542a:	78fa      	ldrb	r2, [r7, #3]
 800542c:	6879      	ldr	r1, [r7, #4]
 800542e:	4613      	mov	r3, r2
 8005430:	011b      	lsls	r3, r3, #4
 8005432:	1a9b      	subs	r3, r3, r2
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	440b      	add	r3, r1
 8005438:	3326      	adds	r3, #38	@ 0x26
 800543a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800543c:	2b02      	cmp	r3, #2
 800543e:	f040 80a9 	bne.w	8005594 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005442:	78fb      	ldrb	r3, [r7, #3]
 8005444:	015a      	lsls	r2, r3, #5
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	4413      	add	r3, r2
 800544a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005458:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005460:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005462:	78fb      	ldrb	r3, [r7, #3]
 8005464:	015a      	lsls	r2, r3, #5
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	4413      	add	r3, r2
 800546a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800546e:	461a      	mov	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6013      	str	r3, [r2, #0]
 8005474:	e08e      	b.n	8005594 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005476:	78fa      	ldrb	r2, [r7, #3]
 8005478:	6879      	ldr	r1, [r7, #4]
 800547a:	4613      	mov	r3, r2
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	1a9b      	subs	r3, r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	440b      	add	r3, r1
 8005484:	334d      	adds	r3, #77	@ 0x4d
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	2b04      	cmp	r3, #4
 800548a:	d143      	bne.n	8005514 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800548c:	78fa      	ldrb	r2, [r7, #3]
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	4613      	mov	r3, r2
 8005492:	011b      	lsls	r3, r3, #4
 8005494:	1a9b      	subs	r3, r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	440b      	add	r3, r1
 800549a:	334d      	adds	r3, #77	@ 0x4d
 800549c:	2202      	movs	r2, #2
 800549e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80054a0:	78fa      	ldrb	r2, [r7, #3]
 80054a2:	6879      	ldr	r1, [r7, #4]
 80054a4:	4613      	mov	r3, r2
 80054a6:	011b      	lsls	r3, r3, #4
 80054a8:	1a9b      	subs	r3, r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	440b      	add	r3, r1
 80054ae:	334c      	adds	r3, #76	@ 0x4c
 80054b0:	2202      	movs	r2, #2
 80054b2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80054b4:	78fa      	ldrb	r2, [r7, #3]
 80054b6:	6879      	ldr	r1, [r7, #4]
 80054b8:	4613      	mov	r3, r2
 80054ba:	011b      	lsls	r3, r3, #4
 80054bc:	1a9b      	subs	r3, r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	3326      	adds	r3, #38	@ 0x26
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00a      	beq.n	80054e0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80054ca:	78fa      	ldrb	r2, [r7, #3]
 80054cc:	6879      	ldr	r1, [r7, #4]
 80054ce:	4613      	mov	r3, r2
 80054d0:	011b      	lsls	r3, r3, #4
 80054d2:	1a9b      	subs	r3, r3, r2
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	440b      	add	r3, r1
 80054d8:	3326      	adds	r3, #38	@ 0x26
 80054da:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d159      	bne.n	8005594 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	015a      	lsls	r2, r3, #5
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	4413      	add	r3, r2
 80054e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80054f6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80054fe:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	015a      	lsls	r2, r3, #5
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	4413      	add	r3, r2
 8005508:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800550c:	461a      	mov	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6013      	str	r3, [r2, #0]
 8005512:	e03f      	b.n	8005594 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8005514:	78fa      	ldrb	r2, [r7, #3]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	1a9b      	subs	r3, r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	440b      	add	r3, r1
 8005522:	334d      	adds	r3, #77	@ 0x4d
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	2b08      	cmp	r3, #8
 8005528:	d126      	bne.n	8005578 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800552a:	78fa      	ldrb	r2, [r7, #3]
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	4613      	mov	r3, r2
 8005530:	011b      	lsls	r3, r3, #4
 8005532:	1a9b      	subs	r3, r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	440b      	add	r3, r1
 8005538:	334d      	adds	r3, #77	@ 0x4d
 800553a:	2202      	movs	r2, #2
 800553c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800553e:	78fa      	ldrb	r2, [r7, #3]
 8005540:	6879      	ldr	r1, [r7, #4]
 8005542:	4613      	mov	r3, r2
 8005544:	011b      	lsls	r3, r3, #4
 8005546:	1a9b      	subs	r3, r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	440b      	add	r3, r1
 800554c:	3344      	adds	r3, #68	@ 0x44
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	1c59      	adds	r1, r3, #1
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	4613      	mov	r3, r2
 8005556:	011b      	lsls	r3, r3, #4
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	4403      	add	r3, r0
 800555e:	3344      	adds	r3, #68	@ 0x44
 8005560:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8005562:	78fa      	ldrb	r2, [r7, #3]
 8005564:	6879      	ldr	r1, [r7, #4]
 8005566:	4613      	mov	r3, r2
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	1a9b      	subs	r3, r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	440b      	add	r3, r1
 8005570:	334c      	adds	r3, #76	@ 0x4c
 8005572:	2204      	movs	r2, #4
 8005574:	701a      	strb	r2, [r3, #0]
 8005576:	e00d      	b.n	8005594 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8005578:	78fa      	ldrb	r2, [r7, #3]
 800557a:	6879      	ldr	r1, [r7, #4]
 800557c:	4613      	mov	r3, r2
 800557e:	011b      	lsls	r3, r3, #4
 8005580:	1a9b      	subs	r3, r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	440b      	add	r3, r1
 8005586:	334d      	adds	r3, #77	@ 0x4d
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	2b02      	cmp	r3, #2
 800558c:	f000 8100 	beq.w	8005790 <HCD_HC_IN_IRQHandler+0xcca>
 8005590:	e000      	b.n	8005594 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005592:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005594:	78fa      	ldrb	r2, [r7, #3]
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	4613      	mov	r3, r2
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	1a9b      	subs	r3, r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	440b      	add	r3, r1
 80055a2:	334c      	adds	r3, #76	@ 0x4c
 80055a4:	781a      	ldrb	r2, [r3, #0]
 80055a6:	78fb      	ldrb	r3, [r7, #3]
 80055a8:	4619      	mov	r1, r3
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f007 fff6 	bl	800d59c <HAL_HCD_HC_NotifyURBChange_Callback>
 80055b0:	e0ef      	b.n	8005792 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	78fa      	ldrb	r2, [r7, #3]
 80055b8:	4611      	mov	r1, r2
 80055ba:	4618      	mov	r0, r3
 80055bc:	f004 fee5 	bl	800a38a <USB_ReadChInterrupts>
 80055c0:	4603      	mov	r3, r0
 80055c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055c6:	2b40      	cmp	r3, #64	@ 0x40
 80055c8:	d12f      	bne.n	800562a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80055ca:	78fb      	ldrb	r3, [r7, #3]
 80055cc:	015a      	lsls	r2, r3, #5
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	4413      	add	r3, r2
 80055d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055d6:	461a      	mov	r2, r3
 80055d8:	2340      	movs	r3, #64	@ 0x40
 80055da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80055dc:	78fa      	ldrb	r2, [r7, #3]
 80055de:	6879      	ldr	r1, [r7, #4]
 80055e0:	4613      	mov	r3, r2
 80055e2:	011b      	lsls	r3, r3, #4
 80055e4:	1a9b      	subs	r3, r3, r2
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	440b      	add	r3, r1
 80055ea:	334d      	adds	r3, #77	@ 0x4d
 80055ec:	2205      	movs	r2, #5
 80055ee:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80055f0:	78fa      	ldrb	r2, [r7, #3]
 80055f2:	6879      	ldr	r1, [r7, #4]
 80055f4:	4613      	mov	r3, r2
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	1a9b      	subs	r3, r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	440b      	add	r3, r1
 80055fe:	331a      	adds	r3, #26
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d109      	bne.n	800561a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005606:	78fa      	ldrb	r2, [r7, #3]
 8005608:	6879      	ldr	r1, [r7, #4]
 800560a:	4613      	mov	r3, r2
 800560c:	011b      	lsls	r3, r3, #4
 800560e:	1a9b      	subs	r3, r3, r2
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	440b      	add	r3, r1
 8005614:	3344      	adds	r3, #68	@ 0x44
 8005616:	2200      	movs	r2, #0
 8005618:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	78fa      	ldrb	r2, [r7, #3]
 8005620:	4611      	mov	r1, r2
 8005622:	4618      	mov	r0, r3
 8005624:	f005 fc5b 	bl	800aede <USB_HC_Halt>
 8005628:	e0b3      	b.n	8005792 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	78fa      	ldrb	r2, [r7, #3]
 8005630:	4611      	mov	r1, r2
 8005632:	4618      	mov	r0, r3
 8005634:	f004 fea9 	bl	800a38a <USB_ReadChInterrupts>
 8005638:	4603      	mov	r3, r0
 800563a:	f003 0310 	and.w	r3, r3, #16
 800563e:	2b10      	cmp	r3, #16
 8005640:	f040 80a7 	bne.w	8005792 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005644:	78fa      	ldrb	r2, [r7, #3]
 8005646:	6879      	ldr	r1, [r7, #4]
 8005648:	4613      	mov	r3, r2
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	440b      	add	r3, r1
 8005652:	3326      	adds	r3, #38	@ 0x26
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	2b03      	cmp	r3, #3
 8005658:	d11b      	bne.n	8005692 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800565a:	78fa      	ldrb	r2, [r7, #3]
 800565c:	6879      	ldr	r1, [r7, #4]
 800565e:	4613      	mov	r3, r2
 8005660:	011b      	lsls	r3, r3, #4
 8005662:	1a9b      	subs	r3, r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	440b      	add	r3, r1
 8005668:	3344      	adds	r3, #68	@ 0x44
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800566e:	78fa      	ldrb	r2, [r7, #3]
 8005670:	6879      	ldr	r1, [r7, #4]
 8005672:	4613      	mov	r3, r2
 8005674:	011b      	lsls	r3, r3, #4
 8005676:	1a9b      	subs	r3, r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	440b      	add	r3, r1
 800567c:	334d      	adds	r3, #77	@ 0x4d
 800567e:	2204      	movs	r2, #4
 8005680:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	78fa      	ldrb	r2, [r7, #3]
 8005688:	4611      	mov	r1, r2
 800568a:	4618      	mov	r0, r3
 800568c:	f005 fc27 	bl	800aede <USB_HC_Halt>
 8005690:	e03f      	b.n	8005712 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005692:	78fa      	ldrb	r2, [r7, #3]
 8005694:	6879      	ldr	r1, [r7, #4]
 8005696:	4613      	mov	r3, r2
 8005698:	011b      	lsls	r3, r3, #4
 800569a:	1a9b      	subs	r3, r3, r2
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	440b      	add	r3, r1
 80056a0:	3326      	adds	r3, #38	@ 0x26
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00a      	beq.n	80056be <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80056a8:	78fa      	ldrb	r2, [r7, #3]
 80056aa:	6879      	ldr	r1, [r7, #4]
 80056ac:	4613      	mov	r3, r2
 80056ae:	011b      	lsls	r3, r3, #4
 80056b0:	1a9b      	subs	r3, r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	440b      	add	r3, r1
 80056b6:	3326      	adds	r3, #38	@ 0x26
 80056b8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d129      	bne.n	8005712 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80056be:	78fa      	ldrb	r2, [r7, #3]
 80056c0:	6879      	ldr	r1, [r7, #4]
 80056c2:	4613      	mov	r3, r2
 80056c4:	011b      	lsls	r3, r3, #4
 80056c6:	1a9b      	subs	r3, r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	440b      	add	r3, r1
 80056cc:	3344      	adds	r3, #68	@ 0x44
 80056ce:	2200      	movs	r2, #0
 80056d0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	799b      	ldrb	r3, [r3, #6]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <HCD_HC_IN_IRQHandler+0xc2a>
 80056da:	78fa      	ldrb	r2, [r7, #3]
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	4613      	mov	r3, r2
 80056e0:	011b      	lsls	r3, r3, #4
 80056e2:	1a9b      	subs	r3, r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	440b      	add	r3, r1
 80056e8:	331b      	adds	r3, #27
 80056ea:	781b      	ldrb	r3, [r3, #0]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d110      	bne.n	8005712 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80056f0:	78fa      	ldrb	r2, [r7, #3]
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	4613      	mov	r3, r2
 80056f6:	011b      	lsls	r3, r3, #4
 80056f8:	1a9b      	subs	r3, r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	334d      	adds	r3, #77	@ 0x4d
 8005700:	2204      	movs	r2, #4
 8005702:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	78fa      	ldrb	r2, [r7, #3]
 800570a:	4611      	mov	r1, r2
 800570c:	4618      	mov	r0, r3
 800570e:	f005 fbe6 	bl	800aede <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005712:	78fa      	ldrb	r2, [r7, #3]
 8005714:	6879      	ldr	r1, [r7, #4]
 8005716:	4613      	mov	r3, r2
 8005718:	011b      	lsls	r3, r3, #4
 800571a:	1a9b      	subs	r3, r3, r2
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	440b      	add	r3, r1
 8005720:	331b      	adds	r3, #27
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d129      	bne.n	800577c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005728:	78fa      	ldrb	r2, [r7, #3]
 800572a:	6879      	ldr	r1, [r7, #4]
 800572c:	4613      	mov	r3, r2
 800572e:	011b      	lsls	r3, r3, #4
 8005730:	1a9b      	subs	r3, r3, r2
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	440b      	add	r3, r1
 8005736:	331b      	adds	r3, #27
 8005738:	2200      	movs	r2, #0
 800573a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800573c:	78fb      	ldrb	r3, [r7, #3]
 800573e:	015a      	lsls	r2, r3, #5
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	4413      	add	r3, r2
 8005744:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	78fa      	ldrb	r2, [r7, #3]
 800574c:	0151      	lsls	r1, r2, #5
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	440a      	add	r2, r1
 8005752:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005756:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800575a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800575c:	78fb      	ldrb	r3, [r7, #3]
 800575e:	015a      	lsls	r2, r3, #5
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	4413      	add	r3, r2
 8005764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	78fa      	ldrb	r2, [r7, #3]
 800576c:	0151      	lsls	r1, r2, #5
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	440a      	add	r2, r1
 8005772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005776:	f043 0320 	orr.w	r3, r3, #32
 800577a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800577c:	78fb      	ldrb	r3, [r7, #3]
 800577e:	015a      	lsls	r2, r3, #5
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	4413      	add	r3, r2
 8005784:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005788:	461a      	mov	r2, r3
 800578a:	2310      	movs	r3, #16
 800578c:	6093      	str	r3, [r2, #8]
 800578e:	e000      	b.n	8005792 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005790:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005792:	3718      	adds	r7, #24
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	460b      	mov	r3, r1
 80057a2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	78fa      	ldrb	r2, [r7, #3]
 80057b4:	4611      	mov	r1, r2
 80057b6:	4618      	mov	r0, r3
 80057b8:	f004 fde7 	bl	800a38a <USB_ReadChInterrupts>
 80057bc:	4603      	mov	r3, r0
 80057be:	f003 0304 	and.w	r3, r3, #4
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	d11b      	bne.n	80057fe <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80057c6:	78fb      	ldrb	r3, [r7, #3]
 80057c8:	015a      	lsls	r2, r3, #5
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	4413      	add	r3, r2
 80057ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057d2:	461a      	mov	r2, r3
 80057d4:	2304      	movs	r3, #4
 80057d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80057d8:	78fa      	ldrb	r2, [r7, #3]
 80057da:	6879      	ldr	r1, [r7, #4]
 80057dc:	4613      	mov	r3, r2
 80057de:	011b      	lsls	r3, r3, #4
 80057e0:	1a9b      	subs	r3, r3, r2
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	440b      	add	r3, r1
 80057e6:	334d      	adds	r3, #77	@ 0x4d
 80057e8:	2207      	movs	r2, #7
 80057ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	78fa      	ldrb	r2, [r7, #3]
 80057f2:	4611      	mov	r1, r2
 80057f4:	4618      	mov	r0, r3
 80057f6:	f005 fb72 	bl	800aede <USB_HC_Halt>
 80057fa:	f000 bc89 	b.w	8006110 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	78fa      	ldrb	r2, [r7, #3]
 8005804:	4611      	mov	r1, r2
 8005806:	4618      	mov	r0, r3
 8005808:	f004 fdbf 	bl	800a38a <USB_ReadChInterrupts>
 800580c:	4603      	mov	r3, r0
 800580e:	f003 0320 	and.w	r3, r3, #32
 8005812:	2b20      	cmp	r3, #32
 8005814:	f040 8082 	bne.w	800591c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005818:	78fb      	ldrb	r3, [r7, #3]
 800581a:	015a      	lsls	r2, r3, #5
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	4413      	add	r3, r2
 8005820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005824:	461a      	mov	r2, r3
 8005826:	2320      	movs	r3, #32
 8005828:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800582a:	78fa      	ldrb	r2, [r7, #3]
 800582c:	6879      	ldr	r1, [r7, #4]
 800582e:	4613      	mov	r3, r2
 8005830:	011b      	lsls	r3, r3, #4
 8005832:	1a9b      	subs	r3, r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	440b      	add	r3, r1
 8005838:	3319      	adds	r3, #25
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d124      	bne.n	800588a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005840:	78fa      	ldrb	r2, [r7, #3]
 8005842:	6879      	ldr	r1, [r7, #4]
 8005844:	4613      	mov	r3, r2
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	1a9b      	subs	r3, r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	440b      	add	r3, r1
 800584e:	3319      	adds	r3, #25
 8005850:	2200      	movs	r2, #0
 8005852:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005854:	78fa      	ldrb	r2, [r7, #3]
 8005856:	6879      	ldr	r1, [r7, #4]
 8005858:	4613      	mov	r3, r2
 800585a:	011b      	lsls	r3, r3, #4
 800585c:	1a9b      	subs	r3, r3, r2
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	440b      	add	r3, r1
 8005862:	334c      	adds	r3, #76	@ 0x4c
 8005864:	2202      	movs	r2, #2
 8005866:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005868:	78fa      	ldrb	r2, [r7, #3]
 800586a:	6879      	ldr	r1, [r7, #4]
 800586c:	4613      	mov	r3, r2
 800586e:	011b      	lsls	r3, r3, #4
 8005870:	1a9b      	subs	r3, r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	440b      	add	r3, r1
 8005876:	334d      	adds	r3, #77	@ 0x4d
 8005878:	2203      	movs	r2, #3
 800587a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	78fa      	ldrb	r2, [r7, #3]
 8005882:	4611      	mov	r1, r2
 8005884:	4618      	mov	r0, r3
 8005886:	f005 fb2a 	bl	800aede <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800588a:	78fa      	ldrb	r2, [r7, #3]
 800588c:	6879      	ldr	r1, [r7, #4]
 800588e:	4613      	mov	r3, r2
 8005890:	011b      	lsls	r3, r3, #4
 8005892:	1a9b      	subs	r3, r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	440b      	add	r3, r1
 8005898:	331a      	adds	r3, #26
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	2b01      	cmp	r3, #1
 800589e:	f040 8437 	bne.w	8006110 <HCD_HC_OUT_IRQHandler+0x978>
 80058a2:	78fa      	ldrb	r2, [r7, #3]
 80058a4:	6879      	ldr	r1, [r7, #4]
 80058a6:	4613      	mov	r3, r2
 80058a8:	011b      	lsls	r3, r3, #4
 80058aa:	1a9b      	subs	r3, r3, r2
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	440b      	add	r3, r1
 80058b0:	331b      	adds	r3, #27
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f040 842b 	bne.w	8006110 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80058ba:	78fa      	ldrb	r2, [r7, #3]
 80058bc:	6879      	ldr	r1, [r7, #4]
 80058be:	4613      	mov	r3, r2
 80058c0:	011b      	lsls	r3, r3, #4
 80058c2:	1a9b      	subs	r3, r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	440b      	add	r3, r1
 80058c8:	3326      	adds	r3, #38	@ 0x26
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d009      	beq.n	80058e4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80058d0:	78fa      	ldrb	r2, [r7, #3]
 80058d2:	6879      	ldr	r1, [r7, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	011b      	lsls	r3, r3, #4
 80058d8:	1a9b      	subs	r3, r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	331b      	adds	r3, #27
 80058e0:	2201      	movs	r2, #1
 80058e2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80058e4:	78fa      	ldrb	r2, [r7, #3]
 80058e6:	6879      	ldr	r1, [r7, #4]
 80058e8:	4613      	mov	r3, r2
 80058ea:	011b      	lsls	r3, r3, #4
 80058ec:	1a9b      	subs	r3, r3, r2
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	440b      	add	r3, r1
 80058f2:	334d      	adds	r3, #77	@ 0x4d
 80058f4:	2203      	movs	r2, #3
 80058f6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	78fa      	ldrb	r2, [r7, #3]
 80058fe:	4611      	mov	r1, r2
 8005900:	4618      	mov	r0, r3
 8005902:	f005 faec 	bl	800aede <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8005906:	78fa      	ldrb	r2, [r7, #3]
 8005908:	6879      	ldr	r1, [r7, #4]
 800590a:	4613      	mov	r3, r2
 800590c:	011b      	lsls	r3, r3, #4
 800590e:	1a9b      	subs	r3, r3, r2
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	440b      	add	r3, r1
 8005914:	3344      	adds	r3, #68	@ 0x44
 8005916:	2200      	movs	r2, #0
 8005918:	601a      	str	r2, [r3, #0]
 800591a:	e3f9      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	78fa      	ldrb	r2, [r7, #3]
 8005922:	4611      	mov	r1, r2
 8005924:	4618      	mov	r0, r3
 8005926:	f004 fd30 	bl	800a38a <USB_ReadChInterrupts>
 800592a:	4603      	mov	r3, r0
 800592c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005934:	d111      	bne.n	800595a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005936:	78fb      	ldrb	r3, [r7, #3]
 8005938:	015a      	lsls	r2, r3, #5
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	4413      	add	r3, r2
 800593e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005942:	461a      	mov	r2, r3
 8005944:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005948:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	78fa      	ldrb	r2, [r7, #3]
 8005950:	4611      	mov	r1, r2
 8005952:	4618      	mov	r0, r3
 8005954:	f005 fac3 	bl	800aede <USB_HC_Halt>
 8005958:	e3da      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	78fa      	ldrb	r2, [r7, #3]
 8005960:	4611      	mov	r1, r2
 8005962:	4618      	mov	r0, r3
 8005964:	f004 fd11 	bl	800a38a <USB_ReadChInterrupts>
 8005968:	4603      	mov	r3, r0
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b01      	cmp	r3, #1
 8005970:	d168      	bne.n	8005a44 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005972:	78fa      	ldrb	r2, [r7, #3]
 8005974:	6879      	ldr	r1, [r7, #4]
 8005976:	4613      	mov	r3, r2
 8005978:	011b      	lsls	r3, r3, #4
 800597a:	1a9b      	subs	r3, r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	440b      	add	r3, r1
 8005980:	3344      	adds	r3, #68	@ 0x44
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	78fa      	ldrb	r2, [r7, #3]
 800598c:	4611      	mov	r1, r2
 800598e:	4618      	mov	r0, r3
 8005990:	f004 fcfb 	bl	800a38a <USB_ReadChInterrupts>
 8005994:	4603      	mov	r3, r0
 8005996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800599a:	2b40      	cmp	r3, #64	@ 0x40
 800599c:	d112      	bne.n	80059c4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800599e:	78fa      	ldrb	r2, [r7, #3]
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	4613      	mov	r3, r2
 80059a4:	011b      	lsls	r3, r3, #4
 80059a6:	1a9b      	subs	r3, r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	440b      	add	r3, r1
 80059ac:	3319      	adds	r3, #25
 80059ae:	2201      	movs	r2, #1
 80059b0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80059b2:	78fb      	ldrb	r3, [r7, #3]
 80059b4:	015a      	lsls	r2, r3, #5
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	4413      	add	r3, r2
 80059ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059be:	461a      	mov	r2, r3
 80059c0:	2340      	movs	r3, #64	@ 0x40
 80059c2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80059c4:	78fa      	ldrb	r2, [r7, #3]
 80059c6:	6879      	ldr	r1, [r7, #4]
 80059c8:	4613      	mov	r3, r2
 80059ca:	011b      	lsls	r3, r3, #4
 80059cc:	1a9b      	subs	r3, r3, r2
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	440b      	add	r3, r1
 80059d2:	331b      	adds	r3, #27
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d019      	beq.n	8005a0e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80059da:	78fa      	ldrb	r2, [r7, #3]
 80059dc:	6879      	ldr	r1, [r7, #4]
 80059de:	4613      	mov	r3, r2
 80059e0:	011b      	lsls	r3, r3, #4
 80059e2:	1a9b      	subs	r3, r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	440b      	add	r3, r1
 80059e8:	331b      	adds	r3, #27
 80059ea:	2200      	movs	r2, #0
 80059ec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80059ee:	78fb      	ldrb	r3, [r7, #3]
 80059f0:	015a      	lsls	r2, r3, #5
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	4413      	add	r3, r2
 80059f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	78fa      	ldrb	r2, [r7, #3]
 80059fe:	0151      	lsls	r1, r2, #5
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	440a      	add	r2, r1
 8005a04:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a0c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005a0e:	78fb      	ldrb	r3, [r7, #3]
 8005a10:	015a      	lsls	r2, r3, #5
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	4413      	add	r3, r2
 8005a16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005a20:	78fa      	ldrb	r2, [r7, #3]
 8005a22:	6879      	ldr	r1, [r7, #4]
 8005a24:	4613      	mov	r3, r2
 8005a26:	011b      	lsls	r3, r3, #4
 8005a28:	1a9b      	subs	r3, r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	440b      	add	r3, r1
 8005a2e:	334d      	adds	r3, #77	@ 0x4d
 8005a30:	2201      	movs	r2, #1
 8005a32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	78fa      	ldrb	r2, [r7, #3]
 8005a3a:	4611      	mov	r1, r2
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f005 fa4e 	bl	800aede <USB_HC_Halt>
 8005a42:	e365      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	78fa      	ldrb	r2, [r7, #3]
 8005a4a:	4611      	mov	r1, r2
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f004 fc9c 	bl	800a38a <USB_ReadChInterrupts>
 8005a52:	4603      	mov	r3, r0
 8005a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a58:	2b40      	cmp	r3, #64	@ 0x40
 8005a5a:	d139      	bne.n	8005ad0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8005a5c:	78fa      	ldrb	r2, [r7, #3]
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	4613      	mov	r3, r2
 8005a62:	011b      	lsls	r3, r3, #4
 8005a64:	1a9b      	subs	r3, r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	440b      	add	r3, r1
 8005a6a:	334d      	adds	r3, #77	@ 0x4d
 8005a6c:	2205      	movs	r2, #5
 8005a6e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005a70:	78fa      	ldrb	r2, [r7, #3]
 8005a72:	6879      	ldr	r1, [r7, #4]
 8005a74:	4613      	mov	r3, r2
 8005a76:	011b      	lsls	r3, r3, #4
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	440b      	add	r3, r1
 8005a7e:	331a      	adds	r3, #26
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d109      	bne.n	8005a9a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005a86:	78fa      	ldrb	r2, [r7, #3]
 8005a88:	6879      	ldr	r1, [r7, #4]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	011b      	lsls	r3, r3, #4
 8005a8e:	1a9b      	subs	r3, r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	440b      	add	r3, r1
 8005a94:	3319      	adds	r3, #25
 8005a96:	2201      	movs	r2, #1
 8005a98:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8005a9a:	78fa      	ldrb	r2, [r7, #3]
 8005a9c:	6879      	ldr	r1, [r7, #4]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	011b      	lsls	r3, r3, #4
 8005aa2:	1a9b      	subs	r3, r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	440b      	add	r3, r1
 8005aa8:	3344      	adds	r3, #68	@ 0x44
 8005aaa:	2200      	movs	r2, #0
 8005aac:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	78fa      	ldrb	r2, [r7, #3]
 8005ab4:	4611      	mov	r1, r2
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f005 fa11 	bl	800aede <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005abc:	78fb      	ldrb	r3, [r7, #3]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ac8:	461a      	mov	r2, r3
 8005aca:	2340      	movs	r3, #64	@ 0x40
 8005acc:	6093      	str	r3, [r2, #8]
 8005ace:	e31f      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	78fa      	ldrb	r2, [r7, #3]
 8005ad6:	4611      	mov	r1, r2
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f004 fc56 	bl	800a38a <USB_ReadChInterrupts>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	f003 0308 	and.w	r3, r3, #8
 8005ae4:	2b08      	cmp	r3, #8
 8005ae6:	d11a      	bne.n	8005b1e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005ae8:	78fb      	ldrb	r3, [r7, #3]
 8005aea:	015a      	lsls	r2, r3, #5
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	4413      	add	r3, r2
 8005af0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005af4:	461a      	mov	r2, r3
 8005af6:	2308      	movs	r3, #8
 8005af8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8005afa:	78fa      	ldrb	r2, [r7, #3]
 8005afc:	6879      	ldr	r1, [r7, #4]
 8005afe:	4613      	mov	r3, r2
 8005b00:	011b      	lsls	r3, r3, #4
 8005b02:	1a9b      	subs	r3, r3, r2
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	440b      	add	r3, r1
 8005b08:	334d      	adds	r3, #77	@ 0x4d
 8005b0a:	2206      	movs	r2, #6
 8005b0c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	78fa      	ldrb	r2, [r7, #3]
 8005b14:	4611      	mov	r1, r2
 8005b16:	4618      	mov	r0, r3
 8005b18:	f005 f9e1 	bl	800aede <USB_HC_Halt>
 8005b1c:	e2f8      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	78fa      	ldrb	r2, [r7, #3]
 8005b24:	4611      	mov	r1, r2
 8005b26:	4618      	mov	r0, r3
 8005b28:	f004 fc2f 	bl	800a38a <USB_ReadChInterrupts>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	f003 0310 	and.w	r3, r3, #16
 8005b32:	2b10      	cmp	r3, #16
 8005b34:	d144      	bne.n	8005bc0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005b36:	78fa      	ldrb	r2, [r7, #3]
 8005b38:	6879      	ldr	r1, [r7, #4]
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	011b      	lsls	r3, r3, #4
 8005b3e:	1a9b      	subs	r3, r3, r2
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	440b      	add	r3, r1
 8005b44:	3344      	adds	r3, #68	@ 0x44
 8005b46:	2200      	movs	r2, #0
 8005b48:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8005b4a:	78fa      	ldrb	r2, [r7, #3]
 8005b4c:	6879      	ldr	r1, [r7, #4]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	011b      	lsls	r3, r3, #4
 8005b52:	1a9b      	subs	r3, r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	440b      	add	r3, r1
 8005b58:	334d      	adds	r3, #77	@ 0x4d
 8005b5a:	2204      	movs	r2, #4
 8005b5c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005b5e:	78fa      	ldrb	r2, [r7, #3]
 8005b60:	6879      	ldr	r1, [r7, #4]
 8005b62:	4613      	mov	r3, r2
 8005b64:	011b      	lsls	r3, r3, #4
 8005b66:	1a9b      	subs	r3, r3, r2
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	440b      	add	r3, r1
 8005b6c:	3319      	adds	r3, #25
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d114      	bne.n	8005b9e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005b74:	78fa      	ldrb	r2, [r7, #3]
 8005b76:	6879      	ldr	r1, [r7, #4]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	011b      	lsls	r3, r3, #4
 8005b7c:	1a9b      	subs	r3, r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	440b      	add	r3, r1
 8005b82:	3318      	adds	r3, #24
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d109      	bne.n	8005b9e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8005b8a:	78fa      	ldrb	r2, [r7, #3]
 8005b8c:	6879      	ldr	r1, [r7, #4]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	011b      	lsls	r3, r3, #4
 8005b92:	1a9b      	subs	r3, r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	440b      	add	r3, r1
 8005b98:	3319      	adds	r3, #25
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	78fa      	ldrb	r2, [r7, #3]
 8005ba4:	4611      	mov	r1, r2
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f005 f999 	bl	800aede <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005bac:	78fb      	ldrb	r3, [r7, #3]
 8005bae:	015a      	lsls	r2, r3, #5
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bb8:	461a      	mov	r2, r3
 8005bba:	2310      	movs	r3, #16
 8005bbc:	6093      	str	r3, [r2, #8]
 8005bbe:	e2a7      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	78fa      	ldrb	r2, [r7, #3]
 8005bc6:	4611      	mov	r1, r2
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f004 fbde 	bl	800a38a <USB_ReadChInterrupts>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bd4:	2b80      	cmp	r3, #128	@ 0x80
 8005bd6:	f040 8083 	bne.w	8005ce0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	799b      	ldrb	r3, [r3, #6]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d111      	bne.n	8005c06 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005be2:	78fa      	ldrb	r2, [r7, #3]
 8005be4:	6879      	ldr	r1, [r7, #4]
 8005be6:	4613      	mov	r3, r2
 8005be8:	011b      	lsls	r3, r3, #4
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	440b      	add	r3, r1
 8005bf0:	334d      	adds	r3, #77	@ 0x4d
 8005bf2:	2207      	movs	r2, #7
 8005bf4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	78fa      	ldrb	r2, [r7, #3]
 8005bfc:	4611      	mov	r1, r2
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f005 f96d 	bl	800aede <USB_HC_Halt>
 8005c04:	e062      	b.n	8005ccc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8005c06:	78fa      	ldrb	r2, [r7, #3]
 8005c08:	6879      	ldr	r1, [r7, #4]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	011b      	lsls	r3, r3, #4
 8005c0e:	1a9b      	subs	r3, r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	440b      	add	r3, r1
 8005c14:	3344      	adds	r3, #68	@ 0x44
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	1c59      	adds	r1, r3, #1
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	011b      	lsls	r3, r3, #4
 8005c20:	1a9b      	subs	r3, r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4403      	add	r3, r0
 8005c26:	3344      	adds	r3, #68	@ 0x44
 8005c28:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005c2a:	78fa      	ldrb	r2, [r7, #3]
 8005c2c:	6879      	ldr	r1, [r7, #4]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	011b      	lsls	r3, r3, #4
 8005c32:	1a9b      	subs	r3, r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	3344      	adds	r3, #68	@ 0x44
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d922      	bls.n	8005c86 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005c40:	78fa      	ldrb	r2, [r7, #3]
 8005c42:	6879      	ldr	r1, [r7, #4]
 8005c44:	4613      	mov	r3, r2
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	1a9b      	subs	r3, r3, r2
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	440b      	add	r3, r1
 8005c4e:	3344      	adds	r3, #68	@ 0x44
 8005c50:	2200      	movs	r2, #0
 8005c52:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005c54:	78fa      	ldrb	r2, [r7, #3]
 8005c56:	6879      	ldr	r1, [r7, #4]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	011b      	lsls	r3, r3, #4
 8005c5c:	1a9b      	subs	r3, r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	440b      	add	r3, r1
 8005c62:	334c      	adds	r3, #76	@ 0x4c
 8005c64:	2204      	movs	r2, #4
 8005c66:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005c68:	78fa      	ldrb	r2, [r7, #3]
 8005c6a:	6879      	ldr	r1, [r7, #4]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	011b      	lsls	r3, r3, #4
 8005c70:	1a9b      	subs	r3, r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	440b      	add	r3, r1
 8005c76:	334c      	adds	r3, #76	@ 0x4c
 8005c78:	781a      	ldrb	r2, [r3, #0]
 8005c7a:	78fb      	ldrb	r3, [r7, #3]
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f007 fc8c 	bl	800d59c <HAL_HCD_HC_NotifyURBChange_Callback>
 8005c84:	e022      	b.n	8005ccc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005c86:	78fa      	ldrb	r2, [r7, #3]
 8005c88:	6879      	ldr	r1, [r7, #4]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	011b      	lsls	r3, r3, #4
 8005c8e:	1a9b      	subs	r3, r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	440b      	add	r3, r1
 8005c94:	334c      	adds	r3, #76	@ 0x4c
 8005c96:	2202      	movs	r2, #2
 8005c98:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005c9a:	78fb      	ldrb	r3, [r7, #3]
 8005c9c:	015a      	lsls	r2, r3, #5
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005cb0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005cb8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005cba:	78fb      	ldrb	r3, [r7, #3]
 8005cbc:	015a      	lsls	r2, r3, #5
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	4413      	add	r3, r2
 8005cc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005ccc:	78fb      	ldrb	r3, [r7, #3]
 8005cce:	015a      	lsls	r2, r3, #5
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	4413      	add	r3, r2
 8005cd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cd8:	461a      	mov	r2, r3
 8005cda:	2380      	movs	r3, #128	@ 0x80
 8005cdc:	6093      	str	r3, [r2, #8]
 8005cde:	e217      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	78fa      	ldrb	r2, [r7, #3]
 8005ce6:	4611      	mov	r1, r2
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f004 fb4e 	bl	800a38a <USB_ReadChInterrupts>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cf8:	d11b      	bne.n	8005d32 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005cfa:	78fa      	ldrb	r2, [r7, #3]
 8005cfc:	6879      	ldr	r1, [r7, #4]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	1a9b      	subs	r3, r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	440b      	add	r3, r1
 8005d08:	334d      	adds	r3, #77	@ 0x4d
 8005d0a:	2209      	movs	r2, #9
 8005d0c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	78fa      	ldrb	r2, [r7, #3]
 8005d14:	4611      	mov	r1, r2
 8005d16:	4618      	mov	r0, r3
 8005d18:	f005 f8e1 	bl	800aede <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005d1c:	78fb      	ldrb	r3, [r7, #3]
 8005d1e:	015a      	lsls	r2, r3, #5
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	4413      	add	r3, r2
 8005d24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d28:	461a      	mov	r2, r3
 8005d2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d2e:	6093      	str	r3, [r2, #8]
 8005d30:	e1ee      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	78fa      	ldrb	r2, [r7, #3]
 8005d38:	4611      	mov	r1, r2
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f004 fb25 	bl	800a38a <USB_ReadChInterrupts>
 8005d40:	4603      	mov	r3, r0
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	f040 81df 	bne.w	800610a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005d4c:	78fb      	ldrb	r3, [r7, #3]
 8005d4e:	015a      	lsls	r2, r3, #5
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	4413      	add	r3, r2
 8005d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d58:	461a      	mov	r2, r3
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005d5e:	78fa      	ldrb	r2, [r7, #3]
 8005d60:	6879      	ldr	r1, [r7, #4]
 8005d62:	4613      	mov	r3, r2
 8005d64:	011b      	lsls	r3, r3, #4
 8005d66:	1a9b      	subs	r3, r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	440b      	add	r3, r1
 8005d6c:	334d      	adds	r3, #77	@ 0x4d
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	f040 8093 	bne.w	8005e9c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005d76:	78fa      	ldrb	r2, [r7, #3]
 8005d78:	6879      	ldr	r1, [r7, #4]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	011b      	lsls	r3, r3, #4
 8005d7e:	1a9b      	subs	r3, r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	440b      	add	r3, r1
 8005d84:	334d      	adds	r3, #77	@ 0x4d
 8005d86:	2202      	movs	r2, #2
 8005d88:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005d8a:	78fa      	ldrb	r2, [r7, #3]
 8005d8c:	6879      	ldr	r1, [r7, #4]
 8005d8e:	4613      	mov	r3, r2
 8005d90:	011b      	lsls	r3, r3, #4
 8005d92:	1a9b      	subs	r3, r3, r2
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	440b      	add	r3, r1
 8005d98:	334c      	adds	r3, #76	@ 0x4c
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005d9e:	78fa      	ldrb	r2, [r7, #3]
 8005da0:	6879      	ldr	r1, [r7, #4]
 8005da2:	4613      	mov	r3, r2
 8005da4:	011b      	lsls	r3, r3, #4
 8005da6:	1a9b      	subs	r3, r3, r2
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	440b      	add	r3, r1
 8005dac:	3326      	adds	r3, #38	@ 0x26
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d00b      	beq.n	8005dcc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005db4:	78fa      	ldrb	r2, [r7, #3]
 8005db6:	6879      	ldr	r1, [r7, #4]
 8005db8:	4613      	mov	r3, r2
 8005dba:	011b      	lsls	r3, r3, #4
 8005dbc:	1a9b      	subs	r3, r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	440b      	add	r3, r1
 8005dc2:	3326      	adds	r3, #38	@ 0x26
 8005dc4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005dc6:	2b03      	cmp	r3, #3
 8005dc8:	f040 8190 	bne.w	80060ec <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	799b      	ldrb	r3, [r3, #6]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d115      	bne.n	8005e00 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005dd4:	78fa      	ldrb	r2, [r7, #3]
 8005dd6:	6879      	ldr	r1, [r7, #4]
 8005dd8:	4613      	mov	r3, r2
 8005dda:	011b      	lsls	r3, r3, #4
 8005ddc:	1a9b      	subs	r3, r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	440b      	add	r3, r1
 8005de2:	333d      	adds	r3, #61	@ 0x3d
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	78fa      	ldrb	r2, [r7, #3]
 8005de8:	f083 0301 	eor.w	r3, r3, #1
 8005dec:	b2d8      	uxtb	r0, r3
 8005dee:	6879      	ldr	r1, [r7, #4]
 8005df0:	4613      	mov	r3, r2
 8005df2:	011b      	lsls	r3, r3, #4
 8005df4:	1a9b      	subs	r3, r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	440b      	add	r3, r1
 8005dfa:	333d      	adds	r3, #61	@ 0x3d
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	799b      	ldrb	r3, [r3, #6]
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	f040 8171 	bne.w	80060ec <HCD_HC_OUT_IRQHandler+0x954>
 8005e0a:	78fa      	ldrb	r2, [r7, #3]
 8005e0c:	6879      	ldr	r1, [r7, #4]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	011b      	lsls	r3, r3, #4
 8005e12:	1a9b      	subs	r3, r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	440b      	add	r3, r1
 8005e18:	3334      	adds	r3, #52	@ 0x34
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 8165 	beq.w	80060ec <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005e22:	78fa      	ldrb	r2, [r7, #3]
 8005e24:	6879      	ldr	r1, [r7, #4]
 8005e26:	4613      	mov	r3, r2
 8005e28:	011b      	lsls	r3, r3, #4
 8005e2a:	1a9b      	subs	r3, r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	440b      	add	r3, r1
 8005e30:	3334      	adds	r3, #52	@ 0x34
 8005e32:	6819      	ldr	r1, [r3, #0]
 8005e34:	78fa      	ldrb	r2, [r7, #3]
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	011b      	lsls	r3, r3, #4
 8005e3c:	1a9b      	subs	r3, r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4403      	add	r3, r0
 8005e42:	3328      	adds	r3, #40	@ 0x28
 8005e44:	881b      	ldrh	r3, [r3, #0]
 8005e46:	440b      	add	r3, r1
 8005e48:	1e59      	subs	r1, r3, #1
 8005e4a:	78fa      	ldrb	r2, [r7, #3]
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	4613      	mov	r3, r2
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	1a9b      	subs	r3, r3, r2
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	4403      	add	r3, r0
 8005e58:	3328      	adds	r3, #40	@ 0x28
 8005e5a:	881b      	ldrh	r3, [r3, #0]
 8005e5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e60:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	f003 0301 	and.w	r3, r3, #1
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 813f 	beq.w	80060ec <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005e6e:	78fa      	ldrb	r2, [r7, #3]
 8005e70:	6879      	ldr	r1, [r7, #4]
 8005e72:	4613      	mov	r3, r2
 8005e74:	011b      	lsls	r3, r3, #4
 8005e76:	1a9b      	subs	r3, r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	440b      	add	r3, r1
 8005e7c:	333d      	adds	r3, #61	@ 0x3d
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	78fa      	ldrb	r2, [r7, #3]
 8005e82:	f083 0301 	eor.w	r3, r3, #1
 8005e86:	b2d8      	uxtb	r0, r3
 8005e88:	6879      	ldr	r1, [r7, #4]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	011b      	lsls	r3, r3, #4
 8005e8e:	1a9b      	subs	r3, r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	440b      	add	r3, r1
 8005e94:	333d      	adds	r3, #61	@ 0x3d
 8005e96:	4602      	mov	r2, r0
 8005e98:	701a      	strb	r2, [r3, #0]
 8005e9a:	e127      	b.n	80060ec <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005e9c:	78fa      	ldrb	r2, [r7, #3]
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	011b      	lsls	r3, r3, #4
 8005ea4:	1a9b      	subs	r3, r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	440b      	add	r3, r1
 8005eaa:	334d      	adds	r3, #77	@ 0x4d
 8005eac:	781b      	ldrb	r3, [r3, #0]
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d120      	bne.n	8005ef4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005eb2:	78fa      	ldrb	r2, [r7, #3]
 8005eb4:	6879      	ldr	r1, [r7, #4]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	011b      	lsls	r3, r3, #4
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	440b      	add	r3, r1
 8005ec0:	334d      	adds	r3, #77	@ 0x4d
 8005ec2:	2202      	movs	r2, #2
 8005ec4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005ec6:	78fa      	ldrb	r2, [r7, #3]
 8005ec8:	6879      	ldr	r1, [r7, #4]
 8005eca:	4613      	mov	r3, r2
 8005ecc:	011b      	lsls	r3, r3, #4
 8005ece:	1a9b      	subs	r3, r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	440b      	add	r3, r1
 8005ed4:	331b      	adds	r3, #27
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	f040 8107 	bne.w	80060ec <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005ede:	78fa      	ldrb	r2, [r7, #3]
 8005ee0:	6879      	ldr	r1, [r7, #4]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	011b      	lsls	r3, r3, #4
 8005ee6:	1a9b      	subs	r3, r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	440b      	add	r3, r1
 8005eec:	334c      	adds	r3, #76	@ 0x4c
 8005eee:	2202      	movs	r2, #2
 8005ef0:	701a      	strb	r2, [r3, #0]
 8005ef2:	e0fb      	b.n	80060ec <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005ef4:	78fa      	ldrb	r2, [r7, #3]
 8005ef6:	6879      	ldr	r1, [r7, #4]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	011b      	lsls	r3, r3, #4
 8005efc:	1a9b      	subs	r3, r3, r2
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	440b      	add	r3, r1
 8005f02:	334d      	adds	r3, #77	@ 0x4d
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	2b04      	cmp	r3, #4
 8005f08:	d13a      	bne.n	8005f80 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005f0a:	78fa      	ldrb	r2, [r7, #3]
 8005f0c:	6879      	ldr	r1, [r7, #4]
 8005f0e:	4613      	mov	r3, r2
 8005f10:	011b      	lsls	r3, r3, #4
 8005f12:	1a9b      	subs	r3, r3, r2
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	440b      	add	r3, r1
 8005f18:	334d      	adds	r3, #77	@ 0x4d
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005f1e:	78fa      	ldrb	r2, [r7, #3]
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	4613      	mov	r3, r2
 8005f24:	011b      	lsls	r3, r3, #4
 8005f26:	1a9b      	subs	r3, r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	440b      	add	r3, r1
 8005f2c:	334c      	adds	r3, #76	@ 0x4c
 8005f2e:	2202      	movs	r2, #2
 8005f30:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005f32:	78fa      	ldrb	r2, [r7, #3]
 8005f34:	6879      	ldr	r1, [r7, #4]
 8005f36:	4613      	mov	r3, r2
 8005f38:	011b      	lsls	r3, r3, #4
 8005f3a:	1a9b      	subs	r3, r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	440b      	add	r3, r1
 8005f40:	331b      	adds	r3, #27
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	f040 80d1 	bne.w	80060ec <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005f4a:	78fa      	ldrb	r2, [r7, #3]
 8005f4c:	6879      	ldr	r1, [r7, #4]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	011b      	lsls	r3, r3, #4
 8005f52:	1a9b      	subs	r3, r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	440b      	add	r3, r1
 8005f58:	331b      	adds	r3, #27
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005f5e:	78fb      	ldrb	r3, [r7, #3]
 8005f60:	015a      	lsls	r2, r3, #5
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	4413      	add	r3, r2
 8005f66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	78fa      	ldrb	r2, [r7, #3]
 8005f6e:	0151      	lsls	r1, r2, #5
 8005f70:	693a      	ldr	r2, [r7, #16]
 8005f72:	440a      	add	r2, r1
 8005f74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f7c:	6053      	str	r3, [r2, #4]
 8005f7e:	e0b5      	b.n	80060ec <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005f80:	78fa      	ldrb	r2, [r7, #3]
 8005f82:	6879      	ldr	r1, [r7, #4]
 8005f84:	4613      	mov	r3, r2
 8005f86:	011b      	lsls	r3, r3, #4
 8005f88:	1a9b      	subs	r3, r3, r2
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	440b      	add	r3, r1
 8005f8e:	334d      	adds	r3, #77	@ 0x4d
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	2b05      	cmp	r3, #5
 8005f94:	d114      	bne.n	8005fc0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005f96:	78fa      	ldrb	r2, [r7, #3]
 8005f98:	6879      	ldr	r1, [r7, #4]
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	011b      	lsls	r3, r3, #4
 8005f9e:	1a9b      	subs	r3, r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	440b      	add	r3, r1
 8005fa4:	334d      	adds	r3, #77	@ 0x4d
 8005fa6:	2202      	movs	r2, #2
 8005fa8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8005faa:	78fa      	ldrb	r2, [r7, #3]
 8005fac:	6879      	ldr	r1, [r7, #4]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	1a9b      	subs	r3, r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	440b      	add	r3, r1
 8005fb8:	334c      	adds	r3, #76	@ 0x4c
 8005fba:	2202      	movs	r2, #2
 8005fbc:	701a      	strb	r2, [r3, #0]
 8005fbe:	e095      	b.n	80060ec <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005fc0:	78fa      	ldrb	r2, [r7, #3]
 8005fc2:	6879      	ldr	r1, [r7, #4]
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	011b      	lsls	r3, r3, #4
 8005fc8:	1a9b      	subs	r3, r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	440b      	add	r3, r1
 8005fce:	334d      	adds	r3, #77	@ 0x4d
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	2b06      	cmp	r3, #6
 8005fd4:	d114      	bne.n	8006000 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005fd6:	78fa      	ldrb	r2, [r7, #3]
 8005fd8:	6879      	ldr	r1, [r7, #4]
 8005fda:	4613      	mov	r3, r2
 8005fdc:	011b      	lsls	r3, r3, #4
 8005fde:	1a9b      	subs	r3, r3, r2
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	440b      	add	r3, r1
 8005fe4:	334d      	adds	r3, #77	@ 0x4d
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005fea:	78fa      	ldrb	r2, [r7, #3]
 8005fec:	6879      	ldr	r1, [r7, #4]
 8005fee:	4613      	mov	r3, r2
 8005ff0:	011b      	lsls	r3, r3, #4
 8005ff2:	1a9b      	subs	r3, r3, r2
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	440b      	add	r3, r1
 8005ff8:	334c      	adds	r3, #76	@ 0x4c
 8005ffa:	2205      	movs	r2, #5
 8005ffc:	701a      	strb	r2, [r3, #0]
 8005ffe:	e075      	b.n	80060ec <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006000:	78fa      	ldrb	r2, [r7, #3]
 8006002:	6879      	ldr	r1, [r7, #4]
 8006004:	4613      	mov	r3, r2
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	1a9b      	subs	r3, r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	440b      	add	r3, r1
 800600e:	334d      	adds	r3, #77	@ 0x4d
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	2b07      	cmp	r3, #7
 8006014:	d00a      	beq.n	800602c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006016:	78fa      	ldrb	r2, [r7, #3]
 8006018:	6879      	ldr	r1, [r7, #4]
 800601a:	4613      	mov	r3, r2
 800601c:	011b      	lsls	r3, r3, #4
 800601e:	1a9b      	subs	r3, r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	440b      	add	r3, r1
 8006024:	334d      	adds	r3, #77	@ 0x4d
 8006026:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006028:	2b09      	cmp	r3, #9
 800602a:	d170      	bne.n	800610e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800602c:	78fa      	ldrb	r2, [r7, #3]
 800602e:	6879      	ldr	r1, [r7, #4]
 8006030:	4613      	mov	r3, r2
 8006032:	011b      	lsls	r3, r3, #4
 8006034:	1a9b      	subs	r3, r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	440b      	add	r3, r1
 800603a:	334d      	adds	r3, #77	@ 0x4d
 800603c:	2202      	movs	r2, #2
 800603e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006040:	78fa      	ldrb	r2, [r7, #3]
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	4613      	mov	r3, r2
 8006046:	011b      	lsls	r3, r3, #4
 8006048:	1a9b      	subs	r3, r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	440b      	add	r3, r1
 800604e:	3344      	adds	r3, #68	@ 0x44
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	1c59      	adds	r1, r3, #1
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	4613      	mov	r3, r2
 8006058:	011b      	lsls	r3, r3, #4
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4403      	add	r3, r0
 8006060:	3344      	adds	r3, #68	@ 0x44
 8006062:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006064:	78fa      	ldrb	r2, [r7, #3]
 8006066:	6879      	ldr	r1, [r7, #4]
 8006068:	4613      	mov	r3, r2
 800606a:	011b      	lsls	r3, r3, #4
 800606c:	1a9b      	subs	r3, r3, r2
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	440b      	add	r3, r1
 8006072:	3344      	adds	r3, #68	@ 0x44
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2b02      	cmp	r3, #2
 8006078:	d914      	bls.n	80060a4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800607a:	78fa      	ldrb	r2, [r7, #3]
 800607c:	6879      	ldr	r1, [r7, #4]
 800607e:	4613      	mov	r3, r2
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	1a9b      	subs	r3, r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	440b      	add	r3, r1
 8006088:	3344      	adds	r3, #68	@ 0x44
 800608a:	2200      	movs	r2, #0
 800608c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800608e:	78fa      	ldrb	r2, [r7, #3]
 8006090:	6879      	ldr	r1, [r7, #4]
 8006092:	4613      	mov	r3, r2
 8006094:	011b      	lsls	r3, r3, #4
 8006096:	1a9b      	subs	r3, r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	440b      	add	r3, r1
 800609c:	334c      	adds	r3, #76	@ 0x4c
 800609e:	2204      	movs	r2, #4
 80060a0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80060a2:	e022      	b.n	80060ea <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80060a4:	78fa      	ldrb	r2, [r7, #3]
 80060a6:	6879      	ldr	r1, [r7, #4]
 80060a8:	4613      	mov	r3, r2
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	440b      	add	r3, r1
 80060b2:	334c      	adds	r3, #76	@ 0x4c
 80060b4:	2202      	movs	r2, #2
 80060b6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80060b8:	78fb      	ldrb	r3, [r7, #3]
 80060ba:	015a      	lsls	r2, r3, #5
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	4413      	add	r3, r2
 80060c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80060ce:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060d6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060e4:	461a      	mov	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80060ea:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80060ec:	78fa      	ldrb	r2, [r7, #3]
 80060ee:	6879      	ldr	r1, [r7, #4]
 80060f0:	4613      	mov	r3, r2
 80060f2:	011b      	lsls	r3, r3, #4
 80060f4:	1a9b      	subs	r3, r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	440b      	add	r3, r1
 80060fa:	334c      	adds	r3, #76	@ 0x4c
 80060fc:	781a      	ldrb	r2, [r3, #0]
 80060fe:	78fb      	ldrb	r3, [r7, #3]
 8006100:	4619      	mov	r1, r3
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f007 fa4a 	bl	800d59c <HAL_HCD_HC_NotifyURBChange_Callback>
 8006108:	e002      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800610a:	bf00      	nop
 800610c:	e000      	b.n	8006110 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800610e:	bf00      	nop
  }
}
 8006110:	3718      	adds	r7, #24
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}

08006116 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006116:	b580      	push	{r7, lr}
 8006118:	b08a      	sub	sp, #40	@ 0x28
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006126:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	f003 030f 	and.w	r3, r3, #15
 8006136:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	0c5b      	lsrs	r3, r3, #17
 800613c:	f003 030f 	and.w	r3, r3, #15
 8006140:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	091b      	lsrs	r3, r3, #4
 8006146:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800614a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	2b02      	cmp	r3, #2
 8006150:	d004      	beq.n	800615c <HCD_RXQLVL_IRQHandler+0x46>
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	2b05      	cmp	r3, #5
 8006156:	f000 80b6 	beq.w	80062c6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800615a:	e0b7      	b.n	80062cc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	2b00      	cmp	r3, #0
 8006160:	f000 80b3 	beq.w	80062ca <HCD_RXQLVL_IRQHandler+0x1b4>
 8006164:	6879      	ldr	r1, [r7, #4]
 8006166:	69ba      	ldr	r2, [r7, #24]
 8006168:	4613      	mov	r3, r2
 800616a:	011b      	lsls	r3, r3, #4
 800616c:	1a9b      	subs	r3, r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	440b      	add	r3, r1
 8006172:	332c      	adds	r3, #44	@ 0x2c
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	f000 80a7 	beq.w	80062ca <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800617c:	6879      	ldr	r1, [r7, #4]
 800617e:	69ba      	ldr	r2, [r7, #24]
 8006180:	4613      	mov	r3, r2
 8006182:	011b      	lsls	r3, r3, #4
 8006184:	1a9b      	subs	r3, r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	440b      	add	r3, r1
 800618a:	3338      	adds	r3, #56	@ 0x38
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	18d1      	adds	r1, r2, r3
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	4613      	mov	r3, r2
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	1a9b      	subs	r3, r3, r2
 800619c:	009b      	lsls	r3, r3, #2
 800619e:	4403      	add	r3, r0
 80061a0:	3334      	adds	r3, #52	@ 0x34
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4299      	cmp	r1, r3
 80061a6:	f200 8083 	bhi.w	80062b0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6818      	ldr	r0, [r3, #0]
 80061ae:	6879      	ldr	r1, [r7, #4]
 80061b0:	69ba      	ldr	r2, [r7, #24]
 80061b2:	4613      	mov	r3, r2
 80061b4:	011b      	lsls	r3, r3, #4
 80061b6:	1a9b      	subs	r3, r3, r2
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	440b      	add	r3, r1
 80061bc:	332c      	adds	r3, #44	@ 0x2c
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	b292      	uxth	r2, r2
 80061c4:	4619      	mov	r1, r3
 80061c6:	f004 f875 	bl	800a2b4 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80061ca:	6879      	ldr	r1, [r7, #4]
 80061cc:	69ba      	ldr	r2, [r7, #24]
 80061ce:	4613      	mov	r3, r2
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	1a9b      	subs	r3, r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	440b      	add	r3, r1
 80061d8:	332c      	adds	r3, #44	@ 0x2c
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	18d1      	adds	r1, r2, r3
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	69ba      	ldr	r2, [r7, #24]
 80061e4:	4613      	mov	r3, r2
 80061e6:	011b      	lsls	r3, r3, #4
 80061e8:	1a9b      	subs	r3, r3, r2
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	4403      	add	r3, r0
 80061ee:	332c      	adds	r3, #44	@ 0x2c
 80061f0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	4613      	mov	r3, r2
 80061f8:	011b      	lsls	r3, r3, #4
 80061fa:	1a9b      	subs	r3, r3, r2
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	440b      	add	r3, r1
 8006200:	3338      	adds	r3, #56	@ 0x38
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	18d1      	adds	r1, r2, r3
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	4613      	mov	r3, r2
 800620e:	011b      	lsls	r3, r3, #4
 8006210:	1a9b      	subs	r3, r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	4403      	add	r3, r0
 8006216:	3338      	adds	r3, #56	@ 0x38
 8006218:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	015a      	lsls	r2, r3, #5
 800621e:	6a3b      	ldr	r3, [r7, #32]
 8006220:	4413      	add	r3, r2
 8006222:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006226:	691b      	ldr	r3, [r3, #16]
 8006228:	0cdb      	lsrs	r3, r3, #19
 800622a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800622e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006230:	6879      	ldr	r1, [r7, #4]
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	4613      	mov	r3, r2
 8006236:	011b      	lsls	r3, r3, #4
 8006238:	1a9b      	subs	r3, r3, r2
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	440b      	add	r3, r1
 800623e:	3328      	adds	r3, #40	@ 0x28
 8006240:	881b      	ldrh	r3, [r3, #0]
 8006242:	461a      	mov	r2, r3
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	4293      	cmp	r3, r2
 8006248:	d13f      	bne.n	80062ca <HCD_RXQLVL_IRQHandler+0x1b4>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d03c      	beq.n	80062ca <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	015a      	lsls	r2, r3, #5
 8006254:	6a3b      	ldr	r3, [r7, #32]
 8006256:	4413      	add	r3, r2
 8006258:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006266:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800626e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	015a      	lsls	r2, r3, #5
 8006274:	6a3b      	ldr	r3, [r7, #32]
 8006276:	4413      	add	r3, r2
 8006278:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800627c:	461a      	mov	r2, r3
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8006282:	6879      	ldr	r1, [r7, #4]
 8006284:	69ba      	ldr	r2, [r7, #24]
 8006286:	4613      	mov	r3, r2
 8006288:	011b      	lsls	r3, r3, #4
 800628a:	1a9b      	subs	r3, r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	440b      	add	r3, r1
 8006290:	333c      	adds	r3, #60	@ 0x3c
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	f083 0301 	eor.w	r3, r3, #1
 8006298:	b2d8      	uxtb	r0, r3
 800629a:	6879      	ldr	r1, [r7, #4]
 800629c:	69ba      	ldr	r2, [r7, #24]
 800629e:	4613      	mov	r3, r2
 80062a0:	011b      	lsls	r3, r3, #4
 80062a2:	1a9b      	subs	r3, r3, r2
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	440b      	add	r3, r1
 80062a8:	333c      	adds	r3, #60	@ 0x3c
 80062aa:	4602      	mov	r2, r0
 80062ac:	701a      	strb	r2, [r3, #0]
      break;
 80062ae:	e00c      	b.n	80062ca <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80062b0:	6879      	ldr	r1, [r7, #4]
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	4613      	mov	r3, r2
 80062b6:	011b      	lsls	r3, r3, #4
 80062b8:	1a9b      	subs	r3, r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	440b      	add	r3, r1
 80062be:	334c      	adds	r3, #76	@ 0x4c
 80062c0:	2204      	movs	r2, #4
 80062c2:	701a      	strb	r2, [r3, #0]
      break;
 80062c4:	e001      	b.n	80062ca <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80062c6:	bf00      	nop
 80062c8:	e000      	b.n	80062cc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80062ca:	bf00      	nop
  }
}
 80062cc:	bf00      	nop
 80062ce:	3728      	adds	r7, #40	@ 0x28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b086      	sub	sp, #24
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006300:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 0302 	and.w	r3, r3, #2
 8006308:	2b02      	cmp	r3, #2
 800630a:	d10b      	bne.n	8006324 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b01      	cmp	r3, #1
 8006314:	d102      	bne.n	800631c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f007 f924 	bl	800d564 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	f043 0302 	orr.w	r3, r3, #2
 8006322:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f003 0308 	and.w	r3, r3, #8
 800632a:	2b08      	cmp	r3, #8
 800632c:	d132      	bne.n	8006394 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	f043 0308 	orr.w	r3, r3, #8
 8006334:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f003 0304 	and.w	r3, r3, #4
 800633c:	2b04      	cmp	r3, #4
 800633e:	d126      	bne.n	800638e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	7a5b      	ldrb	r3, [r3, #9]
 8006344:	2b02      	cmp	r3, #2
 8006346:	d113      	bne.n	8006370 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800634e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006352:	d106      	bne.n	8006362 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2102      	movs	r1, #2
 800635a:	4618      	mov	r0, r3
 800635c:	f004 f940 	bl	800a5e0 <USB_InitFSLSPClkSel>
 8006360:	e011      	b.n	8006386 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2101      	movs	r1, #1
 8006368:	4618      	mov	r0, r3
 800636a:	f004 f939 	bl	800a5e0 <USB_InitFSLSPClkSel>
 800636e:	e00a      	b.n	8006386 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	79db      	ldrb	r3, [r3, #7]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d106      	bne.n	8006386 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800637e:	461a      	mov	r2, r3
 8006380:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8006384:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f007 f916 	bl	800d5b8 <HAL_HCD_PortEnabled_Callback>
 800638c:	e002      	b.n	8006394 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f007 f920 	bl	800d5d4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f003 0320 	and.w	r3, r3, #32
 800639a:	2b20      	cmp	r3, #32
 800639c:	d103      	bne.n	80063a6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f043 0320 	orr.w	r3, r3, #32
 80063a4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80063ac:	461a      	mov	r2, r3
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	6013      	str	r3, [r2, #0]
}
 80063b2:	bf00      	nop
 80063b4:	3718      	adds	r7, #24
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
	...

080063bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b084      	sub	sp, #16
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e12b      	b.n	8006626 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d106      	bne.n	80063e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f7fc fdd0 	bl	8002f88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2224      	movs	r2, #36	@ 0x24
 80063ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f022 0201 	bic.w	r2, r2, #1
 80063fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800640e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800641e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006420:	f002 fa2e 	bl	8008880 <HAL_RCC_GetPCLK1Freq>
 8006424:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	4a81      	ldr	r2, [pc, #516]	@ (8006630 <HAL_I2C_Init+0x274>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d807      	bhi.n	8006440 <HAL_I2C_Init+0x84>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	4a80      	ldr	r2, [pc, #512]	@ (8006634 <HAL_I2C_Init+0x278>)
 8006434:	4293      	cmp	r3, r2
 8006436:	bf94      	ite	ls
 8006438:	2301      	movls	r3, #1
 800643a:	2300      	movhi	r3, #0
 800643c:	b2db      	uxtb	r3, r3
 800643e:	e006      	b.n	800644e <HAL_I2C_Init+0x92>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	4a7d      	ldr	r2, [pc, #500]	@ (8006638 <HAL_I2C_Init+0x27c>)
 8006444:	4293      	cmp	r3, r2
 8006446:	bf94      	ite	ls
 8006448:	2301      	movls	r3, #1
 800644a:	2300      	movhi	r3, #0
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d001      	beq.n	8006456 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e0e7      	b.n	8006626 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	4a78      	ldr	r2, [pc, #480]	@ (800663c <HAL_I2C_Init+0x280>)
 800645a:	fba2 2303 	umull	r2, r3, r2, r3
 800645e:	0c9b      	lsrs	r3, r3, #18
 8006460:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	430a      	orrs	r2, r1
 8006474:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	4a6a      	ldr	r2, [pc, #424]	@ (8006630 <HAL_I2C_Init+0x274>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d802      	bhi.n	8006490 <HAL_I2C_Init+0xd4>
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	3301      	adds	r3, #1
 800648e:	e009      	b.n	80064a4 <HAL_I2C_Init+0xe8>
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006496:	fb02 f303 	mul.w	r3, r2, r3
 800649a:	4a69      	ldr	r2, [pc, #420]	@ (8006640 <HAL_I2C_Init+0x284>)
 800649c:	fba2 2303 	umull	r2, r3, r2, r3
 80064a0:	099b      	lsrs	r3, r3, #6
 80064a2:	3301      	adds	r3, #1
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	6812      	ldr	r2, [r2, #0]
 80064a8:	430b      	orrs	r3, r1
 80064aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	69db      	ldr	r3, [r3, #28]
 80064b2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80064b6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	495c      	ldr	r1, [pc, #368]	@ (8006630 <HAL_I2C_Init+0x274>)
 80064c0:	428b      	cmp	r3, r1
 80064c2:	d819      	bhi.n	80064f8 <HAL_I2C_Init+0x13c>
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	1e59      	subs	r1, r3, #1
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	005b      	lsls	r3, r3, #1
 80064ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80064d2:	1c59      	adds	r1, r3, #1
 80064d4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80064d8:	400b      	ands	r3, r1
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00a      	beq.n	80064f4 <HAL_I2C_Init+0x138>
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	1e59      	subs	r1, r3, #1
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	005b      	lsls	r3, r3, #1
 80064e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80064ec:	3301      	adds	r3, #1
 80064ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064f2:	e051      	b.n	8006598 <HAL_I2C_Init+0x1dc>
 80064f4:	2304      	movs	r3, #4
 80064f6:	e04f      	b.n	8006598 <HAL_I2C_Init+0x1dc>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d111      	bne.n	8006524 <HAL_I2C_Init+0x168>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	1e58      	subs	r0, r3, #1
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6859      	ldr	r1, [r3, #4]
 8006508:	460b      	mov	r3, r1
 800650a:	005b      	lsls	r3, r3, #1
 800650c:	440b      	add	r3, r1
 800650e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006512:	3301      	adds	r3, #1
 8006514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006518:	2b00      	cmp	r3, #0
 800651a:	bf0c      	ite	eq
 800651c:	2301      	moveq	r3, #1
 800651e:	2300      	movne	r3, #0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	e012      	b.n	800654a <HAL_I2C_Init+0x18e>
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	1e58      	subs	r0, r3, #1
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6859      	ldr	r1, [r3, #4]
 800652c:	460b      	mov	r3, r1
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	440b      	add	r3, r1
 8006532:	0099      	lsls	r1, r3, #2
 8006534:	440b      	add	r3, r1
 8006536:	fbb0 f3f3 	udiv	r3, r0, r3
 800653a:	3301      	adds	r3, #1
 800653c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006540:	2b00      	cmp	r3, #0
 8006542:	bf0c      	ite	eq
 8006544:	2301      	moveq	r3, #1
 8006546:	2300      	movne	r3, #0
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <HAL_I2C_Init+0x196>
 800654e:	2301      	movs	r3, #1
 8006550:	e022      	b.n	8006598 <HAL_I2C_Init+0x1dc>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10e      	bne.n	8006578 <HAL_I2C_Init+0x1bc>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	1e58      	subs	r0, r3, #1
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6859      	ldr	r1, [r3, #4]
 8006562:	460b      	mov	r3, r1
 8006564:	005b      	lsls	r3, r3, #1
 8006566:	440b      	add	r3, r1
 8006568:	fbb0 f3f3 	udiv	r3, r0, r3
 800656c:	3301      	adds	r3, #1
 800656e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006572:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006576:	e00f      	b.n	8006598 <HAL_I2C_Init+0x1dc>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	1e58      	subs	r0, r3, #1
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6859      	ldr	r1, [r3, #4]
 8006580:	460b      	mov	r3, r1
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	440b      	add	r3, r1
 8006586:	0099      	lsls	r1, r3, #2
 8006588:	440b      	add	r3, r1
 800658a:	fbb0 f3f3 	udiv	r3, r0, r3
 800658e:	3301      	adds	r3, #1
 8006590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006594:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006598:	6879      	ldr	r1, [r7, #4]
 800659a:	6809      	ldr	r1, [r1, #0]
 800659c:	4313      	orrs	r3, r2
 800659e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69da      	ldr	r2, [r3, #28]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	431a      	orrs	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	430a      	orrs	r2, r1
 80065ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80065c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	6911      	ldr	r1, [r2, #16]
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	68d2      	ldr	r2, [r2, #12]
 80065d2:	4311      	orrs	r1, r2
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	6812      	ldr	r2, [r2, #0]
 80065d8:	430b      	orrs	r3, r1
 80065da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	695a      	ldr	r2, [r3, #20]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	431a      	orrs	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	430a      	orrs	r2, r1
 80065f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f042 0201 	orr.w	r2, r2, #1
 8006606:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2220      	movs	r2, #32
 8006612:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	000186a0 	.word	0x000186a0
 8006634:	001e847f 	.word	0x001e847f
 8006638:	003d08ff 	.word	0x003d08ff
 800663c:	431bde83 	.word	0x431bde83
 8006640:	10624dd3 	.word	0x10624dd3

08006644 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b088      	sub	sp, #32
 8006648:	af02      	add	r7, sp, #8
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	4608      	mov	r0, r1
 800664e:	4611      	mov	r1, r2
 8006650:	461a      	mov	r2, r3
 8006652:	4603      	mov	r3, r0
 8006654:	817b      	strh	r3, [r7, #10]
 8006656:	460b      	mov	r3, r1
 8006658:	813b      	strh	r3, [r7, #8]
 800665a:	4613      	mov	r3, r2
 800665c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800665e:	f7fc ff99 	bl	8003594 <HAL_GetTick>
 8006662:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800666a:	b2db      	uxtb	r3, r3
 800666c:	2b20      	cmp	r3, #32
 800666e:	f040 80d9 	bne.w	8006824 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	2319      	movs	r3, #25
 8006678:	2201      	movs	r2, #1
 800667a:	496d      	ldr	r1, [pc, #436]	@ (8006830 <HAL_I2C_Mem_Write+0x1ec>)
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f000 fdb9 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006688:	2302      	movs	r3, #2
 800668a:	e0cc      	b.n	8006826 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006692:	2b01      	cmp	r3, #1
 8006694:	d101      	bne.n	800669a <HAL_I2C_Mem_Write+0x56>
 8006696:	2302      	movs	r3, #2
 8006698:	e0c5      	b.n	8006826 <HAL_I2C_Mem_Write+0x1e2>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0301 	and.w	r3, r3, #1
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d007      	beq.n	80066c0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f042 0201 	orr.w	r2, r2, #1
 80066be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80066ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2221      	movs	r2, #33	@ 0x21
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2240      	movs	r2, #64	@ 0x40
 80066dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6a3a      	ldr	r2, [r7, #32]
 80066ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80066f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	4a4d      	ldr	r2, [pc, #308]	@ (8006834 <HAL_I2C_Mem_Write+0x1f0>)
 8006700:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006702:	88f8      	ldrh	r0, [r7, #6]
 8006704:	893a      	ldrh	r2, [r7, #8]
 8006706:	8979      	ldrh	r1, [r7, #10]
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	9301      	str	r3, [sp, #4]
 800670c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670e:	9300      	str	r3, [sp, #0]
 8006710:	4603      	mov	r3, r0
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f000 fbf0 	bl	8006ef8 <I2C_RequestMemoryWrite>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d052      	beq.n	80067c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e081      	b.n	8006826 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 fe7e 	bl	8007428 <I2C_WaitOnTXEFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00d      	beq.n	800674e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006736:	2b04      	cmp	r3, #4
 8006738:	d107      	bne.n	800674a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006748:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e06b      	b.n	8006826 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006752:	781a      	ldrb	r2, [r3, #0]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800675e:	1c5a      	adds	r2, r3, #1
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006768:	3b01      	subs	r3, #1
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006774:	b29b      	uxth	r3, r3
 8006776:	3b01      	subs	r3, #1
 8006778:	b29a      	uxth	r2, r3
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	695b      	ldr	r3, [r3, #20]
 8006784:	f003 0304 	and.w	r3, r3, #4
 8006788:	2b04      	cmp	r3, #4
 800678a:	d11b      	bne.n	80067c4 <HAL_I2C_Mem_Write+0x180>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006790:	2b00      	cmp	r3, #0
 8006792:	d017      	beq.n	80067c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006798:	781a      	ldrb	r2, [r3, #0]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a4:	1c5a      	adds	r2, r3, #1
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067ae:	3b01      	subs	r3, #1
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	3b01      	subs	r3, #1
 80067be:	b29a      	uxth	r2, r3
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1aa      	bne.n	8006722 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067d0:	68f8      	ldr	r0, [r7, #12]
 80067d2:	f000 fe71 	bl	80074b8 <I2C_WaitOnBTFFlagUntilTimeout>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d00d      	beq.n	80067f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e0:	2b04      	cmp	r3, #4
 80067e2:	d107      	bne.n	80067f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e016      	b.n	8006826 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006806:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2220      	movs	r2, #32
 800680c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2200      	movs	r2, #0
 8006814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006820:	2300      	movs	r3, #0
 8006822:	e000      	b.n	8006826 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006824:	2302      	movs	r3, #2
  }
}
 8006826:	4618      	mov	r0, r3
 8006828:	3718      	adds	r7, #24
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	00100002 	.word	0x00100002
 8006834:	ffff0000 	.word	0xffff0000

08006838 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b08c      	sub	sp, #48	@ 0x30
 800683c:	af02      	add	r7, sp, #8
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	4608      	mov	r0, r1
 8006842:	4611      	mov	r1, r2
 8006844:	461a      	mov	r2, r3
 8006846:	4603      	mov	r3, r0
 8006848:	817b      	strh	r3, [r7, #10]
 800684a:	460b      	mov	r3, r1
 800684c:	813b      	strh	r3, [r7, #8]
 800684e:	4613      	mov	r3, r2
 8006850:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006852:	f7fc fe9f 	bl	8003594 <HAL_GetTick>
 8006856:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800685e:	b2db      	uxtb	r3, r3
 8006860:	2b20      	cmp	r3, #32
 8006862:	f040 8214 	bne.w	8006c8e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	2319      	movs	r3, #25
 800686c:	2201      	movs	r2, #1
 800686e:	497b      	ldr	r1, [pc, #492]	@ (8006a5c <HAL_I2C_Mem_Read+0x224>)
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f000 fcbf 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d001      	beq.n	8006880 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800687c:	2302      	movs	r3, #2
 800687e:	e207      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006886:	2b01      	cmp	r3, #1
 8006888:	d101      	bne.n	800688e <HAL_I2C_Mem_Read+0x56>
 800688a:	2302      	movs	r3, #2
 800688c:	e200      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0301 	and.w	r3, r3, #1
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d007      	beq.n	80068b4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2222      	movs	r2, #34	@ 0x22
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2240      	movs	r2, #64	@ 0x40
 80068d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80068e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	4a5b      	ldr	r2, [pc, #364]	@ (8006a60 <HAL_I2C_Mem_Read+0x228>)
 80068f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068f6:	88f8      	ldrh	r0, [r7, #6]
 80068f8:	893a      	ldrh	r2, [r7, #8]
 80068fa:	8979      	ldrh	r1, [r7, #10]
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	9301      	str	r3, [sp, #4]
 8006900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006902:	9300      	str	r3, [sp, #0]
 8006904:	4603      	mov	r3, r0
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 fb8c 	bl	8007024 <I2C_RequestMemoryRead>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d001      	beq.n	8006916 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e1bc      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800691a:	2b00      	cmp	r3, #0
 800691c:	d113      	bne.n	8006946 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800691e:	2300      	movs	r3, #0
 8006920:	623b      	str	r3, [r7, #32]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	695b      	ldr	r3, [r3, #20]
 8006928:	623b      	str	r3, [r7, #32]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	623b      	str	r3, [r7, #32]
 8006932:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006942:	601a      	str	r2, [r3, #0]
 8006944:	e190      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800694a:	2b01      	cmp	r3, #1
 800694c:	d11b      	bne.n	8006986 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800695c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800695e:	2300      	movs	r3, #0
 8006960:	61fb      	str	r3, [r7, #28]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	61fb      	str	r3, [r7, #28]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	61fb      	str	r3, [r7, #28]
 8006972:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	e170      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800698a:	2b02      	cmp	r3, #2
 800698c:	d11b      	bne.n	80069c6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800699c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069ae:	2300      	movs	r3, #0
 80069b0:	61bb      	str	r3, [r7, #24]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	61bb      	str	r3, [r7, #24]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	61bb      	str	r3, [r7, #24]
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	e150      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069c6:	2300      	movs	r3, #0
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	695b      	ldr	r3, [r3, #20]
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	617b      	str	r3, [r7, #20]
 80069da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80069dc:	e144      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069e2:	2b03      	cmp	r3, #3
 80069e4:	f200 80f1 	bhi.w	8006bca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d123      	bne.n	8006a38 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f000 fda7 	bl	8007548 <I2C_WaitOnRXNEFlagUntilTimeout>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e145      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	691a      	ldr	r2, [r3, #16]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0e:	b2d2      	uxtb	r2, r2
 8006a10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a16:	1c5a      	adds	r2, r3, #1
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a20:	3b01      	subs	r3, #1
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a36:	e117      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d14e      	bne.n	8006ade <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a46:	2200      	movs	r2, #0
 8006a48:	4906      	ldr	r1, [pc, #24]	@ (8006a64 <HAL_I2C_Mem_Read+0x22c>)
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f000 fbd2 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d008      	beq.n	8006a68 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e11a      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
 8006a5a:	bf00      	nop
 8006a5c:	00100002 	.word	0x00100002
 8006a60:	ffff0000 	.word	0xffff0000
 8006a64:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	691a      	ldr	r2, [r3, #16]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a82:	b2d2      	uxtb	r2, r2
 8006a84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a94:	3b01      	subs	r3, #1
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	691a      	ldr	r2, [r3, #16]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab4:	b2d2      	uxtb	r2, r2
 8006ab6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006abc:	1c5a      	adds	r2, r3, #1
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006adc:	e0c4      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae0:	9300      	str	r3, [sp, #0]
 8006ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	496c      	ldr	r1, [pc, #432]	@ (8006c98 <HAL_I2C_Mem_Read+0x460>)
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f000 fb83 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006aee:	4603      	mov	r3, r0
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d001      	beq.n	8006af8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e0cb      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	691a      	ldr	r2, [r3, #16]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b12:	b2d2      	uxtb	r2, r2
 8006b14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1a:	1c5a      	adds	r2, r3, #1
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b24:	3b01      	subs	r3, #1
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	3b01      	subs	r3, #1
 8006b34:	b29a      	uxth	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b40:	2200      	movs	r2, #0
 8006b42:	4955      	ldr	r1, [pc, #340]	@ (8006c98 <HAL_I2C_Mem_Read+0x460>)
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f000 fb55 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d001      	beq.n	8006b54 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e09d      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	691a      	ldr	r2, [r3, #16]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6e:	b2d2      	uxtb	r2, r2
 8006b70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b76:	1c5a      	adds	r2, r3, #1
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	691a      	ldr	r2, [r3, #16]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba0:	b2d2      	uxtb	r2, r2
 8006ba2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	b29a      	uxth	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006bc8:	e04e      	b.n	8006c68 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bcc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f000 fcba 	bl	8007548 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e058      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	691a      	ldr	r2, [r3, #16]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be8:	b2d2      	uxtb	r2, r2
 8006bea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf0:	1c5a      	adds	r2, r3, #1
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	f003 0304 	and.w	r3, r3, #4
 8006c1a:	2b04      	cmp	r3, #4
 8006c1c:	d124      	bne.n	8006c68 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d107      	bne.n	8006c36 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c34:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	691a      	ldr	r2, [r3, #16]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f47f aeb6 	bne.w	80069de <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2220      	movs	r2, #32
 8006c76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	e000      	b.n	8006c90 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006c8e:	2302      	movs	r3, #2
  }
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3728      	adds	r7, #40	@ 0x28
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	00010004 	.word	0x00010004

08006c9c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b08a      	sub	sp, #40	@ 0x28
 8006ca0:	af02      	add	r7, sp, #8
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	607a      	str	r2, [r7, #4]
 8006ca6:	603b      	str	r3, [r7, #0]
 8006ca8:	460b      	mov	r3, r1
 8006caa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006cac:	f7fc fc72 	bl	8003594 <HAL_GetTick>
 8006cb0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	2b20      	cmp	r3, #32
 8006cc0:	f040 8111 	bne.w	8006ee6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	2319      	movs	r3, #25
 8006cca:	2201      	movs	r2, #1
 8006ccc:	4988      	ldr	r1, [pc, #544]	@ (8006ef0 <HAL_I2C_IsDeviceReady+0x254>)
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f000 fa90 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006cda:	2302      	movs	r3, #2
 8006cdc:	e104      	b.n	8006ee8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d101      	bne.n	8006cec <HAL_I2C_IsDeviceReady+0x50>
 8006ce8:	2302      	movs	r3, #2
 8006cea:	e0fd      	b.n	8006ee8 <HAL_I2C_IsDeviceReady+0x24c>
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 0301 	and.w	r3, r3, #1
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d007      	beq.n	8006d12 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f042 0201 	orr.w	r2, r2, #1
 8006d10:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2224      	movs	r2, #36	@ 0x24
 8006d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	4a70      	ldr	r2, [pc, #448]	@ (8006ef4 <HAL_I2C_IsDeviceReady+0x258>)
 8006d34:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d44:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d52:	68f8      	ldr	r0, [r7, #12]
 8006d54:	f000 fa4e 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00d      	beq.n	8006d7a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d6c:	d103      	bne.n	8006d76 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d74:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	e0b6      	b.n	8006ee8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d7a:	897b      	ldrh	r3, [r7, #10]
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	461a      	mov	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d88:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006d8a:	f7fc fc03 	bl	8003594 <HAL_GetTick>
 8006d8e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	695b      	ldr	r3, [r3, #20]
 8006d96:	f003 0302 	and.w	r3, r3, #2
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	bf0c      	ite	eq
 8006d9e:	2301      	moveq	r3, #1
 8006da0:	2300      	movne	r3, #0
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006db0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006db4:	bf0c      	ite	eq
 8006db6:	2301      	moveq	r3, #1
 8006db8:	2300      	movne	r3, #0
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006dbe:	e025      	b.n	8006e0c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006dc0:	f7fc fbe8 	bl	8003594 <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	683a      	ldr	r2, [r7, #0]
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d302      	bcc.n	8006dd6 <HAL_I2C_IsDeviceReady+0x13a>
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d103      	bne.n	8006dde <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	22a0      	movs	r2, #160	@ 0xa0
 8006dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	695b      	ldr	r3, [r3, #20]
 8006de4:	f003 0302 	and.w	r3, r3, #2
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	bf0c      	ite	eq
 8006dec:	2301      	moveq	r3, #1
 8006dee:	2300      	movne	r3, #0
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e02:	bf0c      	ite	eq
 8006e04:	2301      	moveq	r3, #1
 8006e06:	2300      	movne	r3, #0
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2ba0      	cmp	r3, #160	@ 0xa0
 8006e16:	d005      	beq.n	8006e24 <HAL_I2C_IsDeviceReady+0x188>
 8006e18:	7dfb      	ldrb	r3, [r7, #23]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d102      	bne.n	8006e24 <HAL_I2C_IsDeviceReady+0x188>
 8006e1e:	7dbb      	ldrb	r3, [r7, #22]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d0cd      	beq.n	8006dc0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2220      	movs	r2, #32
 8006e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d129      	bne.n	8006e8e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e48:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	613b      	str	r3, [r7, #16]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	695b      	ldr	r3, [r3, #20]
 8006e54:	613b      	str	r3, [r7, #16]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	699b      	ldr	r3, [r3, #24]
 8006e5c:	613b      	str	r3, [r7, #16]
 8006e5e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	9300      	str	r3, [sp, #0]
 8006e64:	2319      	movs	r3, #25
 8006e66:	2201      	movs	r2, #1
 8006e68:	4921      	ldr	r1, [pc, #132]	@ (8006ef0 <HAL_I2C_IsDeviceReady+0x254>)
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 f9c2 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e036      	b.n	8006ee8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2220      	movs	r2, #32
 8006e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	e02c      	b.n	8006ee8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e9c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ea6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	9300      	str	r3, [sp, #0]
 8006eac:	2319      	movs	r3, #25
 8006eae:	2201      	movs	r2, #1
 8006eb0:	490f      	ldr	r1, [pc, #60]	@ (8006ef0 <HAL_I2C_IsDeviceReady+0x254>)
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f000 f99e 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d001      	beq.n	8006ec2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e012      	b.n	8006ee8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006ec8:	69ba      	ldr	r2, [r7, #24]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	f4ff af32 	bcc.w	8006d36 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2220      	movs	r2, #32
 8006ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e000      	b.n	8006ee8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006ee6:	2302      	movs	r3, #2
  }
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3720      	adds	r7, #32
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	00100002 	.word	0x00100002
 8006ef4:	ffff0000 	.word	0xffff0000

08006ef8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b088      	sub	sp, #32
 8006efc:	af02      	add	r7, sp, #8
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	4608      	mov	r0, r1
 8006f02:	4611      	mov	r1, r2
 8006f04:	461a      	mov	r2, r3
 8006f06:	4603      	mov	r3, r0
 8006f08:	817b      	strh	r3, [r7, #10]
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	813b      	strh	r3, [r7, #8]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f24:	9300      	str	r3, [sp, #0]
 8006f26:	6a3b      	ldr	r3, [r7, #32]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f2e:	68f8      	ldr	r0, [r7, #12]
 8006f30:	f000 f960 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00d      	beq.n	8006f56 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f48:	d103      	bne.n	8006f52 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e05f      	b.n	8007016 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f56:	897b      	ldrh	r3, [r7, #10]
 8006f58:	b2db      	uxtb	r3, r3
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006f64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f68:	6a3a      	ldr	r2, [r7, #32]
 8006f6a:	492d      	ldr	r1, [pc, #180]	@ (8007020 <I2C_RequestMemoryWrite+0x128>)
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	f000 f9bb 	bl	80072e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f72:	4603      	mov	r3, r0
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d001      	beq.n	8006f7c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e04c      	b.n	8007016 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	617b      	str	r3, [r7, #20]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	695b      	ldr	r3, [r3, #20]
 8006f86:	617b      	str	r3, [r7, #20]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	699b      	ldr	r3, [r3, #24]
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f94:	6a39      	ldr	r1, [r7, #32]
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f000 fa46 	bl	8007428 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00d      	beq.n	8006fbe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa6:	2b04      	cmp	r3, #4
 8006fa8:	d107      	bne.n	8006fba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e02b      	b.n	8007016 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006fbe:	88fb      	ldrh	r3, [r7, #6]
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d105      	bne.n	8006fd0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006fc4:	893b      	ldrh	r3, [r7, #8]
 8006fc6:	b2da      	uxtb	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	611a      	str	r2, [r3, #16]
 8006fce:	e021      	b.n	8007014 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006fd0:	893b      	ldrh	r3, [r7, #8]
 8006fd2:	0a1b      	lsrs	r3, r3, #8
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	b2da      	uxtb	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fe0:	6a39      	ldr	r1, [r7, #32]
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f000 fa20 	bl	8007428 <I2C_WaitOnTXEFlagUntilTimeout>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d00d      	beq.n	800700a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ff2:	2b04      	cmp	r3, #4
 8006ff4:	d107      	bne.n	8007006 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007004:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e005      	b.n	8007016 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800700a:	893b      	ldrh	r3, [r7, #8]
 800700c:	b2da      	uxtb	r2, r3
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3718      	adds	r7, #24
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	00010002 	.word	0x00010002

08007024 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b088      	sub	sp, #32
 8007028:	af02      	add	r7, sp, #8
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	4608      	mov	r0, r1
 800702e:	4611      	mov	r1, r2
 8007030:	461a      	mov	r2, r3
 8007032:	4603      	mov	r3, r0
 8007034:	817b      	strh	r3, [r7, #10]
 8007036:	460b      	mov	r3, r1
 8007038:	813b      	strh	r3, [r7, #8]
 800703a:	4613      	mov	r3, r2
 800703c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800704c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800705c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800705e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	2200      	movs	r2, #0
 8007066:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 f8c2 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00d      	beq.n	8007092 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007084:	d103      	bne.n	800708e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800708c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e0aa      	b.n	80071e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007092:	897b      	ldrh	r3, [r7, #10]
 8007094:	b2db      	uxtb	r3, r3
 8007096:	461a      	mov	r2, r3
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80070a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a4:	6a3a      	ldr	r2, [r7, #32]
 80070a6:	4952      	ldr	r1, [pc, #328]	@ (80071f0 <I2C_RequestMemoryRead+0x1cc>)
 80070a8:	68f8      	ldr	r0, [r7, #12]
 80070aa:	f000 f91d 	bl	80072e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d001      	beq.n	80070b8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	e097      	b.n	80071e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070b8:	2300      	movs	r3, #0
 80070ba:	617b      	str	r3, [r7, #20]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	695b      	ldr	r3, [r3, #20]
 80070c2:	617b      	str	r3, [r7, #20]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	617b      	str	r3, [r7, #20]
 80070cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070d0:	6a39      	ldr	r1, [r7, #32]
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f000 f9a8 	bl	8007428 <I2C_WaitOnTXEFlagUntilTimeout>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00d      	beq.n	80070fa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e2:	2b04      	cmp	r3, #4
 80070e4:	d107      	bne.n	80070f6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	e076      	b.n	80071e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80070fa:	88fb      	ldrh	r3, [r7, #6]
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d105      	bne.n	800710c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007100:	893b      	ldrh	r3, [r7, #8]
 8007102:	b2da      	uxtb	r2, r3
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	611a      	str	r2, [r3, #16]
 800710a:	e021      	b.n	8007150 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800710c:	893b      	ldrh	r3, [r7, #8]
 800710e:	0a1b      	lsrs	r3, r3, #8
 8007110:	b29b      	uxth	r3, r3
 8007112:	b2da      	uxtb	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800711a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800711c:	6a39      	ldr	r1, [r7, #32]
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 f982 	bl	8007428 <I2C_WaitOnTXEFlagUntilTimeout>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00d      	beq.n	8007146 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712e:	2b04      	cmp	r3, #4
 8007130:	d107      	bne.n	8007142 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007140:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e050      	b.n	80071e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007146:	893b      	ldrh	r3, [r7, #8]
 8007148:	b2da      	uxtb	r2, r3
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007152:	6a39      	ldr	r1, [r7, #32]
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f000 f967 	bl	8007428 <I2C_WaitOnTXEFlagUntilTimeout>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00d      	beq.n	800717c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007164:	2b04      	cmp	r3, #4
 8007166:	d107      	bne.n	8007178 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007176:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e035      	b.n	80071e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800718a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	6a3b      	ldr	r3, [r7, #32]
 8007192:	2200      	movs	r2, #0
 8007194:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f000 f82b 	bl	80071f4 <I2C_WaitOnFlagUntilTimeout>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00d      	beq.n	80071c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071b2:	d103      	bne.n	80071bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e013      	b.n	80071e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80071c0:	897b      	ldrh	r3, [r7, #10]
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	f043 0301 	orr.w	r3, r3, #1
 80071c8:	b2da      	uxtb	r2, r3
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80071d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d2:	6a3a      	ldr	r2, [r7, #32]
 80071d4:	4906      	ldr	r1, [pc, #24]	@ (80071f0 <I2C_RequestMemoryRead+0x1cc>)
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 f886 	bl	80072e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d001      	beq.n	80071e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e000      	b.n	80071e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80071e6:	2300      	movs	r3, #0
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3718      	adds	r7, #24
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	00010002 	.word	0x00010002

080071f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	60b9      	str	r1, [r7, #8]
 80071fe:	603b      	str	r3, [r7, #0]
 8007200:	4613      	mov	r3, r2
 8007202:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007204:	e048      	b.n	8007298 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800720c:	d044      	beq.n	8007298 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800720e:	f7fc f9c1 	bl	8003594 <HAL_GetTick>
 8007212:	4602      	mov	r2, r0
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	683a      	ldr	r2, [r7, #0]
 800721a:	429a      	cmp	r2, r3
 800721c:	d302      	bcc.n	8007224 <I2C_WaitOnFlagUntilTimeout+0x30>
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d139      	bne.n	8007298 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	0c1b      	lsrs	r3, r3, #16
 8007228:	b2db      	uxtb	r3, r3
 800722a:	2b01      	cmp	r3, #1
 800722c:	d10d      	bne.n	800724a <I2C_WaitOnFlagUntilTimeout+0x56>
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	695b      	ldr	r3, [r3, #20]
 8007234:	43da      	mvns	r2, r3
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	4013      	ands	r3, r2
 800723a:	b29b      	uxth	r3, r3
 800723c:	2b00      	cmp	r3, #0
 800723e:	bf0c      	ite	eq
 8007240:	2301      	moveq	r3, #1
 8007242:	2300      	movne	r3, #0
 8007244:	b2db      	uxtb	r3, r3
 8007246:	461a      	mov	r2, r3
 8007248:	e00c      	b.n	8007264 <I2C_WaitOnFlagUntilTimeout+0x70>
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	43da      	mvns	r2, r3
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	4013      	ands	r3, r2
 8007256:	b29b      	uxth	r3, r3
 8007258:	2b00      	cmp	r3, #0
 800725a:	bf0c      	ite	eq
 800725c:	2301      	moveq	r3, #1
 800725e:	2300      	movne	r3, #0
 8007260:	b2db      	uxtb	r3, r3
 8007262:	461a      	mov	r2, r3
 8007264:	79fb      	ldrb	r3, [r7, #7]
 8007266:	429a      	cmp	r2, r3
 8007268:	d116      	bne.n	8007298 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2220      	movs	r2, #32
 8007274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2200      	movs	r2, #0
 800727c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007284:	f043 0220 	orr.w	r2, r3, #32
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2200      	movs	r2, #0
 8007290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e023      	b.n	80072e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	0c1b      	lsrs	r3, r3, #16
 800729c:	b2db      	uxtb	r3, r3
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d10d      	bne.n	80072be <I2C_WaitOnFlagUntilTimeout+0xca>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	695b      	ldr	r3, [r3, #20]
 80072a8:	43da      	mvns	r2, r3
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	4013      	ands	r3, r2
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	bf0c      	ite	eq
 80072b4:	2301      	moveq	r3, #1
 80072b6:	2300      	movne	r3, #0
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	461a      	mov	r2, r3
 80072bc:	e00c      	b.n	80072d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	699b      	ldr	r3, [r3, #24]
 80072c4:	43da      	mvns	r2, r3
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	4013      	ands	r3, r2
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	bf0c      	ite	eq
 80072d0:	2301      	moveq	r3, #1
 80072d2:	2300      	movne	r3, #0
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	461a      	mov	r2, r3
 80072d8:	79fb      	ldrb	r3, [r7, #7]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d093      	beq.n	8007206 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3710      	adds	r7, #16
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	60b9      	str	r1, [r7, #8]
 80072f2:	607a      	str	r2, [r7, #4]
 80072f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072f6:	e071      	b.n	80073dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	695b      	ldr	r3, [r3, #20]
 80072fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007306:	d123      	bne.n	8007350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007316:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007320:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2220      	movs	r2, #32
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800733c:	f043 0204 	orr.w	r2, r3, #4
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	e067      	b.n	8007420 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007356:	d041      	beq.n	80073dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007358:	f7fc f91c 	bl	8003594 <HAL_GetTick>
 800735c:	4602      	mov	r2, r0
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	429a      	cmp	r2, r3
 8007366:	d302      	bcc.n	800736e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d136      	bne.n	80073dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	0c1b      	lsrs	r3, r3, #16
 8007372:	b2db      	uxtb	r3, r3
 8007374:	2b01      	cmp	r3, #1
 8007376:	d10c      	bne.n	8007392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	695b      	ldr	r3, [r3, #20]
 800737e:	43da      	mvns	r2, r3
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	4013      	ands	r3, r2
 8007384:	b29b      	uxth	r3, r3
 8007386:	2b00      	cmp	r3, #0
 8007388:	bf14      	ite	ne
 800738a:	2301      	movne	r3, #1
 800738c:	2300      	moveq	r3, #0
 800738e:	b2db      	uxtb	r3, r3
 8007390:	e00b      	b.n	80073aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	699b      	ldr	r3, [r3, #24]
 8007398:	43da      	mvns	r2, r3
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	4013      	ands	r3, r2
 800739e:	b29b      	uxth	r3, r3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	bf14      	ite	ne
 80073a4:	2301      	movne	r3, #1
 80073a6:	2300      	moveq	r3, #0
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d016      	beq.n	80073dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2220      	movs	r2, #32
 80073b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c8:	f043 0220 	orr.w	r2, r3, #32
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	e021      	b.n	8007420 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	0c1b      	lsrs	r3, r3, #16
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d10c      	bne.n	8007400 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	695b      	ldr	r3, [r3, #20]
 80073ec:	43da      	mvns	r2, r3
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	4013      	ands	r3, r2
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	bf14      	ite	ne
 80073f8:	2301      	movne	r3, #1
 80073fa:	2300      	moveq	r3, #0
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	e00b      	b.n	8007418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	699b      	ldr	r3, [r3, #24]
 8007406:	43da      	mvns	r2, r3
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	4013      	ands	r3, r2
 800740c:	b29b      	uxth	r3, r3
 800740e:	2b00      	cmp	r3, #0
 8007410:	bf14      	ite	ne
 8007412:	2301      	movne	r3, #1
 8007414:	2300      	moveq	r3, #0
 8007416:	b2db      	uxtb	r3, r3
 8007418:	2b00      	cmp	r3, #0
 800741a:	f47f af6d 	bne.w	80072f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007434:	e034      	b.n	80074a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f000 f8e3 	bl	8007602 <I2C_IsAcknowledgeFailed>
 800743c:	4603      	mov	r3, r0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d001      	beq.n	8007446 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e034      	b.n	80074b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800744c:	d028      	beq.n	80074a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800744e:	f7fc f8a1 	bl	8003594 <HAL_GetTick>
 8007452:	4602      	mov	r2, r0
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	1ad3      	subs	r3, r2, r3
 8007458:	68ba      	ldr	r2, [r7, #8]
 800745a:	429a      	cmp	r2, r3
 800745c:	d302      	bcc.n	8007464 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d11d      	bne.n	80074a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800746e:	2b80      	cmp	r3, #128	@ 0x80
 8007470:	d016      	beq.n	80074a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2220      	movs	r2, #32
 800747c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800748c:	f043 0220 	orr.w	r2, r3, #32
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2200      	movs	r2, #0
 8007498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e007      	b.n	80074b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074aa:	2b80      	cmp	r3, #128	@ 0x80
 80074ac:	d1c3      	bne.n	8007436 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80074ae:	2300      	movs	r3, #0
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	60b9      	str	r1, [r7, #8]
 80074c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80074c4:	e034      	b.n	8007530 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f000 f89b 	bl	8007602 <I2C_IsAcknowledgeFailed>
 80074cc:	4603      	mov	r3, r0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d001      	beq.n	80074d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	e034      	b.n	8007540 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074dc:	d028      	beq.n	8007530 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074de:	f7fc f859 	bl	8003594 <HAL_GetTick>
 80074e2:	4602      	mov	r2, r0
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	1ad3      	subs	r3, r2, r3
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d302      	bcc.n	80074f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d11d      	bne.n	8007530 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	695b      	ldr	r3, [r3, #20]
 80074fa:	f003 0304 	and.w	r3, r3, #4
 80074fe:	2b04      	cmp	r3, #4
 8007500:	d016      	beq.n	8007530 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2200      	movs	r2, #0
 8007506:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2220      	movs	r2, #32
 800750c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800751c:	f043 0220 	orr.w	r2, r3, #32
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	e007      	b.n	8007540 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	695b      	ldr	r3, [r3, #20]
 8007536:	f003 0304 	and.w	r3, r3, #4
 800753a:	2b04      	cmp	r3, #4
 800753c:	d1c3      	bne.n	80074c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800753e:	2300      	movs	r3, #0
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007554:	e049      	b.n	80075ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	695b      	ldr	r3, [r3, #20]
 800755c:	f003 0310 	and.w	r3, r3, #16
 8007560:	2b10      	cmp	r3, #16
 8007562:	d119      	bne.n	8007598 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f06f 0210 	mvn.w	r2, #16
 800756c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2200      	movs	r2, #0
 8007572:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2220      	movs	r2, #32
 8007578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2200      	movs	r2, #0
 8007580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	e030      	b.n	80075fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007598:	f7fb fffc 	bl	8003594 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d302      	bcc.n	80075ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d11d      	bne.n	80075ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	695b      	ldr	r3, [r3, #20]
 80075b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b8:	2b40      	cmp	r3, #64	@ 0x40
 80075ba:	d016      	beq.n	80075ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2200      	movs	r2, #0
 80075c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2220      	movs	r2, #32
 80075c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075d6:	f043 0220 	orr.w	r2, r3, #32
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e007      	b.n	80075fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	695b      	ldr	r3, [r3, #20]
 80075f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075f4:	2b40      	cmp	r3, #64	@ 0x40
 80075f6:	d1ae      	bne.n	8007556 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}

08007602 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007602:	b480      	push	{r7}
 8007604:	b083      	sub	sp, #12
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	695b      	ldr	r3, [r3, #20]
 8007610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007614:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007618:	d11b      	bne.n	8007652 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007622:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2220      	movs	r2, #32
 800762e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800763e:	f043 0204 	orr.w	r2, r3, #4
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e000      	b.n	8007654 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr

08007660 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b088      	sub	sp, #32
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e128      	b.n	80078c4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d109      	bne.n	8007692 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a90      	ldr	r2, [pc, #576]	@ (80078cc <HAL_I2S_Init+0x26c>)
 800768a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f7fb fcc3 	bl	8003018 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2202      	movs	r2, #2
 8007696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	69db      	ldr	r3, [r3, #28]
 80076a0:	687a      	ldr	r2, [r7, #4]
 80076a2:	6812      	ldr	r2, [r2, #0]
 80076a4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80076a8:	f023 030f 	bic.w	r3, r3, #15
 80076ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	2202      	movs	r2, #2
 80076b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	695b      	ldr	r3, [r3, #20]
 80076ba:	2b02      	cmp	r3, #2
 80076bc:	d060      	beq.n	8007780 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d102      	bne.n	80076cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80076c6:	2310      	movs	r3, #16
 80076c8:	617b      	str	r3, [r7, #20]
 80076ca:	e001      	b.n	80076d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80076cc:	2320      	movs	r3, #32
 80076ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	2b20      	cmp	r3, #32
 80076d6:	d802      	bhi.n	80076de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	005b      	lsls	r3, r3, #1
 80076dc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80076de:	2001      	movs	r0, #1
 80076e0:	f001 f9c4 	bl	8008a6c <HAL_RCCEx_GetPeriphCLKFreq>
 80076e4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	691b      	ldr	r3, [r3, #16]
 80076ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076ee:	d125      	bne.n	800773c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d010      	beq.n	800771a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	68fa      	ldr	r2, [r7, #12]
 80076fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8007702:	4613      	mov	r3, r2
 8007704:	009b      	lsls	r3, r3, #2
 8007706:	4413      	add	r3, r2
 8007708:	005b      	lsls	r3, r3, #1
 800770a:	461a      	mov	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	fbb2 f3f3 	udiv	r3, r2, r3
 8007714:	3305      	adds	r3, #5
 8007716:	613b      	str	r3, [r7, #16]
 8007718:	e01f      	b.n	800775a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	00db      	lsls	r3, r3, #3
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	fbb2 f2f3 	udiv	r2, r2, r3
 8007724:	4613      	mov	r3, r2
 8007726:	009b      	lsls	r3, r3, #2
 8007728:	4413      	add	r3, r2
 800772a:	005b      	lsls	r3, r3, #1
 800772c:	461a      	mov	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	695b      	ldr	r3, [r3, #20]
 8007732:	fbb2 f3f3 	udiv	r3, r2, r3
 8007736:	3305      	adds	r3, #5
 8007738:	613b      	str	r3, [r7, #16]
 800773a:	e00e      	b.n	800775a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	fbb2 f2f3 	udiv	r2, r2, r3
 8007744:	4613      	mov	r3, r2
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	4413      	add	r3, r2
 800774a:	005b      	lsls	r3, r3, #1
 800774c:	461a      	mov	r2, r3
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	695b      	ldr	r3, [r3, #20]
 8007752:	fbb2 f3f3 	udiv	r3, r2, r3
 8007756:	3305      	adds	r3, #5
 8007758:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	4a5c      	ldr	r2, [pc, #368]	@ (80078d0 <HAL_I2S_Init+0x270>)
 800775e:	fba2 2303 	umull	r2, r3, r2, r3
 8007762:	08db      	lsrs	r3, r3, #3
 8007764:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f003 0301 	and.w	r3, r3, #1
 800776c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800776e:	693a      	ldr	r2, [r7, #16]
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	085b      	lsrs	r3, r3, #1
 8007776:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	021b      	lsls	r3, r3, #8
 800777c:	61bb      	str	r3, [r7, #24]
 800777e:	e003      	b.n	8007788 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007780:	2302      	movs	r3, #2
 8007782:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007788:	69fb      	ldr	r3, [r7, #28]
 800778a:	2b01      	cmp	r3, #1
 800778c:	d902      	bls.n	8007794 <HAL_I2S_Init+0x134>
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	2bff      	cmp	r3, #255	@ 0xff
 8007792:	d907      	bls.n	80077a4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007798:	f043 0210 	orr.w	r2, r3, #16
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e08f      	b.n	80078c4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	691a      	ldr	r2, [r3, #16]
 80077a8:	69bb      	ldr	r3, [r7, #24]
 80077aa:	ea42 0103 	orr.w	r1, r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	69fa      	ldr	r2, [r7, #28]
 80077b4:	430a      	orrs	r2, r1
 80077b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	69db      	ldr	r3, [r3, #28]
 80077be:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80077c2:	f023 030f 	bic.w	r3, r3, #15
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	6851      	ldr	r1, [r2, #4]
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	6892      	ldr	r2, [r2, #8]
 80077ce:	4311      	orrs	r1, r2
 80077d0:	687a      	ldr	r2, [r7, #4]
 80077d2:	68d2      	ldr	r2, [r2, #12]
 80077d4:	4311      	orrs	r1, r2
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	6992      	ldr	r2, [r2, #24]
 80077da:	430a      	orrs	r2, r1
 80077dc:	431a      	orrs	r2, r3
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077e6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6a1b      	ldr	r3, [r3, #32]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d161      	bne.n	80078b4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a38      	ldr	r2, [pc, #224]	@ (80078d4 <HAL_I2S_Init+0x274>)
 80077f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a37      	ldr	r2, [pc, #220]	@ (80078d8 <HAL_I2S_Init+0x278>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d101      	bne.n	8007804 <HAL_I2S_Init+0x1a4>
 8007800:	4b36      	ldr	r3, [pc, #216]	@ (80078dc <HAL_I2S_Init+0x27c>)
 8007802:	e001      	b.n	8007808 <HAL_I2S_Init+0x1a8>
 8007804:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007808:	69db      	ldr	r3, [r3, #28]
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	6812      	ldr	r2, [r2, #0]
 800780e:	4932      	ldr	r1, [pc, #200]	@ (80078d8 <HAL_I2S_Init+0x278>)
 8007810:	428a      	cmp	r2, r1
 8007812:	d101      	bne.n	8007818 <HAL_I2S_Init+0x1b8>
 8007814:	4a31      	ldr	r2, [pc, #196]	@ (80078dc <HAL_I2S_Init+0x27c>)
 8007816:	e001      	b.n	800781c <HAL_I2S_Init+0x1bc>
 8007818:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800781c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8007820:	f023 030f 	bic.w	r3, r3, #15
 8007824:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a2b      	ldr	r2, [pc, #172]	@ (80078d8 <HAL_I2S_Init+0x278>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d101      	bne.n	8007834 <HAL_I2S_Init+0x1d4>
 8007830:	4b2a      	ldr	r3, [pc, #168]	@ (80078dc <HAL_I2S_Init+0x27c>)
 8007832:	e001      	b.n	8007838 <HAL_I2S_Init+0x1d8>
 8007834:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007838:	2202      	movs	r2, #2
 800783a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a25      	ldr	r2, [pc, #148]	@ (80078d8 <HAL_I2S_Init+0x278>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d101      	bne.n	800784a <HAL_I2S_Init+0x1ea>
 8007846:	4b25      	ldr	r3, [pc, #148]	@ (80078dc <HAL_I2S_Init+0x27c>)
 8007848:	e001      	b.n	800784e <HAL_I2S_Init+0x1ee>
 800784a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800784e:	69db      	ldr	r3, [r3, #28]
 8007850:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800785a:	d003      	beq.n	8007864 <HAL_I2S_Init+0x204>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d103      	bne.n	800786c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8007864:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007868:	613b      	str	r3, [r7, #16]
 800786a:	e001      	b.n	8007870 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800786c:	2300      	movs	r3, #0
 800786e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800787a:	4313      	orrs	r3, r2
 800787c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	68db      	ldr	r3, [r3, #12]
 8007882:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007884:	4313      	orrs	r3, r2
 8007886:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	699b      	ldr	r3, [r3, #24]
 800788c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800788e:	4313      	orrs	r3, r2
 8007890:	b29a      	uxth	r2, r3
 8007892:	897b      	ldrh	r3, [r7, #10]
 8007894:	4313      	orrs	r3, r2
 8007896:	b29b      	uxth	r3, r3
 8007898:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800789c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a0d      	ldr	r2, [pc, #52]	@ (80078d8 <HAL_I2S_Init+0x278>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d101      	bne.n	80078ac <HAL_I2S_Init+0x24c>
 80078a8:	4b0c      	ldr	r3, [pc, #48]	@ (80078dc <HAL_I2S_Init+0x27c>)
 80078aa:	e001      	b.n	80078b0 <HAL_I2S_Init+0x250>
 80078ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80078b0:	897a      	ldrh	r2, [r7, #10]
 80078b2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2201      	movs	r2, #1
 80078be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3720      	adds	r7, #32
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	080079d7 	.word	0x080079d7
 80078d0:	cccccccd 	.word	0xcccccccd
 80078d4:	08007aed 	.word	0x08007aed
 80078d8:	40003800 	.word	0x40003800
 80078dc:	40003400 	.word	0x40003400

080078e0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80078e8:	bf00      	nop
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80078fc:	bf00      	nop
 80078fe:	370c      	adds	r7, #12
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007928:	881a      	ldrh	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007934:	1c9a      	adds	r2, r3, #2
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800793e:	b29b      	uxth	r3, r3
 8007940:	3b01      	subs	r3, #1
 8007942:	b29a      	uxth	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794c:	b29b      	uxth	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d10e      	bne.n	8007970 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007960:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f7ff ffb8 	bl	80078e0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007970:	bf00      	nop
 8007972:	3708      	adds	r7, #8
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	68da      	ldr	r2, [r3, #12]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800798a:	b292      	uxth	r2, r2
 800798c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007992:	1c9a      	adds	r2, r3, #2
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800799c:	b29b      	uxth	r3, r3
 800799e:	3b01      	subs	r3, #1
 80079a0:	b29a      	uxth	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d10e      	bne.n	80079ce <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	685a      	ldr	r2, [r3, #4]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80079be:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7ff ff93 	bl	80078f4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80079ce:	bf00      	nop
 80079d0:	3708      	adds	r7, #8
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}

080079d6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b086      	sub	sp, #24
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	2b04      	cmp	r3, #4
 80079f0:	d13a      	bne.n	8007a68 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f003 0301 	and.w	r3, r3, #1
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d109      	bne.n	8007a10 <I2S_IRQHandler+0x3a>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a06:	2b40      	cmp	r3, #64	@ 0x40
 8007a08:	d102      	bne.n	8007a10 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f7ff ffb4 	bl	8007978 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a16:	2b40      	cmp	r3, #64	@ 0x40
 8007a18:	d126      	bne.n	8007a68 <I2S_IRQHandler+0x92>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	f003 0320 	and.w	r3, r3, #32
 8007a24:	2b20      	cmp	r3, #32
 8007a26:	d11f      	bne.n	8007a68 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	685a      	ldr	r2, [r3, #4]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007a36:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007a38:	2300      	movs	r3, #0
 8007a3a:	613b      	str	r3, [r7, #16]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	613b      	str	r3, [r7, #16]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	613b      	str	r3, [r7, #16]
 8007a4c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a5a:	f043 0202 	orr.w	r2, r3, #2
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f7ff ff50 	bl	8007908 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b03      	cmp	r3, #3
 8007a72:	d136      	bne.n	8007ae2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	f003 0302 	and.w	r3, r3, #2
 8007a7a:	2b02      	cmp	r3, #2
 8007a7c:	d109      	bne.n	8007a92 <I2S_IRQHandler+0xbc>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a88:	2b80      	cmp	r3, #128	@ 0x80
 8007a8a:	d102      	bne.n	8007a92 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f7ff ff45 	bl	800791c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f003 0308 	and.w	r3, r3, #8
 8007a98:	2b08      	cmp	r3, #8
 8007a9a:	d122      	bne.n	8007ae2 <I2S_IRQHandler+0x10c>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f003 0320 	and.w	r3, r3, #32
 8007aa6:	2b20      	cmp	r3, #32
 8007aa8:	d11b      	bne.n	8007ae2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007ab8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007aba:	2300      	movs	r3, #0
 8007abc:	60fb      	str	r3, [r7, #12]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	60fb      	str	r3, [r7, #12]
 8007ac6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ad4:	f043 0204 	orr.w	r2, r3, #4
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f7ff ff13 	bl	8007908 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007ae2:	bf00      	nop
 8007ae4:	3718      	adds	r7, #24
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
	...

08007aec <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b088      	sub	sp, #32
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a92      	ldr	r2, [pc, #584]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d101      	bne.n	8007b0a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8007b06:	4b92      	ldr	r3, [pc, #584]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007b08:	e001      	b.n	8007b0e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8007b0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a8b      	ldr	r2, [pc, #556]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d101      	bne.n	8007b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8007b24:	4b8a      	ldr	r3, [pc, #552]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007b26:	e001      	b.n	8007b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8007b28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b38:	d004      	beq.n	8007b44 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	f040 8099 	bne.w	8007c76 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007b44:	69fb      	ldr	r3, [r7, #28]
 8007b46:	f003 0302 	and.w	r3, r3, #2
 8007b4a:	2b02      	cmp	r3, #2
 8007b4c:	d107      	bne.n	8007b5e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d002      	beq.n	8007b5e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f000 f925 	bl	8007da8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	f003 0301 	and.w	r3, r3, #1
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d107      	bne.n	8007b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d002      	beq.n	8007b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 f9c8 	bl	8007f08 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007b78:	69bb      	ldr	r3, [r7, #24]
 8007b7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b7e:	2b40      	cmp	r3, #64	@ 0x40
 8007b80:	d13a      	bne.n	8007bf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	f003 0320 	and.w	r3, r3, #32
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d035      	beq.n	8007bf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a6e      	ldr	r2, [pc, #440]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d101      	bne.n	8007b9a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007b96:	4b6e      	ldr	r3, [pc, #440]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007b98:	e001      	b.n	8007b9e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8007b9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4969      	ldr	r1, [pc, #420]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007ba6:	428b      	cmp	r3, r1
 8007ba8:	d101      	bne.n	8007bae <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8007baa:	4b69      	ldr	r3, [pc, #420]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007bac:	e001      	b.n	8007bb2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8007bae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007bb2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007bb6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	685a      	ldr	r2, [r3, #4]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007bc6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007bc8:	2300      	movs	r3, #0
 8007bca:	60fb      	str	r3, [r7, #12]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	60fb      	str	r3, [r7, #12]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	60fb      	str	r3, [r7, #12]
 8007bdc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2201      	movs	r2, #1
 8007be2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bea:	f043 0202 	orr.w	r2, r3, #2
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f7ff fe88 	bl	8007908 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	f003 0308 	and.w	r3, r3, #8
 8007bfe:	2b08      	cmp	r3, #8
 8007c00:	f040 80c3 	bne.w	8007d8a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	f003 0320 	and.w	r3, r3, #32
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	f000 80bd 	beq.w	8007d8a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007c1e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a49      	ldr	r2, [pc, #292]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d101      	bne.n	8007c2e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8007c2a:	4b49      	ldr	r3, [pc, #292]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007c2c:	e001      	b.n	8007c32 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8007c2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007c32:	685a      	ldr	r2, [r3, #4]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4944      	ldr	r1, [pc, #272]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007c3a:	428b      	cmp	r3, r1
 8007c3c:	d101      	bne.n	8007c42 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8007c3e:	4b44      	ldr	r3, [pc, #272]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007c40:	e001      	b.n	8007c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8007c42:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007c46:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007c4a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	60bb      	str	r3, [r7, #8]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	60bb      	str	r3, [r7, #8]
 8007c58:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c66:	f043 0204 	orr.w	r2, r3, #4
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f7ff fe4a 	bl	8007908 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007c74:	e089      	b.n	8007d8a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	f003 0302 	and.w	r3, r3, #2
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d107      	bne.n	8007c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d002      	beq.n	8007c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 f8be 	bl	8007e0c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007c90:	69fb      	ldr	r3, [r7, #28]
 8007c92:	f003 0301 	and.w	r3, r3, #1
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d107      	bne.n	8007caa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d002      	beq.n	8007caa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 f8fd 	bl	8007ea4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb0:	2b40      	cmp	r3, #64	@ 0x40
 8007cb2:	d12f      	bne.n	8007d14 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f003 0320 	and.w	r3, r3, #32
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d02a      	beq.n	8007d14 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	685a      	ldr	r2, [r3, #4]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007ccc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a1e      	ldr	r2, [pc, #120]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d101      	bne.n	8007cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007cda:	e001      	b.n	8007ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007cdc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007ce0:	685a      	ldr	r2, [r3, #4]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4919      	ldr	r1, [pc, #100]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007ce8:	428b      	cmp	r3, r1
 8007cea:	d101      	bne.n	8007cf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007cec:	4b18      	ldr	r3, [pc, #96]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007cee:	e001      	b.n	8007cf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007cf0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007cf4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007cf8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d06:	f043 0202 	orr.w	r2, r3, #2
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f7ff fdfa 	bl	8007908 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007d14:	69bb      	ldr	r3, [r7, #24]
 8007d16:	f003 0308 	and.w	r3, r3, #8
 8007d1a:	2b08      	cmp	r3, #8
 8007d1c:	d136      	bne.n	8007d8c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	f003 0320 	and.w	r3, r3, #32
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d031      	beq.n	8007d8c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a07      	ldr	r2, [pc, #28]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d101      	bne.n	8007d36 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8007d32:	4b07      	ldr	r3, [pc, #28]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007d34:	e001      	b.n	8007d3a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8007d36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4902      	ldr	r1, [pc, #8]	@ (8007d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007d42:	428b      	cmp	r3, r1
 8007d44:	d106      	bne.n	8007d54 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8007d46:	4b02      	ldr	r3, [pc, #8]	@ (8007d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007d48:	e006      	b.n	8007d58 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8007d4a:	bf00      	nop
 8007d4c:	40003800 	.word	0x40003800
 8007d50:	40003400 	.word	0x40003400
 8007d54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007d58:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007d5c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007d6c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d7a:	f043 0204 	orr.w	r2, r3, #4
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f7ff fdc0 	bl	8007908 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007d88:	e000      	b.n	8007d8c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007d8a:	bf00      	nop
}
 8007d8c:	bf00      	nop
 8007d8e:	3720      	adds	r7, #32
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b083      	sub	sp, #12
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db4:	1c99      	adds	r1, r3, #2
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	6251      	str	r1, [r2, #36]	@ 0x24
 8007dba:	881a      	ldrh	r2, [r3, #0]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	b29a      	uxth	r2, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d113      	bne.n	8007e02 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	685a      	ldr	r2, [r3, #4]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007de8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d106      	bne.n	8007e02 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f7ff ffc9 	bl	8007d94 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007e02:	bf00      	nop
 8007e04:	3708      	adds	r7, #8
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
	...

08007e0c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b082      	sub	sp, #8
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e18:	1c99      	adds	r1, r3, #2
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	6251      	str	r1, [r2, #36]	@ 0x24
 8007e1e:	8819      	ldrh	r1, [r3, #0]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a1d      	ldr	r2, [pc, #116]	@ (8007e9c <I2SEx_TxISR_I2SExt+0x90>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d101      	bne.n	8007e2e <I2SEx_TxISR_I2SExt+0x22>
 8007e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ea0 <I2SEx_TxISR_I2SExt+0x94>)
 8007e2c:	e001      	b.n	8007e32 <I2SEx_TxISR_I2SExt+0x26>
 8007e2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007e32:	460a      	mov	r2, r1
 8007e34:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	b29a      	uxth	r2, r3
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d121      	bne.n	8007e92 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a12      	ldr	r2, [pc, #72]	@ (8007e9c <I2SEx_TxISR_I2SExt+0x90>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d101      	bne.n	8007e5c <I2SEx_TxISR_I2SExt+0x50>
 8007e58:	4b11      	ldr	r3, [pc, #68]	@ (8007ea0 <I2SEx_TxISR_I2SExt+0x94>)
 8007e5a:	e001      	b.n	8007e60 <I2SEx_TxISR_I2SExt+0x54>
 8007e5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007e60:	685a      	ldr	r2, [r3, #4]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	490d      	ldr	r1, [pc, #52]	@ (8007e9c <I2SEx_TxISR_I2SExt+0x90>)
 8007e68:	428b      	cmp	r3, r1
 8007e6a:	d101      	bne.n	8007e70 <I2SEx_TxISR_I2SExt+0x64>
 8007e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ea0 <I2SEx_TxISR_I2SExt+0x94>)
 8007e6e:	e001      	b.n	8007e74 <I2SEx_TxISR_I2SExt+0x68>
 8007e70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007e74:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007e78:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d106      	bne.n	8007e92 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f7ff ff81 	bl	8007d94 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007e92:	bf00      	nop
 8007e94:	3708      	adds	r7, #8
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	40003800 	.word	0x40003800
 8007ea0:	40003400 	.word	0x40003400

08007ea4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	68d8      	ldr	r0, [r3, #12]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb6:	1c99      	adds	r1, r3, #2
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8007ebc:	b282      	uxth	r2, r0
 8007ebe:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d113      	bne.n	8007f00 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	685a      	ldr	r2, [r3, #4]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007ee6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d106      	bne.n	8007f00 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f7ff ff4a 	bl	8007d94 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007f00:	bf00      	nop
 8007f02:	3708      	adds	r7, #8
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a20      	ldr	r2, [pc, #128]	@ (8007f98 <I2SEx_RxISR_I2SExt+0x90>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d101      	bne.n	8007f1e <I2SEx_RxISR_I2SExt+0x16>
 8007f1a:	4b20      	ldr	r3, [pc, #128]	@ (8007f9c <I2SEx_RxISR_I2SExt+0x94>)
 8007f1c:	e001      	b.n	8007f22 <I2SEx_RxISR_I2SExt+0x1a>
 8007f1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007f22:	68d8      	ldr	r0, [r3, #12]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f28:	1c99      	adds	r1, r3, #2
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8007f2e:	b282      	uxth	r2, r0
 8007f30:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d121      	bne.n	8007f8e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a12      	ldr	r2, [pc, #72]	@ (8007f98 <I2SEx_RxISR_I2SExt+0x90>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d101      	bne.n	8007f58 <I2SEx_RxISR_I2SExt+0x50>
 8007f54:	4b11      	ldr	r3, [pc, #68]	@ (8007f9c <I2SEx_RxISR_I2SExt+0x94>)
 8007f56:	e001      	b.n	8007f5c <I2SEx_RxISR_I2SExt+0x54>
 8007f58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007f5c:	685a      	ldr	r2, [r3, #4]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	490d      	ldr	r1, [pc, #52]	@ (8007f98 <I2SEx_RxISR_I2SExt+0x90>)
 8007f64:	428b      	cmp	r3, r1
 8007f66:	d101      	bne.n	8007f6c <I2SEx_RxISR_I2SExt+0x64>
 8007f68:	4b0c      	ldr	r3, [pc, #48]	@ (8007f9c <I2SEx_RxISR_I2SExt+0x94>)
 8007f6a:	e001      	b.n	8007f70 <I2SEx_RxISR_I2SExt+0x68>
 8007f6c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007f70:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007f74:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d106      	bne.n	8007f8e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f7ff ff03 	bl	8007d94 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007f8e:	bf00      	nop
 8007f90:	3708      	adds	r7, #8
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	40003800 	.word	0x40003800
 8007f9c:	40003400 	.word	0x40003400

08007fa0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b086      	sub	sp, #24
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d101      	bne.n	8007fb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e267      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f003 0301 	and.w	r3, r3, #1
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d075      	beq.n	80080aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007fbe:	4b88      	ldr	r3, [pc, #544]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	f003 030c 	and.w	r3, r3, #12
 8007fc6:	2b04      	cmp	r3, #4
 8007fc8:	d00c      	beq.n	8007fe4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007fca:	4b85      	ldr	r3, [pc, #532]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8007fcc:	689b      	ldr	r3, [r3, #8]
 8007fce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007fd2:	2b08      	cmp	r3, #8
 8007fd4:	d112      	bne.n	8007ffc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007fd6:	4b82      	ldr	r3, [pc, #520]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8007fd8:	685b      	ldr	r3, [r3, #4]
 8007fda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007fe2:	d10b      	bne.n	8007ffc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fe4:	4b7e      	ldr	r3, [pc, #504]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d05b      	beq.n	80080a8 <HAL_RCC_OscConfig+0x108>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d157      	bne.n	80080a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e242      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008004:	d106      	bne.n	8008014 <HAL_RCC_OscConfig+0x74>
 8008006:	4b76      	ldr	r3, [pc, #472]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a75      	ldr	r2, [pc, #468]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 800800c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008010:	6013      	str	r3, [r2, #0]
 8008012:	e01d      	b.n	8008050 <HAL_RCC_OscConfig+0xb0>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800801c:	d10c      	bne.n	8008038 <HAL_RCC_OscConfig+0x98>
 800801e:	4b70      	ldr	r3, [pc, #448]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a6f      	ldr	r2, [pc, #444]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008024:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008028:	6013      	str	r3, [r2, #0]
 800802a:	4b6d      	ldr	r3, [pc, #436]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a6c      	ldr	r2, [pc, #432]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008034:	6013      	str	r3, [r2, #0]
 8008036:	e00b      	b.n	8008050 <HAL_RCC_OscConfig+0xb0>
 8008038:	4b69      	ldr	r3, [pc, #420]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a68      	ldr	r2, [pc, #416]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 800803e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008042:	6013      	str	r3, [r2, #0]
 8008044:	4b66      	ldr	r3, [pc, #408]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a65      	ldr	r2, [pc, #404]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 800804a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800804e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d013      	beq.n	8008080 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008058:	f7fb fa9c 	bl	8003594 <HAL_GetTick>
 800805c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800805e:	e008      	b.n	8008072 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008060:	f7fb fa98 	bl	8003594 <HAL_GetTick>
 8008064:	4602      	mov	r2, r0
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	1ad3      	subs	r3, r2, r3
 800806a:	2b64      	cmp	r3, #100	@ 0x64
 800806c:	d901      	bls.n	8008072 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800806e:	2303      	movs	r3, #3
 8008070:	e207      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008072:	4b5b      	ldr	r3, [pc, #364]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d0f0      	beq.n	8008060 <HAL_RCC_OscConfig+0xc0>
 800807e:	e014      	b.n	80080aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008080:	f7fb fa88 	bl	8003594 <HAL_GetTick>
 8008084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008086:	e008      	b.n	800809a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008088:	f7fb fa84 	bl	8003594 <HAL_GetTick>
 800808c:	4602      	mov	r2, r0
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	2b64      	cmp	r3, #100	@ 0x64
 8008094:	d901      	bls.n	800809a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008096:	2303      	movs	r3, #3
 8008098:	e1f3      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800809a:	4b51      	ldr	r3, [pc, #324]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1f0      	bne.n	8008088 <HAL_RCC_OscConfig+0xe8>
 80080a6:	e000      	b.n	80080aa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 0302 	and.w	r3, r3, #2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d063      	beq.n	800817e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80080b6:	4b4a      	ldr	r3, [pc, #296]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	f003 030c 	and.w	r3, r3, #12
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00b      	beq.n	80080da <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080c2:	4b47      	ldr	r3, [pc, #284]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80080ca:	2b08      	cmp	r3, #8
 80080cc:	d11c      	bne.n	8008108 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080ce:	4b44      	ldr	r3, [pc, #272]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d116      	bne.n	8008108 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080da:	4b41      	ldr	r3, [pc, #260]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f003 0302 	and.w	r3, r3, #2
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d005      	beq.n	80080f2 <HAL_RCC_OscConfig+0x152>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d001      	beq.n	80080f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e1c7      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080f2:	4b3b      	ldr	r3, [pc, #236]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	00db      	lsls	r3, r3, #3
 8008100:	4937      	ldr	r1, [pc, #220]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008102:	4313      	orrs	r3, r2
 8008104:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008106:	e03a      	b.n	800817e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d020      	beq.n	8008152 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008110:	4b34      	ldr	r3, [pc, #208]	@ (80081e4 <HAL_RCC_OscConfig+0x244>)
 8008112:	2201      	movs	r2, #1
 8008114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008116:	f7fb fa3d 	bl	8003594 <HAL_GetTick>
 800811a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800811c:	e008      	b.n	8008130 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800811e:	f7fb fa39 	bl	8003594 <HAL_GetTick>
 8008122:	4602      	mov	r2, r0
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	1ad3      	subs	r3, r2, r3
 8008128:	2b02      	cmp	r3, #2
 800812a:	d901      	bls.n	8008130 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800812c:	2303      	movs	r3, #3
 800812e:	e1a8      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008130:	4b2b      	ldr	r3, [pc, #172]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 0302 	and.w	r3, r3, #2
 8008138:	2b00      	cmp	r3, #0
 800813a:	d0f0      	beq.n	800811e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800813c:	4b28      	ldr	r3, [pc, #160]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	691b      	ldr	r3, [r3, #16]
 8008148:	00db      	lsls	r3, r3, #3
 800814a:	4925      	ldr	r1, [pc, #148]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 800814c:	4313      	orrs	r3, r2
 800814e:	600b      	str	r3, [r1, #0]
 8008150:	e015      	b.n	800817e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008152:	4b24      	ldr	r3, [pc, #144]	@ (80081e4 <HAL_RCC_OscConfig+0x244>)
 8008154:	2200      	movs	r2, #0
 8008156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008158:	f7fb fa1c 	bl	8003594 <HAL_GetTick>
 800815c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800815e:	e008      	b.n	8008172 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008160:	f7fb fa18 	bl	8003594 <HAL_GetTick>
 8008164:	4602      	mov	r2, r0
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	2b02      	cmp	r3, #2
 800816c:	d901      	bls.n	8008172 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800816e:	2303      	movs	r3, #3
 8008170:	e187      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008172:	4b1b      	ldr	r3, [pc, #108]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 0302 	and.w	r3, r3, #2
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1f0      	bne.n	8008160 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 0308 	and.w	r3, r3, #8
 8008186:	2b00      	cmp	r3, #0
 8008188:	d036      	beq.n	80081f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d016      	beq.n	80081c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008192:	4b15      	ldr	r3, [pc, #84]	@ (80081e8 <HAL_RCC_OscConfig+0x248>)
 8008194:	2201      	movs	r2, #1
 8008196:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008198:	f7fb f9fc 	bl	8003594 <HAL_GetTick>
 800819c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800819e:	e008      	b.n	80081b2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081a0:	f7fb f9f8 	bl	8003594 <HAL_GetTick>
 80081a4:	4602      	mov	r2, r0
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	1ad3      	subs	r3, r2, r3
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d901      	bls.n	80081b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e167      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081b2:	4b0b      	ldr	r3, [pc, #44]	@ (80081e0 <HAL_RCC_OscConfig+0x240>)
 80081b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081b6:	f003 0302 	and.w	r3, r3, #2
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d0f0      	beq.n	80081a0 <HAL_RCC_OscConfig+0x200>
 80081be:	e01b      	b.n	80081f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081c0:	4b09      	ldr	r3, [pc, #36]	@ (80081e8 <HAL_RCC_OscConfig+0x248>)
 80081c2:	2200      	movs	r2, #0
 80081c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081c6:	f7fb f9e5 	bl	8003594 <HAL_GetTick>
 80081ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081cc:	e00e      	b.n	80081ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081ce:	f7fb f9e1 	bl	8003594 <HAL_GetTick>
 80081d2:	4602      	mov	r2, r0
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	1ad3      	subs	r3, r2, r3
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d907      	bls.n	80081ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e150      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
 80081e0:	40023800 	.word	0x40023800
 80081e4:	42470000 	.word	0x42470000
 80081e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081ec:	4b88      	ldr	r3, [pc, #544]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80081ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081f0:	f003 0302 	and.w	r3, r3, #2
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d1ea      	bne.n	80081ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 0304 	and.w	r3, r3, #4
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 8097 	beq.w	8008334 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008206:	2300      	movs	r3, #0
 8008208:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800820a:	4b81      	ldr	r3, [pc, #516]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 800820c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800820e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d10f      	bne.n	8008236 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008216:	2300      	movs	r3, #0
 8008218:	60bb      	str	r3, [r7, #8]
 800821a:	4b7d      	ldr	r3, [pc, #500]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 800821c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800821e:	4a7c      	ldr	r2, [pc, #496]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 8008220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008224:	6413      	str	r3, [r2, #64]	@ 0x40
 8008226:	4b7a      	ldr	r3, [pc, #488]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 8008228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800822a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800822e:	60bb      	str	r3, [r7, #8]
 8008230:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008232:	2301      	movs	r3, #1
 8008234:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008236:	4b77      	ldr	r3, [pc, #476]	@ (8008414 <HAL_RCC_OscConfig+0x474>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800823e:	2b00      	cmp	r3, #0
 8008240:	d118      	bne.n	8008274 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008242:	4b74      	ldr	r3, [pc, #464]	@ (8008414 <HAL_RCC_OscConfig+0x474>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a73      	ldr	r2, [pc, #460]	@ (8008414 <HAL_RCC_OscConfig+0x474>)
 8008248:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800824c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800824e:	f7fb f9a1 	bl	8003594 <HAL_GetTick>
 8008252:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008254:	e008      	b.n	8008268 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008256:	f7fb f99d 	bl	8003594 <HAL_GetTick>
 800825a:	4602      	mov	r2, r0
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	1ad3      	subs	r3, r2, r3
 8008260:	2b02      	cmp	r3, #2
 8008262:	d901      	bls.n	8008268 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008264:	2303      	movs	r3, #3
 8008266:	e10c      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008268:	4b6a      	ldr	r3, [pc, #424]	@ (8008414 <HAL_RCC_OscConfig+0x474>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008270:	2b00      	cmp	r3, #0
 8008272:	d0f0      	beq.n	8008256 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	689b      	ldr	r3, [r3, #8]
 8008278:	2b01      	cmp	r3, #1
 800827a:	d106      	bne.n	800828a <HAL_RCC_OscConfig+0x2ea>
 800827c:	4b64      	ldr	r3, [pc, #400]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 800827e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008280:	4a63      	ldr	r2, [pc, #396]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 8008282:	f043 0301 	orr.w	r3, r3, #1
 8008286:	6713      	str	r3, [r2, #112]	@ 0x70
 8008288:	e01c      	b.n	80082c4 <HAL_RCC_OscConfig+0x324>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	2b05      	cmp	r3, #5
 8008290:	d10c      	bne.n	80082ac <HAL_RCC_OscConfig+0x30c>
 8008292:	4b5f      	ldr	r3, [pc, #380]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 8008294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008296:	4a5e      	ldr	r2, [pc, #376]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 8008298:	f043 0304 	orr.w	r3, r3, #4
 800829c:	6713      	str	r3, [r2, #112]	@ 0x70
 800829e:	4b5c      	ldr	r3, [pc, #368]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80082a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082a2:	4a5b      	ldr	r2, [pc, #364]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80082a4:	f043 0301 	orr.w	r3, r3, #1
 80082a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80082aa:	e00b      	b.n	80082c4 <HAL_RCC_OscConfig+0x324>
 80082ac:	4b58      	ldr	r3, [pc, #352]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80082ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082b0:	4a57      	ldr	r2, [pc, #348]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80082b2:	f023 0301 	bic.w	r3, r3, #1
 80082b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80082b8:	4b55      	ldr	r3, [pc, #340]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80082ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082bc:	4a54      	ldr	r2, [pc, #336]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80082be:	f023 0304 	bic.w	r3, r3, #4
 80082c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d015      	beq.n	80082f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082cc:	f7fb f962 	bl	8003594 <HAL_GetTick>
 80082d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082d2:	e00a      	b.n	80082ea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082d4:	f7fb f95e 	bl	8003594 <HAL_GetTick>
 80082d8:	4602      	mov	r2, r0
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d901      	bls.n	80082ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e0cb      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082ea:	4b49      	ldr	r3, [pc, #292]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80082ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082ee:	f003 0302 	and.w	r3, r3, #2
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d0ee      	beq.n	80082d4 <HAL_RCC_OscConfig+0x334>
 80082f6:	e014      	b.n	8008322 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082f8:	f7fb f94c 	bl	8003594 <HAL_GetTick>
 80082fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082fe:	e00a      	b.n	8008316 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008300:	f7fb f948 	bl	8003594 <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800830e:	4293      	cmp	r3, r2
 8008310:	d901      	bls.n	8008316 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e0b5      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008316:	4b3e      	ldr	r3, [pc, #248]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 8008318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800831a:	f003 0302 	and.w	r3, r3, #2
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1ee      	bne.n	8008300 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008322:	7dfb      	ldrb	r3, [r7, #23]
 8008324:	2b01      	cmp	r3, #1
 8008326:	d105      	bne.n	8008334 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008328:	4b39      	ldr	r3, [pc, #228]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 800832a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800832c:	4a38      	ldr	r2, [pc, #224]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 800832e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008332:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	699b      	ldr	r3, [r3, #24]
 8008338:	2b00      	cmp	r3, #0
 800833a:	f000 80a1 	beq.w	8008480 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800833e:	4b34      	ldr	r3, [pc, #208]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	f003 030c 	and.w	r3, r3, #12
 8008346:	2b08      	cmp	r3, #8
 8008348:	d05c      	beq.n	8008404 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	699b      	ldr	r3, [r3, #24]
 800834e:	2b02      	cmp	r3, #2
 8008350:	d141      	bne.n	80083d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008352:	4b31      	ldr	r3, [pc, #196]	@ (8008418 <HAL_RCC_OscConfig+0x478>)
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008358:	f7fb f91c 	bl	8003594 <HAL_GetTick>
 800835c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800835e:	e008      	b.n	8008372 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008360:	f7fb f918 	bl	8003594 <HAL_GetTick>
 8008364:	4602      	mov	r2, r0
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	2b02      	cmp	r3, #2
 800836c:	d901      	bls.n	8008372 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e087      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008372:	4b27      	ldr	r3, [pc, #156]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1f0      	bne.n	8008360 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	69da      	ldr	r2, [r3, #28]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6a1b      	ldr	r3, [r3, #32]
 8008386:	431a      	orrs	r2, r3
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800838c:	019b      	lsls	r3, r3, #6
 800838e:	431a      	orrs	r2, r3
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008394:	085b      	lsrs	r3, r3, #1
 8008396:	3b01      	subs	r3, #1
 8008398:	041b      	lsls	r3, r3, #16
 800839a:	431a      	orrs	r2, r3
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a0:	061b      	lsls	r3, r3, #24
 80083a2:	491b      	ldr	r1, [pc, #108]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80083a4:	4313      	orrs	r3, r2
 80083a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008418 <HAL_RCC_OscConfig+0x478>)
 80083aa:	2201      	movs	r2, #1
 80083ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083ae:	f7fb f8f1 	bl	8003594 <HAL_GetTick>
 80083b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083b4:	e008      	b.n	80083c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083b6:	f7fb f8ed 	bl	8003594 <HAL_GetTick>
 80083ba:	4602      	mov	r2, r0
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	1ad3      	subs	r3, r2, r3
 80083c0:	2b02      	cmp	r3, #2
 80083c2:	d901      	bls.n	80083c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e05c      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083c8:	4b11      	ldr	r3, [pc, #68]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d0f0      	beq.n	80083b6 <HAL_RCC_OscConfig+0x416>
 80083d4:	e054      	b.n	8008480 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80083d6:	4b10      	ldr	r3, [pc, #64]	@ (8008418 <HAL_RCC_OscConfig+0x478>)
 80083d8:	2200      	movs	r2, #0
 80083da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083dc:	f7fb f8da 	bl	8003594 <HAL_GetTick>
 80083e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083e2:	e008      	b.n	80083f6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083e4:	f7fb f8d6 	bl	8003594 <HAL_GetTick>
 80083e8:	4602      	mov	r2, r0
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	2b02      	cmp	r3, #2
 80083f0:	d901      	bls.n	80083f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e045      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083f6:	4b06      	ldr	r3, [pc, #24]	@ (8008410 <HAL_RCC_OscConfig+0x470>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1f0      	bne.n	80083e4 <HAL_RCC_OscConfig+0x444>
 8008402:	e03d      	b.n	8008480 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	699b      	ldr	r3, [r3, #24]
 8008408:	2b01      	cmp	r3, #1
 800840a:	d107      	bne.n	800841c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e038      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
 8008410:	40023800 	.word	0x40023800
 8008414:	40007000 	.word	0x40007000
 8008418:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800841c:	4b1b      	ldr	r3, [pc, #108]	@ (800848c <HAL_RCC_OscConfig+0x4ec>)
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	2b01      	cmp	r3, #1
 8008428:	d028      	beq.n	800847c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008434:	429a      	cmp	r2, r3
 8008436:	d121      	bne.n	800847c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008442:	429a      	cmp	r2, r3
 8008444:	d11a      	bne.n	800847c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008446:	68fa      	ldr	r2, [r7, #12]
 8008448:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800844c:	4013      	ands	r3, r2
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008452:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008454:	4293      	cmp	r3, r2
 8008456:	d111      	bne.n	800847c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008462:	085b      	lsrs	r3, r3, #1
 8008464:	3b01      	subs	r3, #1
 8008466:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008468:	429a      	cmp	r2, r3
 800846a:	d107      	bne.n	800847c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008476:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008478:	429a      	cmp	r2, r3
 800847a:	d001      	beq.n	8008480 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	e000      	b.n	8008482 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3718      	adds	r7, #24
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	40023800 	.word	0x40023800

08008490 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b084      	sub	sp, #16
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d101      	bne.n	80084a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	e0cc      	b.n	800863e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80084a4:	4b68      	ldr	r3, [pc, #416]	@ (8008648 <HAL_RCC_ClockConfig+0x1b8>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f003 0307 	and.w	r3, r3, #7
 80084ac:	683a      	ldr	r2, [r7, #0]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d90c      	bls.n	80084cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084b2:	4b65      	ldr	r3, [pc, #404]	@ (8008648 <HAL_RCC_ClockConfig+0x1b8>)
 80084b4:	683a      	ldr	r2, [r7, #0]
 80084b6:	b2d2      	uxtb	r2, r2
 80084b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80084ba:	4b63      	ldr	r3, [pc, #396]	@ (8008648 <HAL_RCC_ClockConfig+0x1b8>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f003 0307 	and.w	r3, r3, #7
 80084c2:	683a      	ldr	r2, [r7, #0]
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d001      	beq.n	80084cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	e0b8      	b.n	800863e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 0302 	and.w	r3, r3, #2
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d020      	beq.n	800851a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f003 0304 	and.w	r3, r3, #4
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d005      	beq.n	80084f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084e4:	4b59      	ldr	r3, [pc, #356]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	4a58      	ldr	r2, [pc, #352]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 80084ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80084ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 0308 	and.w	r3, r3, #8
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d005      	beq.n	8008508 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80084fc:	4b53      	ldr	r3, [pc, #332]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	4a52      	ldr	r2, [pc, #328]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 8008502:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008506:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008508:	4b50      	ldr	r3, [pc, #320]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	494d      	ldr	r1, [pc, #308]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 8008516:	4313      	orrs	r3, r2
 8008518:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f003 0301 	and.w	r3, r3, #1
 8008522:	2b00      	cmp	r3, #0
 8008524:	d044      	beq.n	80085b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d107      	bne.n	800853e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800852e:	4b47      	ldr	r3, [pc, #284]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008536:	2b00      	cmp	r3, #0
 8008538:	d119      	bne.n	800856e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	e07f      	b.n	800863e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	2b02      	cmp	r3, #2
 8008544:	d003      	beq.n	800854e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800854a:	2b03      	cmp	r3, #3
 800854c:	d107      	bne.n	800855e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800854e:	4b3f      	ldr	r3, [pc, #252]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d109      	bne.n	800856e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800855a:	2301      	movs	r3, #1
 800855c:	e06f      	b.n	800863e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800855e:	4b3b      	ldr	r3, [pc, #236]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f003 0302 	and.w	r3, r3, #2
 8008566:	2b00      	cmp	r3, #0
 8008568:	d101      	bne.n	800856e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e067      	b.n	800863e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800856e:	4b37      	ldr	r3, [pc, #220]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	f023 0203 	bic.w	r2, r3, #3
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	4934      	ldr	r1, [pc, #208]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 800857c:	4313      	orrs	r3, r2
 800857e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008580:	f7fb f808 	bl	8003594 <HAL_GetTick>
 8008584:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008586:	e00a      	b.n	800859e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008588:	f7fb f804 	bl	8003594 <HAL_GetTick>
 800858c:	4602      	mov	r2, r0
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008596:	4293      	cmp	r3, r2
 8008598:	d901      	bls.n	800859e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800859a:	2303      	movs	r3, #3
 800859c:	e04f      	b.n	800863e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800859e:	4b2b      	ldr	r3, [pc, #172]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	f003 020c 	and.w	r2, r3, #12
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d1eb      	bne.n	8008588 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80085b0:	4b25      	ldr	r3, [pc, #148]	@ (8008648 <HAL_RCC_ClockConfig+0x1b8>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 0307 	and.w	r3, r3, #7
 80085b8:	683a      	ldr	r2, [r7, #0]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d20c      	bcs.n	80085d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085be:	4b22      	ldr	r3, [pc, #136]	@ (8008648 <HAL_RCC_ClockConfig+0x1b8>)
 80085c0:	683a      	ldr	r2, [r7, #0]
 80085c2:	b2d2      	uxtb	r2, r2
 80085c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085c6:	4b20      	ldr	r3, [pc, #128]	@ (8008648 <HAL_RCC_ClockConfig+0x1b8>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f003 0307 	and.w	r3, r3, #7
 80085ce:	683a      	ldr	r2, [r7, #0]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d001      	beq.n	80085d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80085d4:	2301      	movs	r3, #1
 80085d6:	e032      	b.n	800863e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f003 0304 	and.w	r3, r3, #4
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d008      	beq.n	80085f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80085e4:	4b19      	ldr	r3, [pc, #100]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	4916      	ldr	r1, [pc, #88]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 80085f2:	4313      	orrs	r3, r2
 80085f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f003 0308 	and.w	r3, r3, #8
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d009      	beq.n	8008616 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008602:	4b12      	ldr	r3, [pc, #72]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	691b      	ldr	r3, [r3, #16]
 800860e:	00db      	lsls	r3, r3, #3
 8008610:	490e      	ldr	r1, [pc, #56]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 8008612:	4313      	orrs	r3, r2
 8008614:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008616:	f000 f821 	bl	800865c <HAL_RCC_GetSysClockFreq>
 800861a:	4602      	mov	r2, r0
 800861c:	4b0b      	ldr	r3, [pc, #44]	@ (800864c <HAL_RCC_ClockConfig+0x1bc>)
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	091b      	lsrs	r3, r3, #4
 8008622:	f003 030f 	and.w	r3, r3, #15
 8008626:	490a      	ldr	r1, [pc, #40]	@ (8008650 <HAL_RCC_ClockConfig+0x1c0>)
 8008628:	5ccb      	ldrb	r3, [r1, r3]
 800862a:	fa22 f303 	lsr.w	r3, r2, r3
 800862e:	4a09      	ldr	r2, [pc, #36]	@ (8008654 <HAL_RCC_ClockConfig+0x1c4>)
 8008630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008632:	4b09      	ldr	r3, [pc, #36]	@ (8008658 <HAL_RCC_ClockConfig+0x1c8>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4618      	mov	r0, r3
 8008638:	f7fa ff68 	bl	800350c <HAL_InitTick>

  return HAL_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3710      	adds	r7, #16
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	40023c00 	.word	0x40023c00
 800864c:	40023800 	.word	0x40023800
 8008650:	0800dc88 	.word	0x0800dc88
 8008654:	20000004 	.word	0x20000004
 8008658:	20000008 	.word	0x20000008

0800865c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800865c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008660:	b094      	sub	sp, #80	@ 0x50
 8008662:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008664:	2300      	movs	r3, #0
 8008666:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8008668:	2300      	movs	r3, #0
 800866a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800866c:	2300      	movs	r3, #0
 800866e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008670:	2300      	movs	r3, #0
 8008672:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008674:	4b79      	ldr	r3, [pc, #484]	@ (800885c <HAL_RCC_GetSysClockFreq+0x200>)
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	f003 030c 	and.w	r3, r3, #12
 800867c:	2b08      	cmp	r3, #8
 800867e:	d00d      	beq.n	800869c <HAL_RCC_GetSysClockFreq+0x40>
 8008680:	2b08      	cmp	r3, #8
 8008682:	f200 80e1 	bhi.w	8008848 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008686:	2b00      	cmp	r3, #0
 8008688:	d002      	beq.n	8008690 <HAL_RCC_GetSysClockFreq+0x34>
 800868a:	2b04      	cmp	r3, #4
 800868c:	d003      	beq.n	8008696 <HAL_RCC_GetSysClockFreq+0x3a>
 800868e:	e0db      	b.n	8008848 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008690:	4b73      	ldr	r3, [pc, #460]	@ (8008860 <HAL_RCC_GetSysClockFreq+0x204>)
 8008692:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008694:	e0db      	b.n	800884e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008696:	4b73      	ldr	r3, [pc, #460]	@ (8008864 <HAL_RCC_GetSysClockFreq+0x208>)
 8008698:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800869a:	e0d8      	b.n	800884e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800869c:	4b6f      	ldr	r3, [pc, #444]	@ (800885c <HAL_RCC_GetSysClockFreq+0x200>)
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80086a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80086a6:	4b6d      	ldr	r3, [pc, #436]	@ (800885c <HAL_RCC_GetSysClockFreq+0x200>)
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d063      	beq.n	800877a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086b2:	4b6a      	ldr	r3, [pc, #424]	@ (800885c <HAL_RCC_GetSysClockFreq+0x200>)
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	099b      	lsrs	r3, r3, #6
 80086b8:	2200      	movs	r2, #0
 80086ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80086bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80086be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80086c6:	2300      	movs	r3, #0
 80086c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80086ce:	4622      	mov	r2, r4
 80086d0:	462b      	mov	r3, r5
 80086d2:	f04f 0000 	mov.w	r0, #0
 80086d6:	f04f 0100 	mov.w	r1, #0
 80086da:	0159      	lsls	r1, r3, #5
 80086dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80086e0:	0150      	lsls	r0, r2, #5
 80086e2:	4602      	mov	r2, r0
 80086e4:	460b      	mov	r3, r1
 80086e6:	4621      	mov	r1, r4
 80086e8:	1a51      	subs	r1, r2, r1
 80086ea:	6139      	str	r1, [r7, #16]
 80086ec:	4629      	mov	r1, r5
 80086ee:	eb63 0301 	sbc.w	r3, r3, r1
 80086f2:	617b      	str	r3, [r7, #20]
 80086f4:	f04f 0200 	mov.w	r2, #0
 80086f8:	f04f 0300 	mov.w	r3, #0
 80086fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008700:	4659      	mov	r1, fp
 8008702:	018b      	lsls	r3, r1, #6
 8008704:	4651      	mov	r1, sl
 8008706:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800870a:	4651      	mov	r1, sl
 800870c:	018a      	lsls	r2, r1, #6
 800870e:	4651      	mov	r1, sl
 8008710:	ebb2 0801 	subs.w	r8, r2, r1
 8008714:	4659      	mov	r1, fp
 8008716:	eb63 0901 	sbc.w	r9, r3, r1
 800871a:	f04f 0200 	mov.w	r2, #0
 800871e:	f04f 0300 	mov.w	r3, #0
 8008722:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008726:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800872a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800872e:	4690      	mov	r8, r2
 8008730:	4699      	mov	r9, r3
 8008732:	4623      	mov	r3, r4
 8008734:	eb18 0303 	adds.w	r3, r8, r3
 8008738:	60bb      	str	r3, [r7, #8]
 800873a:	462b      	mov	r3, r5
 800873c:	eb49 0303 	adc.w	r3, r9, r3
 8008740:	60fb      	str	r3, [r7, #12]
 8008742:	f04f 0200 	mov.w	r2, #0
 8008746:	f04f 0300 	mov.w	r3, #0
 800874a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800874e:	4629      	mov	r1, r5
 8008750:	024b      	lsls	r3, r1, #9
 8008752:	4621      	mov	r1, r4
 8008754:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008758:	4621      	mov	r1, r4
 800875a:	024a      	lsls	r2, r1, #9
 800875c:	4610      	mov	r0, r2
 800875e:	4619      	mov	r1, r3
 8008760:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008762:	2200      	movs	r2, #0
 8008764:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008766:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008768:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800876c:	f7f7 ff70 	bl	8000650 <__aeabi_uldivmod>
 8008770:	4602      	mov	r2, r0
 8008772:	460b      	mov	r3, r1
 8008774:	4613      	mov	r3, r2
 8008776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008778:	e058      	b.n	800882c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800877a:	4b38      	ldr	r3, [pc, #224]	@ (800885c <HAL_RCC_GetSysClockFreq+0x200>)
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	099b      	lsrs	r3, r3, #6
 8008780:	2200      	movs	r2, #0
 8008782:	4618      	mov	r0, r3
 8008784:	4611      	mov	r1, r2
 8008786:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800878a:	623b      	str	r3, [r7, #32]
 800878c:	2300      	movs	r3, #0
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008790:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008794:	4642      	mov	r2, r8
 8008796:	464b      	mov	r3, r9
 8008798:	f04f 0000 	mov.w	r0, #0
 800879c:	f04f 0100 	mov.w	r1, #0
 80087a0:	0159      	lsls	r1, r3, #5
 80087a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80087a6:	0150      	lsls	r0, r2, #5
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	4641      	mov	r1, r8
 80087ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80087b2:	4649      	mov	r1, r9
 80087b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80087b8:	f04f 0200 	mov.w	r2, #0
 80087bc:	f04f 0300 	mov.w	r3, #0
 80087c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80087c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80087c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80087cc:	ebb2 040a 	subs.w	r4, r2, sl
 80087d0:	eb63 050b 	sbc.w	r5, r3, fp
 80087d4:	f04f 0200 	mov.w	r2, #0
 80087d8:	f04f 0300 	mov.w	r3, #0
 80087dc:	00eb      	lsls	r3, r5, #3
 80087de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087e2:	00e2      	lsls	r2, r4, #3
 80087e4:	4614      	mov	r4, r2
 80087e6:	461d      	mov	r5, r3
 80087e8:	4643      	mov	r3, r8
 80087ea:	18e3      	adds	r3, r4, r3
 80087ec:	603b      	str	r3, [r7, #0]
 80087ee:	464b      	mov	r3, r9
 80087f0:	eb45 0303 	adc.w	r3, r5, r3
 80087f4:	607b      	str	r3, [r7, #4]
 80087f6:	f04f 0200 	mov.w	r2, #0
 80087fa:	f04f 0300 	mov.w	r3, #0
 80087fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008802:	4629      	mov	r1, r5
 8008804:	028b      	lsls	r3, r1, #10
 8008806:	4621      	mov	r1, r4
 8008808:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800880c:	4621      	mov	r1, r4
 800880e:	028a      	lsls	r2, r1, #10
 8008810:	4610      	mov	r0, r2
 8008812:	4619      	mov	r1, r3
 8008814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008816:	2200      	movs	r2, #0
 8008818:	61bb      	str	r3, [r7, #24]
 800881a:	61fa      	str	r2, [r7, #28]
 800881c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008820:	f7f7 ff16 	bl	8000650 <__aeabi_uldivmod>
 8008824:	4602      	mov	r2, r0
 8008826:	460b      	mov	r3, r1
 8008828:	4613      	mov	r3, r2
 800882a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800882c:	4b0b      	ldr	r3, [pc, #44]	@ (800885c <HAL_RCC_GetSysClockFreq+0x200>)
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	0c1b      	lsrs	r3, r3, #16
 8008832:	f003 0303 	and.w	r3, r3, #3
 8008836:	3301      	adds	r3, #1
 8008838:	005b      	lsls	r3, r3, #1
 800883a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800883c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800883e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008840:	fbb2 f3f3 	udiv	r3, r2, r3
 8008844:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008846:	e002      	b.n	800884e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008848:	4b05      	ldr	r3, [pc, #20]	@ (8008860 <HAL_RCC_GetSysClockFreq+0x204>)
 800884a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800884c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800884e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008850:	4618      	mov	r0, r3
 8008852:	3750      	adds	r7, #80	@ 0x50
 8008854:	46bd      	mov	sp, r7
 8008856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800885a:	bf00      	nop
 800885c:	40023800 	.word	0x40023800
 8008860:	00f42400 	.word	0x00f42400
 8008864:	007a1200 	.word	0x007a1200

08008868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008868:	b480      	push	{r7}
 800886a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800886c:	4b03      	ldr	r3, [pc, #12]	@ (800887c <HAL_RCC_GetHCLKFreq+0x14>)
 800886e:	681b      	ldr	r3, [r3, #0]
}
 8008870:	4618      	mov	r0, r3
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop
 800887c:	20000004 	.word	0x20000004

08008880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008884:	f7ff fff0 	bl	8008868 <HAL_RCC_GetHCLKFreq>
 8008888:	4602      	mov	r2, r0
 800888a:	4b05      	ldr	r3, [pc, #20]	@ (80088a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	0a9b      	lsrs	r3, r3, #10
 8008890:	f003 0307 	and.w	r3, r3, #7
 8008894:	4903      	ldr	r1, [pc, #12]	@ (80088a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008896:	5ccb      	ldrb	r3, [r1, r3]
 8008898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800889c:	4618      	mov	r0, r3
 800889e:	bd80      	pop	{r7, pc}
 80088a0:	40023800 	.word	0x40023800
 80088a4:	0800dc98 	.word	0x0800dc98

080088a8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b086      	sub	sp, #24
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80088b0:	2300      	movs	r3, #0
 80088b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80088b4:	2300      	movs	r3, #0
 80088b6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d105      	bne.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d035      	beq.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80088d0:	4b62      	ldr	r3, [pc, #392]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80088d2:	2200      	movs	r2, #0
 80088d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80088d6:	f7fa fe5d 	bl	8003594 <HAL_GetTick>
 80088da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80088dc:	e008      	b.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80088de:	f7fa fe59 	bl	8003594 <HAL_GetTick>
 80088e2:	4602      	mov	r2, r0
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	1ad3      	subs	r3, r2, r3
 80088e8:	2b02      	cmp	r3, #2
 80088ea:	d901      	bls.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80088ec:	2303      	movs	r3, #3
 80088ee:	e0b0      	b.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80088f0:	4b5b      	ldr	r3, [pc, #364]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1f0      	bne.n	80088de <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	019a      	lsls	r2, r3, #6
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	071b      	lsls	r3, r3, #28
 8008908:	4955      	ldr	r1, [pc, #340]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800890a:	4313      	orrs	r3, r2
 800890c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008910:	4b52      	ldr	r3, [pc, #328]	@ (8008a5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008912:	2201      	movs	r2, #1
 8008914:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008916:	f7fa fe3d 	bl	8003594 <HAL_GetTick>
 800891a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800891c:	e008      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800891e:	f7fa fe39 	bl	8003594 <HAL_GetTick>
 8008922:	4602      	mov	r2, r0
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	1ad3      	subs	r3, r2, r3
 8008928:	2b02      	cmp	r3, #2
 800892a:	d901      	bls.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800892c:	2303      	movs	r3, #3
 800892e:	e090      	b.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008930:	4b4b      	ldr	r3, [pc, #300]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008938:	2b00      	cmp	r3, #0
 800893a:	d0f0      	beq.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f003 0302 	and.w	r3, r3, #2
 8008944:	2b00      	cmp	r3, #0
 8008946:	f000 8083 	beq.w	8008a50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800894a:	2300      	movs	r3, #0
 800894c:	60fb      	str	r3, [r7, #12]
 800894e:	4b44      	ldr	r3, [pc, #272]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008952:	4a43      	ldr	r2, [pc, #268]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008954:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008958:	6413      	str	r3, [r2, #64]	@ 0x40
 800895a:	4b41      	ldr	r3, [pc, #260]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800895c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800895e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008962:	60fb      	str	r3, [r7, #12]
 8008964:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008966:	4b3f      	ldr	r3, [pc, #252]	@ (8008a64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a3e      	ldr	r2, [pc, #248]	@ (8008a64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800896c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008970:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008972:	f7fa fe0f 	bl	8003594 <HAL_GetTick>
 8008976:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008978:	e008      	b.n	800898c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800897a:	f7fa fe0b 	bl	8003594 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	2b02      	cmp	r3, #2
 8008986:	d901      	bls.n	800898c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8008988:	2303      	movs	r3, #3
 800898a:	e062      	b.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800898c:	4b35      	ldr	r3, [pc, #212]	@ (8008a64 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008994:	2b00      	cmp	r3, #0
 8008996:	d0f0      	beq.n	800897a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008998:	4b31      	ldr	r3, [pc, #196]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800899a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800899c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089a0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d02f      	beq.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	68db      	ldr	r3, [r3, #12]
 80089ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089b0:	693a      	ldr	r2, [r7, #16]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d028      	beq.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80089b6:	4b2a      	ldr	r3, [pc, #168]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80089b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089be:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80089c0:	4b29      	ldr	r3, [pc, #164]	@ (8008a68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80089c2:	2201      	movs	r2, #1
 80089c4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80089c6:	4b28      	ldr	r3, [pc, #160]	@ (8008a68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80089c8:	2200      	movs	r2, #0
 80089ca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80089cc:	4a24      	ldr	r2, [pc, #144]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80089d2:	4b23      	ldr	r3, [pc, #140]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80089d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089d6:	f003 0301 	and.w	r3, r3, #1
 80089da:	2b01      	cmp	r3, #1
 80089dc:	d114      	bne.n	8008a08 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80089de:	f7fa fdd9 	bl	8003594 <HAL_GetTick>
 80089e2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089e4:	e00a      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089e6:	f7fa fdd5 	bl	8003594 <HAL_GetTick>
 80089ea:	4602      	mov	r2, r0
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	1ad3      	subs	r3, r2, r3
 80089f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d901      	bls.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80089f8:	2303      	movs	r3, #3
 80089fa:	e02a      	b.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089fc:	4b18      	ldr	r3, [pc, #96]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80089fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a00:	f003 0302 	and.w	r3, r3, #2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d0ee      	beq.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a14:	d10d      	bne.n	8008a32 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8008a16:	4b12      	ldr	r3, [pc, #72]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	68db      	ldr	r3, [r3, #12]
 8008a22:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008a26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a2a:	490d      	ldr	r1, [pc, #52]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	608b      	str	r3, [r1, #8]
 8008a30:	e005      	b.n	8008a3e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008a32:	4b0b      	ldr	r3, [pc, #44]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	4a0a      	ldr	r2, [pc, #40]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a38:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008a3c:	6093      	str	r3, [r2, #8]
 8008a3e:	4b08      	ldr	r3, [pc, #32]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a40:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a4a:	4905      	ldr	r1, [pc, #20]	@ (8008a60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3718      	adds	r7, #24
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	42470068 	.word	0x42470068
 8008a60:	40023800 	.word	0x40023800
 8008a64:	40007000 	.word	0x40007000
 8008a68:	42470e40 	.word	0x42470e40

08008a6c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b087      	sub	sp, #28
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008a74:	2300      	movs	r3, #0
 8008a76:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008a80:	2300      	movs	r3, #0
 8008a82:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d13f      	bne.n	8008b0a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8008a8a:	4b24      	ldr	r3, [pc, #144]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a92:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d006      	beq.n	8008aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008aa0:	d12f      	bne.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008aa2:	4b1f      	ldr	r3, [pc, #124]	@ (8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008aa4:	617b      	str	r3, [r7, #20]
          break;
 8008aa6:	e02f      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008aa8:	4b1c      	ldr	r3, [pc, #112]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ab0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ab4:	d108      	bne.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008ab6:	4b19      	ldr	r3, [pc, #100]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008abe:	4a19      	ldr	r2, [pc, #100]	@ (8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8008ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ac4:	613b      	str	r3, [r7, #16]
 8008ac6:	e007      	b.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008ac8:	4b14      	ldr	r3, [pc, #80]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ad0:	4a15      	ldr	r2, [pc, #84]	@ (8008b28 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8008ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008ad8:	4b10      	ldr	r3, [pc, #64]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ade:	099b      	lsrs	r3, r3, #6
 8008ae0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	fb02 f303 	mul.w	r3, r2, r3
 8008aea:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008aec:	4b0b      	ldr	r3, [pc, #44]	@ (8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008af2:	0f1b      	lsrs	r3, r3, #28
 8008af4:	f003 0307 	and.w	r3, r3, #7
 8008af8:	68ba      	ldr	r2, [r7, #8]
 8008afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008afe:	617b      	str	r3, [r7, #20]
          break;
 8008b00:	e002      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8008b02:	2300      	movs	r3, #0
 8008b04:	617b      	str	r3, [r7, #20]
          break;
 8008b06:	bf00      	nop
        }
      }
      break;
 8008b08:	e000      	b.n	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8008b0a:	bf00      	nop
    }
  }
  return frequency;
 8008b0c:	697b      	ldr	r3, [r7, #20]
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	371c      	adds	r7, #28
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr
 8008b1a:	bf00      	nop
 8008b1c:	40023800 	.word	0x40023800
 8008b20:	00bb8000 	.word	0x00bb8000
 8008b24:	007a1200 	.word	0x007a1200
 8008b28:	00f42400 	.word	0x00f42400

08008b2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d101      	bne.n	8008b3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e07b      	b.n	8008c36 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d108      	bne.n	8008b58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b4e:	d009      	beq.n	8008b64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	61da      	str	r2, [r3, #28]
 8008b56:	e005      	b.n	8008b64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d106      	bne.n	8008b84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f7fa faca 	bl	8003118 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2202      	movs	r2, #2
 8008b88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	681a      	ldr	r2, [r3, #0]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008bac:	431a      	orrs	r2, r3
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	68db      	ldr	r3, [r3, #12]
 8008bb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bb6:	431a      	orrs	r2, r3
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	691b      	ldr	r3, [r3, #16]
 8008bbc:	f003 0302 	and.w	r3, r3, #2
 8008bc0:	431a      	orrs	r2, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	695b      	ldr	r3, [r3, #20]
 8008bc6:	f003 0301 	and.w	r3, r3, #1
 8008bca:	431a      	orrs	r2, r3
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	699b      	ldr	r3, [r3, #24]
 8008bd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008bd4:	431a      	orrs	r2, r3
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	69db      	ldr	r3, [r3, #28]
 8008bda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008bde:	431a      	orrs	r2, r3
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a1b      	ldr	r3, [r3, #32]
 8008be4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008be8:	ea42 0103 	orr.w	r1, r2, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bf0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	430a      	orrs	r2, r1
 8008bfa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	699b      	ldr	r3, [r3, #24]
 8008c00:	0c1b      	lsrs	r3, r3, #16
 8008c02:	f003 0104 	and.w	r1, r3, #4
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c0a:	f003 0210 	and.w	r2, r3, #16
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	430a      	orrs	r2, r1
 8008c14:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	69da      	ldr	r2, [r3, #28]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008c24:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3708      	adds	r7, #8
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	b088      	sub	sp, #32
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	60f8      	str	r0, [r7, #12]
 8008c46:	60b9      	str	r1, [r7, #8]
 8008c48:	603b      	str	r3, [r7, #0]
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c4e:	f7fa fca1 	bl	8003594 <HAL_GetTick>
 8008c52:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008c54:	88fb      	ldrh	r3, [r7, #6]
 8008c56:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d001      	beq.n	8008c68 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008c64:	2302      	movs	r3, #2
 8008c66:	e12a      	b.n	8008ebe <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d002      	beq.n	8008c74 <HAL_SPI_Transmit+0x36>
 8008c6e:	88fb      	ldrh	r3, [r7, #6]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d101      	bne.n	8008c78 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008c74:	2301      	movs	r3, #1
 8008c76:	e122      	b.n	8008ebe <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d101      	bne.n	8008c86 <HAL_SPI_Transmit+0x48>
 8008c82:	2302      	movs	r3, #2
 8008c84:	e11b      	b.n	8008ebe <HAL_SPI_Transmit+0x280>
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2201      	movs	r2, #1
 8008c8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2203      	movs	r2, #3
 8008c92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	68ba      	ldr	r2, [r7, #8]
 8008ca0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	88fa      	ldrh	r2, [r7, #6]
 8008ca6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	88fa      	ldrh	r2, [r7, #6]
 8008cac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cd4:	d10f      	bne.n	8008cf6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ce4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008cf4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d00:	2b40      	cmp	r3, #64	@ 0x40
 8008d02:	d007      	beq.n	8008d14 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	68db      	ldr	r3, [r3, #12]
 8008d18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d1c:	d152      	bne.n	8008dc4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d002      	beq.n	8008d2c <HAL_SPI_Transmit+0xee>
 8008d26:	8b7b      	ldrh	r3, [r7, #26]
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d145      	bne.n	8008db8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d30:	881a      	ldrh	r2, [r3, #0]
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d3c:	1c9a      	adds	r2, r3, #2
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	3b01      	subs	r3, #1
 8008d4a:	b29a      	uxth	r2, r3
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008d50:	e032      	b.n	8008db8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f003 0302 	and.w	r3, r3, #2
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	d112      	bne.n	8008d86 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d64:	881a      	ldrh	r2, [r3, #0]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d70:	1c9a      	adds	r2, r3, #2
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	3b01      	subs	r3, #1
 8008d7e:	b29a      	uxth	r2, r3
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008d84:	e018      	b.n	8008db8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d86:	f7fa fc05 	bl	8003594 <HAL_GetTick>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	1ad3      	subs	r3, r2, r3
 8008d90:	683a      	ldr	r2, [r7, #0]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d803      	bhi.n	8008d9e <HAL_SPI_Transmit+0x160>
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d9c:	d102      	bne.n	8008da4 <HAL_SPI_Transmit+0x166>
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d109      	bne.n	8008db8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2201      	movs	r2, #1
 8008da8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2200      	movs	r2, #0
 8008db0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008db4:	2303      	movs	r3, #3
 8008db6:	e082      	b.n	8008ebe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d1c7      	bne.n	8008d52 <HAL_SPI_Transmit+0x114>
 8008dc2:	e053      	b.n	8008e6c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d002      	beq.n	8008dd2 <HAL_SPI_Transmit+0x194>
 8008dcc:	8b7b      	ldrh	r3, [r7, #26]
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d147      	bne.n	8008e62 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	330c      	adds	r3, #12
 8008ddc:	7812      	ldrb	r2, [r2, #0]
 8008dde:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008de4:	1c5a      	adds	r2, r3, #1
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	3b01      	subs	r3, #1
 8008df2:	b29a      	uxth	r2, r3
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008df8:	e033      	b.n	8008e62 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	689b      	ldr	r3, [r3, #8]
 8008e00:	f003 0302 	and.w	r3, r3, #2
 8008e04:	2b02      	cmp	r3, #2
 8008e06:	d113      	bne.n	8008e30 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	330c      	adds	r3, #12
 8008e12:	7812      	ldrb	r2, [r2, #0]
 8008e14:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e1a:	1c5a      	adds	r2, r3, #1
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	3b01      	subs	r3, #1
 8008e28:	b29a      	uxth	r2, r3
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008e2e:	e018      	b.n	8008e62 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e30:	f7fa fbb0 	bl	8003594 <HAL_GetTick>
 8008e34:	4602      	mov	r2, r0
 8008e36:	69fb      	ldr	r3, [r7, #28]
 8008e38:	1ad3      	subs	r3, r2, r3
 8008e3a:	683a      	ldr	r2, [r7, #0]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d803      	bhi.n	8008e48 <HAL_SPI_Transmit+0x20a>
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e46:	d102      	bne.n	8008e4e <HAL_SPI_Transmit+0x210>
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d109      	bne.n	8008e62 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	2201      	movs	r2, #1
 8008e52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008e5e:	2303      	movs	r3, #3
 8008e60:	e02d      	b.n	8008ebe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d1c6      	bne.n	8008dfa <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e6c:	69fa      	ldr	r2, [r7, #28]
 8008e6e:	6839      	ldr	r1, [r7, #0]
 8008e70:	68f8      	ldr	r0, [r7, #12]
 8008e72:	f000 f9cf 	bl	8009214 <SPI_EndRxTxTransaction>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d002      	beq.n	8008e82 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2220      	movs	r2, #32
 8008e80:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d10a      	bne.n	8008ea0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	617b      	str	r3, [r7, #20]
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	617b      	str	r3, [r7, #20]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	617b      	str	r3, [r7, #20]
 8008e9e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d001      	beq.n	8008ebc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e000      	b.n	8008ebe <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008ebc:	2300      	movs	r3, #0
  }
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3720      	adds	r7, #32
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
	...

08008ec8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b088      	sub	sp, #32
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008ee0:	69bb      	ldr	r3, [r7, #24]
 8008ee2:	099b      	lsrs	r3, r3, #6
 8008ee4:	f003 0301 	and.w	r3, r3, #1
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d10f      	bne.n	8008f0c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008eec:	69bb      	ldr	r3, [r7, #24]
 8008eee:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d00a      	beq.n	8008f0c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	099b      	lsrs	r3, r3, #6
 8008efa:	f003 0301 	and.w	r3, r3, #1
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d004      	beq.n	8008f0c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	4798      	blx	r3
    return;
 8008f0a:	e0d7      	b.n	80090bc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008f0c:	69bb      	ldr	r3, [r7, #24]
 8008f0e:	085b      	lsrs	r3, r3, #1
 8008f10:	f003 0301 	and.w	r3, r3, #1
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d00a      	beq.n	8008f2e <HAL_SPI_IRQHandler+0x66>
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	09db      	lsrs	r3, r3, #7
 8008f1c:	f003 0301 	and.w	r3, r3, #1
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d004      	beq.n	8008f2e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	4798      	blx	r3
    return;
 8008f2c:	e0c6      	b.n	80090bc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008f2e:	69bb      	ldr	r3, [r7, #24]
 8008f30:	095b      	lsrs	r3, r3, #5
 8008f32:	f003 0301 	and.w	r3, r3, #1
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d10c      	bne.n	8008f54 <HAL_SPI_IRQHandler+0x8c>
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	099b      	lsrs	r3, r3, #6
 8008f3e:	f003 0301 	and.w	r3, r3, #1
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d106      	bne.n	8008f54 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	0a1b      	lsrs	r3, r3, #8
 8008f4a:	f003 0301 	and.w	r3, r3, #1
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	f000 80b4 	beq.w	80090bc <HAL_SPI_IRQHandler+0x1f4>
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	095b      	lsrs	r3, r3, #5
 8008f58:	f003 0301 	and.w	r3, r3, #1
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	f000 80ad 	beq.w	80090bc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008f62:	69bb      	ldr	r3, [r7, #24]
 8008f64:	099b      	lsrs	r3, r3, #6
 8008f66:	f003 0301 	and.w	r3, r3, #1
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d023      	beq.n	8008fb6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	2b03      	cmp	r3, #3
 8008f78:	d011      	beq.n	8008f9e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f7e:	f043 0204 	orr.w	r2, r3, #4
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008f86:	2300      	movs	r3, #0
 8008f88:	617b      	str	r3, [r7, #20]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	68db      	ldr	r3, [r3, #12]
 8008f90:	617b      	str	r3, [r7, #20]
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	617b      	str	r3, [r7, #20]
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	e00b      	b.n	8008fb6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	613b      	str	r3, [r7, #16]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	613b      	str	r3, [r7, #16]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	613b      	str	r3, [r7, #16]
 8008fb2:	693b      	ldr	r3, [r7, #16]
        return;
 8008fb4:	e082      	b.n	80090bc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008fb6:	69bb      	ldr	r3, [r7, #24]
 8008fb8:	095b      	lsrs	r3, r3, #5
 8008fba:	f003 0301 	and.w	r3, r3, #1
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d014      	beq.n	8008fec <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fc6:	f043 0201 	orr.w	r2, r3, #1
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008fce:	2300      	movs	r3, #0
 8008fd0:	60fb      	str	r3, [r7, #12]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	60fb      	str	r3, [r7, #12]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008fe8:	601a      	str	r2, [r3, #0]
 8008fea:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	0a1b      	lsrs	r3, r3, #8
 8008ff0:	f003 0301 	and.w	r3, r3, #1
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d00c      	beq.n	8009012 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ffc:	f043 0208 	orr.w	r2, r3, #8
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009004:	2300      	movs	r3, #0
 8009006:	60bb      	str	r3, [r7, #8]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	60bb      	str	r3, [r7, #8]
 8009010:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009016:	2b00      	cmp	r3, #0
 8009018:	d04f      	beq.n	80090ba <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	685a      	ldr	r2, [r3, #4]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009028:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2201      	movs	r2, #1
 800902e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	f003 0302 	and.w	r3, r3, #2
 8009038:	2b00      	cmp	r3, #0
 800903a:	d104      	bne.n	8009046 <HAL_SPI_IRQHandler+0x17e>
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	f003 0301 	and.w	r3, r3, #1
 8009042:	2b00      	cmp	r3, #0
 8009044:	d034      	beq.n	80090b0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	685a      	ldr	r2, [r3, #4]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f022 0203 	bic.w	r2, r2, #3
 8009054:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800905a:	2b00      	cmp	r3, #0
 800905c:	d011      	beq.n	8009082 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009062:	4a18      	ldr	r2, [pc, #96]	@ (80090c4 <HAL_SPI_IRQHandler+0x1fc>)
 8009064:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800906a:	4618      	mov	r0, r3
 800906c:	f7fa fc82 	bl	8003974 <HAL_DMA_Abort_IT>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d005      	beq.n	8009082 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800907a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009086:	2b00      	cmp	r3, #0
 8009088:	d016      	beq.n	80090b8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800908e:	4a0d      	ldr	r2, [pc, #52]	@ (80090c4 <HAL_SPI_IRQHandler+0x1fc>)
 8009090:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009096:	4618      	mov	r0, r3
 8009098:	f7fa fc6c 	bl	8003974 <HAL_DMA_Abort_IT>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d00a      	beq.n	80090b8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80090ae:	e003      	b.n	80090b8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 f809 	bl	80090c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80090b6:	e000      	b.n	80090ba <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80090b8:	bf00      	nop
    return;
 80090ba:	bf00      	nop
  }
}
 80090bc:	3720      	adds	r7, #32
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}
 80090c2:	bf00      	nop
 80090c4:	080090dd 	.word	0x080090dd

080090c8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b084      	sub	sp, #16
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090e8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2200      	movs	r2, #0
 80090f4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80090f6:	68f8      	ldr	r0, [r7, #12]
 80090f8:	f7ff ffe6 	bl	80090c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80090fc:	bf00      	nop
 80090fe:	3710      	adds	r7, #16
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}

08009104 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b088      	sub	sp, #32
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	603b      	str	r3, [r7, #0]
 8009110:	4613      	mov	r3, r2
 8009112:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009114:	f7fa fa3e 	bl	8003594 <HAL_GetTick>
 8009118:	4602      	mov	r2, r0
 800911a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800911c:	1a9b      	subs	r3, r3, r2
 800911e:	683a      	ldr	r2, [r7, #0]
 8009120:	4413      	add	r3, r2
 8009122:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009124:	f7fa fa36 	bl	8003594 <HAL_GetTick>
 8009128:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800912a:	4b39      	ldr	r3, [pc, #228]	@ (8009210 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	015b      	lsls	r3, r3, #5
 8009130:	0d1b      	lsrs	r3, r3, #20
 8009132:	69fa      	ldr	r2, [r7, #28]
 8009134:	fb02 f303 	mul.w	r3, r2, r3
 8009138:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800913a:	e055      	b.n	80091e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009142:	d051      	beq.n	80091e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009144:	f7fa fa26 	bl	8003594 <HAL_GetTick>
 8009148:	4602      	mov	r2, r0
 800914a:	69bb      	ldr	r3, [r7, #24]
 800914c:	1ad3      	subs	r3, r2, r3
 800914e:	69fa      	ldr	r2, [r7, #28]
 8009150:	429a      	cmp	r2, r3
 8009152:	d902      	bls.n	800915a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009154:	69fb      	ldr	r3, [r7, #28]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d13d      	bne.n	80091d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009168:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009172:	d111      	bne.n	8009198 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800917c:	d004      	beq.n	8009188 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009186:	d107      	bne.n	8009198 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009196:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800919c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091a0:	d10f      	bne.n	80091c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	681a      	ldr	r2, [r3, #0]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091b0:	601a      	str	r2, [r3, #0]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2201      	movs	r2, #1
 80091c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80091d2:	2303      	movs	r3, #3
 80091d4:	e018      	b.n	8009208 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d102      	bne.n	80091e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80091dc:	2300      	movs	r3, #0
 80091de:	61fb      	str	r3, [r7, #28]
 80091e0:	e002      	b.n	80091e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	3b01      	subs	r3, #1
 80091e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	689a      	ldr	r2, [r3, #8]
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	4013      	ands	r3, r2
 80091f2:	68ba      	ldr	r2, [r7, #8]
 80091f4:	429a      	cmp	r2, r3
 80091f6:	bf0c      	ite	eq
 80091f8:	2301      	moveq	r3, #1
 80091fa:	2300      	movne	r3, #0
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	461a      	mov	r2, r3
 8009200:	79fb      	ldrb	r3, [r7, #7]
 8009202:	429a      	cmp	r2, r3
 8009204:	d19a      	bne.n	800913c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009206:	2300      	movs	r3, #0
}
 8009208:	4618      	mov	r0, r3
 800920a:	3720      	adds	r7, #32
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}
 8009210:	20000004 	.word	0x20000004

08009214 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b088      	sub	sp, #32
 8009218:	af02      	add	r7, sp, #8
 800921a:	60f8      	str	r0, [r7, #12]
 800921c:	60b9      	str	r1, [r7, #8]
 800921e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	9300      	str	r3, [sp, #0]
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	2201      	movs	r2, #1
 8009228:	2102      	movs	r1, #2
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f7ff ff6a 	bl	8009104 <SPI_WaitFlagStateUntilTimeout>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d007      	beq.n	8009246 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800923a:	f043 0220 	orr.w	r2, r3, #32
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009242:	2303      	movs	r3, #3
 8009244:	e032      	b.n	80092ac <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009246:	4b1b      	ldr	r3, [pc, #108]	@ (80092b4 <SPI_EndRxTxTransaction+0xa0>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a1b      	ldr	r2, [pc, #108]	@ (80092b8 <SPI_EndRxTxTransaction+0xa4>)
 800924c:	fba2 2303 	umull	r2, r3, r2, r3
 8009250:	0d5b      	lsrs	r3, r3, #21
 8009252:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009256:	fb02 f303 	mul.w	r3, r2, r3
 800925a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009264:	d112      	bne.n	800928c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	9300      	str	r3, [sp, #0]
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	2200      	movs	r2, #0
 800926e:	2180      	movs	r1, #128	@ 0x80
 8009270:	68f8      	ldr	r0, [r7, #12]
 8009272:	f7ff ff47 	bl	8009104 <SPI_WaitFlagStateUntilTimeout>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d016      	beq.n	80092aa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009280:	f043 0220 	orr.w	r2, r3, #32
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009288:	2303      	movs	r3, #3
 800928a:	e00f      	b.n	80092ac <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d00a      	beq.n	80092a8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	3b01      	subs	r3, #1
 8009296:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092a2:	2b80      	cmp	r3, #128	@ 0x80
 80092a4:	d0f2      	beq.n	800928c <SPI_EndRxTxTransaction+0x78>
 80092a6:	e000      	b.n	80092aa <SPI_EndRxTxTransaction+0x96>
        break;
 80092a8:	bf00      	nop
  }

  return HAL_OK;
 80092aa:	2300      	movs	r3, #0
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3718      	adds	r7, #24
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}
 80092b4:	20000004 	.word	0x20000004
 80092b8:	165e9f81 	.word	0x165e9f81

080092bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b082      	sub	sp, #8
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d101      	bne.n	80092ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092ca:	2301      	movs	r3, #1
 80092cc:	e041      	b.n	8009352 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d106      	bne.n	80092e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2200      	movs	r2, #0
 80092de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f7f9 ffd8 	bl	8003298 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2202      	movs	r2, #2
 80092ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	3304      	adds	r3, #4
 80092f8:	4619      	mov	r1, r3
 80092fa:	4610      	mov	r0, r2
 80092fc:	f000 fad8 	bl	80098b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2201      	movs	r2, #1
 8009304:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2201      	movs	r2, #1
 800930c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2201      	movs	r2, #1
 8009314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2201      	movs	r2, #1
 800933c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2201      	movs	r2, #1
 800934c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3708      	adds	r7, #8
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}

0800935a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800935a:	b580      	push	{r7, lr}
 800935c:	b082      	sub	sp, #8
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d101      	bne.n	800936c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009368:	2301      	movs	r3, #1
 800936a:	e041      	b.n	80093f0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009372:	b2db      	uxtb	r3, r3
 8009374:	2b00      	cmp	r3, #0
 8009376:	d106      	bne.n	8009386 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 f839 	bl	80093f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2202      	movs	r2, #2
 800938a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681a      	ldr	r2, [r3, #0]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	3304      	adds	r3, #4
 8009396:	4619      	mov	r1, r3
 8009398:	4610      	mov	r0, r2
 800939a:	f000 fa89 	bl	80098b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2201      	movs	r2, #1
 80093a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2201      	movs	r2, #1
 80093aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2201      	movs	r2, #1
 80093ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2201      	movs	r2, #1
 80093c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2201      	movs	r2, #1
 80093ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2201      	movs	r2, #1
 80093d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2201      	movs	r2, #1
 80093da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2201      	movs	r2, #1
 80093e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2201      	movs	r2, #1
 80093ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80093ee:	2300      	movs	r3, #0
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3708      	adds	r7, #8
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b083      	sub	sp, #12
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
 8009414:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d109      	bne.n	8009430 <HAL_TIM_PWM_Start+0x24>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009422:	b2db      	uxtb	r3, r3
 8009424:	2b01      	cmp	r3, #1
 8009426:	bf14      	ite	ne
 8009428:	2301      	movne	r3, #1
 800942a:	2300      	moveq	r3, #0
 800942c:	b2db      	uxtb	r3, r3
 800942e:	e022      	b.n	8009476 <HAL_TIM_PWM_Start+0x6a>
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	2b04      	cmp	r3, #4
 8009434:	d109      	bne.n	800944a <HAL_TIM_PWM_Start+0x3e>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800943c:	b2db      	uxtb	r3, r3
 800943e:	2b01      	cmp	r3, #1
 8009440:	bf14      	ite	ne
 8009442:	2301      	movne	r3, #1
 8009444:	2300      	moveq	r3, #0
 8009446:	b2db      	uxtb	r3, r3
 8009448:	e015      	b.n	8009476 <HAL_TIM_PWM_Start+0x6a>
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	2b08      	cmp	r3, #8
 800944e:	d109      	bne.n	8009464 <HAL_TIM_PWM_Start+0x58>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009456:	b2db      	uxtb	r3, r3
 8009458:	2b01      	cmp	r3, #1
 800945a:	bf14      	ite	ne
 800945c:	2301      	movne	r3, #1
 800945e:	2300      	moveq	r3, #0
 8009460:	b2db      	uxtb	r3, r3
 8009462:	e008      	b.n	8009476 <HAL_TIM_PWM_Start+0x6a>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800946a:	b2db      	uxtb	r3, r3
 800946c:	2b01      	cmp	r3, #1
 800946e:	bf14      	ite	ne
 8009470:	2301      	movne	r3, #1
 8009472:	2300      	moveq	r3, #0
 8009474:	b2db      	uxtb	r3, r3
 8009476:	2b00      	cmp	r3, #0
 8009478:	d001      	beq.n	800947e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	e07c      	b.n	8009578 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d104      	bne.n	800948e <HAL_TIM_PWM_Start+0x82>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2202      	movs	r2, #2
 8009488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800948c:	e013      	b.n	80094b6 <HAL_TIM_PWM_Start+0xaa>
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	2b04      	cmp	r3, #4
 8009492:	d104      	bne.n	800949e <HAL_TIM_PWM_Start+0x92>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2202      	movs	r2, #2
 8009498:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800949c:	e00b      	b.n	80094b6 <HAL_TIM_PWM_Start+0xaa>
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	2b08      	cmp	r3, #8
 80094a2:	d104      	bne.n	80094ae <HAL_TIM_PWM_Start+0xa2>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2202      	movs	r2, #2
 80094a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80094ac:	e003      	b.n	80094b6 <HAL_TIM_PWM_Start+0xaa>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2202      	movs	r2, #2
 80094b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	2201      	movs	r2, #1
 80094bc:	6839      	ldr	r1, [r7, #0]
 80094be:	4618      	mov	r0, r3
 80094c0:	f000 fce6 	bl	8009e90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a2d      	ldr	r2, [pc, #180]	@ (8009580 <HAL_TIM_PWM_Start+0x174>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d004      	beq.n	80094d8 <HAL_TIM_PWM_Start+0xcc>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a2c      	ldr	r2, [pc, #176]	@ (8009584 <HAL_TIM_PWM_Start+0x178>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d101      	bne.n	80094dc <HAL_TIM_PWM_Start+0xd0>
 80094d8:	2301      	movs	r3, #1
 80094da:	e000      	b.n	80094de <HAL_TIM_PWM_Start+0xd2>
 80094dc:	2300      	movs	r3, #0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d007      	beq.n	80094f2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80094f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a22      	ldr	r2, [pc, #136]	@ (8009580 <HAL_TIM_PWM_Start+0x174>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d022      	beq.n	8009542 <HAL_TIM_PWM_Start+0x136>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009504:	d01d      	beq.n	8009542 <HAL_TIM_PWM_Start+0x136>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a1f      	ldr	r2, [pc, #124]	@ (8009588 <HAL_TIM_PWM_Start+0x17c>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d018      	beq.n	8009542 <HAL_TIM_PWM_Start+0x136>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4a1d      	ldr	r2, [pc, #116]	@ (800958c <HAL_TIM_PWM_Start+0x180>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d013      	beq.n	8009542 <HAL_TIM_PWM_Start+0x136>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a1c      	ldr	r2, [pc, #112]	@ (8009590 <HAL_TIM_PWM_Start+0x184>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d00e      	beq.n	8009542 <HAL_TIM_PWM_Start+0x136>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a16      	ldr	r2, [pc, #88]	@ (8009584 <HAL_TIM_PWM_Start+0x178>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d009      	beq.n	8009542 <HAL_TIM_PWM_Start+0x136>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a18      	ldr	r2, [pc, #96]	@ (8009594 <HAL_TIM_PWM_Start+0x188>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d004      	beq.n	8009542 <HAL_TIM_PWM_Start+0x136>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a16      	ldr	r2, [pc, #88]	@ (8009598 <HAL_TIM_PWM_Start+0x18c>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d111      	bne.n	8009566 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	689b      	ldr	r3, [r3, #8]
 8009548:	f003 0307 	and.w	r3, r3, #7
 800954c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2b06      	cmp	r3, #6
 8009552:	d010      	beq.n	8009576 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	681a      	ldr	r2, [r3, #0]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f042 0201 	orr.w	r2, r2, #1
 8009562:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009564:	e007      	b.n	8009576 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f042 0201 	orr.w	r2, r2, #1
 8009574:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009576:	2300      	movs	r3, #0
}
 8009578:	4618      	mov	r0, r3
 800957a:	3710      	adds	r7, #16
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}
 8009580:	40010000 	.word	0x40010000
 8009584:	40010400 	.word	0x40010400
 8009588:	40000400 	.word	0x40000400
 800958c:	40000800 	.word	0x40000800
 8009590:	40000c00 	.word	0x40000c00
 8009594:	40014000 	.word	0x40014000
 8009598:	40001800 	.word	0x40001800

0800959c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b086      	sub	sp, #24
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095a8:	2300      	movs	r3, #0
 80095aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d101      	bne.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80095b6:	2302      	movs	r3, #2
 80095b8:	e0ae      	b.n	8009718 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2201      	movs	r2, #1
 80095be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2b0c      	cmp	r3, #12
 80095c6:	f200 809f 	bhi.w	8009708 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80095ca:	a201      	add	r2, pc, #4	@ (adr r2, 80095d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80095cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d0:	08009605 	.word	0x08009605
 80095d4:	08009709 	.word	0x08009709
 80095d8:	08009709 	.word	0x08009709
 80095dc:	08009709 	.word	0x08009709
 80095e0:	08009645 	.word	0x08009645
 80095e4:	08009709 	.word	0x08009709
 80095e8:	08009709 	.word	0x08009709
 80095ec:	08009709 	.word	0x08009709
 80095f0:	08009687 	.word	0x08009687
 80095f4:	08009709 	.word	0x08009709
 80095f8:	08009709 	.word	0x08009709
 80095fc:	08009709 	.word	0x08009709
 8009600:	080096c7 	.word	0x080096c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	68b9      	ldr	r1, [r7, #8]
 800960a:	4618      	mov	r0, r3
 800960c:	f000 f9f6 	bl	80099fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	699a      	ldr	r2, [r3, #24]
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f042 0208 	orr.w	r2, r2, #8
 800961e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	699a      	ldr	r2, [r3, #24]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f022 0204 	bic.w	r2, r2, #4
 800962e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	6999      	ldr	r1, [r3, #24]
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	691a      	ldr	r2, [r3, #16]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	430a      	orrs	r2, r1
 8009640:	619a      	str	r2, [r3, #24]
      break;
 8009642:	e064      	b.n	800970e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	68b9      	ldr	r1, [r7, #8]
 800964a:	4618      	mov	r0, r3
 800964c:	f000 fa46 	bl	8009adc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	699a      	ldr	r2, [r3, #24]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800965e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	699a      	ldr	r2, [r3, #24]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800966e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	6999      	ldr	r1, [r3, #24]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	691b      	ldr	r3, [r3, #16]
 800967a:	021a      	lsls	r2, r3, #8
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	430a      	orrs	r2, r1
 8009682:	619a      	str	r2, [r3, #24]
      break;
 8009684:	e043      	b.n	800970e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	68b9      	ldr	r1, [r7, #8]
 800968c:	4618      	mov	r0, r3
 800968e:	f000 fa9b 	bl	8009bc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	69da      	ldr	r2, [r3, #28]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f042 0208 	orr.w	r2, r2, #8
 80096a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	69da      	ldr	r2, [r3, #28]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f022 0204 	bic.w	r2, r2, #4
 80096b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	69d9      	ldr	r1, [r3, #28]
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	691a      	ldr	r2, [r3, #16]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	430a      	orrs	r2, r1
 80096c2:	61da      	str	r2, [r3, #28]
      break;
 80096c4:	e023      	b.n	800970e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	68b9      	ldr	r1, [r7, #8]
 80096cc:	4618      	mov	r0, r3
 80096ce:	f000 faef 	bl	8009cb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	69da      	ldr	r2, [r3, #28]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80096e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	69da      	ldr	r2, [r3, #28]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	69d9      	ldr	r1, [r3, #28]
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	691b      	ldr	r3, [r3, #16]
 80096fc:	021a      	lsls	r2, r3, #8
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	430a      	orrs	r2, r1
 8009704:	61da      	str	r2, [r3, #28]
      break;
 8009706:	e002      	b.n	800970e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009708:	2301      	movs	r3, #1
 800970a:	75fb      	strb	r3, [r7, #23]
      break;
 800970c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	2200      	movs	r2, #0
 8009712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009716:	7dfb      	ldrb	r3, [r7, #23]
}
 8009718:	4618      	mov	r0, r3
 800971a:	3718      	adds	r7, #24
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b084      	sub	sp, #16
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800972a:	2300      	movs	r3, #0
 800972c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009734:	2b01      	cmp	r3, #1
 8009736:	d101      	bne.n	800973c <HAL_TIM_ConfigClockSource+0x1c>
 8009738:	2302      	movs	r3, #2
 800973a:	e0b4      	b.n	80098a6 <HAL_TIM_ConfigClockSource+0x186>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2201      	movs	r2, #1
 8009740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2202      	movs	r2, #2
 8009748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800975a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009762:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	68ba      	ldr	r2, [r7, #8]
 800976a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009774:	d03e      	beq.n	80097f4 <HAL_TIM_ConfigClockSource+0xd4>
 8009776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800977a:	f200 8087 	bhi.w	800988c <HAL_TIM_ConfigClockSource+0x16c>
 800977e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009782:	f000 8086 	beq.w	8009892 <HAL_TIM_ConfigClockSource+0x172>
 8009786:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800978a:	d87f      	bhi.n	800988c <HAL_TIM_ConfigClockSource+0x16c>
 800978c:	2b70      	cmp	r3, #112	@ 0x70
 800978e:	d01a      	beq.n	80097c6 <HAL_TIM_ConfigClockSource+0xa6>
 8009790:	2b70      	cmp	r3, #112	@ 0x70
 8009792:	d87b      	bhi.n	800988c <HAL_TIM_ConfigClockSource+0x16c>
 8009794:	2b60      	cmp	r3, #96	@ 0x60
 8009796:	d050      	beq.n	800983a <HAL_TIM_ConfigClockSource+0x11a>
 8009798:	2b60      	cmp	r3, #96	@ 0x60
 800979a:	d877      	bhi.n	800988c <HAL_TIM_ConfigClockSource+0x16c>
 800979c:	2b50      	cmp	r3, #80	@ 0x50
 800979e:	d03c      	beq.n	800981a <HAL_TIM_ConfigClockSource+0xfa>
 80097a0:	2b50      	cmp	r3, #80	@ 0x50
 80097a2:	d873      	bhi.n	800988c <HAL_TIM_ConfigClockSource+0x16c>
 80097a4:	2b40      	cmp	r3, #64	@ 0x40
 80097a6:	d058      	beq.n	800985a <HAL_TIM_ConfigClockSource+0x13a>
 80097a8:	2b40      	cmp	r3, #64	@ 0x40
 80097aa:	d86f      	bhi.n	800988c <HAL_TIM_ConfigClockSource+0x16c>
 80097ac:	2b30      	cmp	r3, #48	@ 0x30
 80097ae:	d064      	beq.n	800987a <HAL_TIM_ConfigClockSource+0x15a>
 80097b0:	2b30      	cmp	r3, #48	@ 0x30
 80097b2:	d86b      	bhi.n	800988c <HAL_TIM_ConfigClockSource+0x16c>
 80097b4:	2b20      	cmp	r3, #32
 80097b6:	d060      	beq.n	800987a <HAL_TIM_ConfigClockSource+0x15a>
 80097b8:	2b20      	cmp	r3, #32
 80097ba:	d867      	bhi.n	800988c <HAL_TIM_ConfigClockSource+0x16c>
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d05c      	beq.n	800987a <HAL_TIM_ConfigClockSource+0x15a>
 80097c0:	2b10      	cmp	r3, #16
 80097c2:	d05a      	beq.n	800987a <HAL_TIM_ConfigClockSource+0x15a>
 80097c4:	e062      	b.n	800988c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80097d6:	f000 fb3b 	bl	8009e50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80097e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	68ba      	ldr	r2, [r7, #8]
 80097f0:	609a      	str	r2, [r3, #8]
      break;
 80097f2:	e04f      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009804:	f000 fb24 	bl	8009e50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	689a      	ldr	r2, [r3, #8]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009816:	609a      	str	r2, [r3, #8]
      break;
 8009818:	e03c      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009826:	461a      	mov	r2, r3
 8009828:	f000 fa98 	bl	8009d5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	2150      	movs	r1, #80	@ 0x50
 8009832:	4618      	mov	r0, r3
 8009834:	f000 faf1 	bl	8009e1a <TIM_ITRx_SetConfig>
      break;
 8009838:	e02c      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009846:	461a      	mov	r2, r3
 8009848:	f000 fab7 	bl	8009dba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	2160      	movs	r1, #96	@ 0x60
 8009852:	4618      	mov	r0, r3
 8009854:	f000 fae1 	bl	8009e1a <TIM_ITRx_SetConfig>
      break;
 8009858:	e01c      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009866:	461a      	mov	r2, r3
 8009868:	f000 fa78 	bl	8009d5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2140      	movs	r1, #64	@ 0x40
 8009872:	4618      	mov	r0, r3
 8009874:	f000 fad1 	bl	8009e1a <TIM_ITRx_SetConfig>
      break;
 8009878:	e00c      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681a      	ldr	r2, [r3, #0]
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4619      	mov	r1, r3
 8009884:	4610      	mov	r0, r2
 8009886:	f000 fac8 	bl	8009e1a <TIM_ITRx_SetConfig>
      break;
 800988a:	e003      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	73fb      	strb	r3, [r7, #15]
      break;
 8009890:	e000      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009892:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80098a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3710      	adds	r7, #16
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
	...

080098b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b085      	sub	sp, #20
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
 80098b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4a43      	ldr	r2, [pc, #268]	@ (80099d0 <TIM_Base_SetConfig+0x120>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d013      	beq.n	80098f0 <TIM_Base_SetConfig+0x40>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098ce:	d00f      	beq.n	80098f0 <TIM_Base_SetConfig+0x40>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4a40      	ldr	r2, [pc, #256]	@ (80099d4 <TIM_Base_SetConfig+0x124>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d00b      	beq.n	80098f0 <TIM_Base_SetConfig+0x40>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a3f      	ldr	r2, [pc, #252]	@ (80099d8 <TIM_Base_SetConfig+0x128>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d007      	beq.n	80098f0 <TIM_Base_SetConfig+0x40>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a3e      	ldr	r2, [pc, #248]	@ (80099dc <TIM_Base_SetConfig+0x12c>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d003      	beq.n	80098f0 <TIM_Base_SetConfig+0x40>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a3d      	ldr	r2, [pc, #244]	@ (80099e0 <TIM_Base_SetConfig+0x130>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d108      	bne.n	8009902 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	4313      	orrs	r3, r2
 8009900:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a32      	ldr	r2, [pc, #200]	@ (80099d0 <TIM_Base_SetConfig+0x120>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d02b      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009910:	d027      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	4a2f      	ldr	r2, [pc, #188]	@ (80099d4 <TIM_Base_SetConfig+0x124>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d023      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a2e      	ldr	r2, [pc, #184]	@ (80099d8 <TIM_Base_SetConfig+0x128>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d01f      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a2d      	ldr	r2, [pc, #180]	@ (80099dc <TIM_Base_SetConfig+0x12c>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d01b      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a2c      	ldr	r2, [pc, #176]	@ (80099e0 <TIM_Base_SetConfig+0x130>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d017      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a2b      	ldr	r2, [pc, #172]	@ (80099e4 <TIM_Base_SetConfig+0x134>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d013      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a2a      	ldr	r2, [pc, #168]	@ (80099e8 <TIM_Base_SetConfig+0x138>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d00f      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a29      	ldr	r2, [pc, #164]	@ (80099ec <TIM_Base_SetConfig+0x13c>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d00b      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a28      	ldr	r2, [pc, #160]	@ (80099f0 <TIM_Base_SetConfig+0x140>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d007      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a27      	ldr	r2, [pc, #156]	@ (80099f4 <TIM_Base_SetConfig+0x144>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d003      	beq.n	8009962 <TIM_Base_SetConfig+0xb2>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a26      	ldr	r2, [pc, #152]	@ (80099f8 <TIM_Base_SetConfig+0x148>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d108      	bne.n	8009974 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009968:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	68db      	ldr	r3, [r3, #12]
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	4313      	orrs	r3, r2
 8009972:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	695b      	ldr	r3, [r3, #20]
 800997e:	4313      	orrs	r3, r2
 8009980:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	689a      	ldr	r2, [r3, #8]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	681a      	ldr	r2, [r3, #0]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	4a0e      	ldr	r2, [pc, #56]	@ (80099d0 <TIM_Base_SetConfig+0x120>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d003      	beq.n	80099a2 <TIM_Base_SetConfig+0xf2>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	4a10      	ldr	r2, [pc, #64]	@ (80099e0 <TIM_Base_SetConfig+0x130>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d103      	bne.n	80099aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	691a      	ldr	r2, [r3, #16]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f043 0204 	orr.w	r2, r3, #4
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2201      	movs	r2, #1
 80099ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	68fa      	ldr	r2, [r7, #12]
 80099c0:	601a      	str	r2, [r3, #0]
}
 80099c2:	bf00      	nop
 80099c4:	3714      	adds	r7, #20
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr
 80099ce:	bf00      	nop
 80099d0:	40010000 	.word	0x40010000
 80099d4:	40000400 	.word	0x40000400
 80099d8:	40000800 	.word	0x40000800
 80099dc:	40000c00 	.word	0x40000c00
 80099e0:	40010400 	.word	0x40010400
 80099e4:	40014000 	.word	0x40014000
 80099e8:	40014400 	.word	0x40014400
 80099ec:	40014800 	.word	0x40014800
 80099f0:	40001800 	.word	0x40001800
 80099f4:	40001c00 	.word	0x40001c00
 80099f8:	40002000 	.word	0x40002000

080099fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b087      	sub	sp, #28
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6a1b      	ldr	r3, [r3, #32]
 8009a0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6a1b      	ldr	r3, [r3, #32]
 8009a10:	f023 0201 	bic.w	r2, r3, #1
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	685b      	ldr	r3, [r3, #4]
 8009a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	699b      	ldr	r3, [r3, #24]
 8009a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f023 0303 	bic.w	r3, r3, #3
 8009a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68fa      	ldr	r2, [r7, #12]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	f023 0302 	bic.w	r3, r3, #2
 8009a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	689b      	ldr	r3, [r3, #8]
 8009a4a:	697a      	ldr	r2, [r7, #20]
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	4a20      	ldr	r2, [pc, #128]	@ (8009ad4 <TIM_OC1_SetConfig+0xd8>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d003      	beq.n	8009a60 <TIM_OC1_SetConfig+0x64>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	4a1f      	ldr	r2, [pc, #124]	@ (8009ad8 <TIM_OC1_SetConfig+0xdc>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d10c      	bne.n	8009a7a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	f023 0308 	bic.w	r3, r3, #8
 8009a66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	697a      	ldr	r2, [r7, #20]
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f023 0304 	bic.w	r3, r3, #4
 8009a78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	4a15      	ldr	r2, [pc, #84]	@ (8009ad4 <TIM_OC1_SetConfig+0xd8>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d003      	beq.n	8009a8a <TIM_OC1_SetConfig+0x8e>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	4a14      	ldr	r2, [pc, #80]	@ (8009ad8 <TIM_OC1_SetConfig+0xdc>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d111      	bne.n	8009aae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009a98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	695b      	ldr	r3, [r3, #20]
 8009a9e:	693a      	ldr	r2, [r7, #16]
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	699b      	ldr	r3, [r3, #24]
 8009aa8:	693a      	ldr	r2, [r7, #16]
 8009aaa:	4313      	orrs	r3, r2
 8009aac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	693a      	ldr	r2, [r7, #16]
 8009ab2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	68fa      	ldr	r2, [r7, #12]
 8009ab8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	685a      	ldr	r2, [r3, #4]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	697a      	ldr	r2, [r7, #20]
 8009ac6:	621a      	str	r2, [r3, #32]
}
 8009ac8:	bf00      	nop
 8009aca:	371c      	adds	r7, #28
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr
 8009ad4:	40010000 	.word	0x40010000
 8009ad8:	40010400 	.word	0x40010400

08009adc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b087      	sub	sp, #28
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6a1b      	ldr	r3, [r3, #32]
 8009aea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6a1b      	ldr	r3, [r3, #32]
 8009af0:	f023 0210 	bic.w	r2, r3, #16
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	699b      	ldr	r3, [r3, #24]
 8009b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	021b      	lsls	r3, r3, #8
 8009b1a:	68fa      	ldr	r2, [r7, #12]
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	f023 0320 	bic.w	r3, r3, #32
 8009b26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	011b      	lsls	r3, r3, #4
 8009b2e:	697a      	ldr	r2, [r7, #20]
 8009b30:	4313      	orrs	r3, r2
 8009b32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	4a22      	ldr	r2, [pc, #136]	@ (8009bc0 <TIM_OC2_SetConfig+0xe4>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d003      	beq.n	8009b44 <TIM_OC2_SetConfig+0x68>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a21      	ldr	r2, [pc, #132]	@ (8009bc4 <TIM_OC2_SetConfig+0xe8>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d10d      	bne.n	8009b60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	68db      	ldr	r3, [r3, #12]
 8009b50:	011b      	lsls	r3, r3, #4
 8009b52:	697a      	ldr	r2, [r7, #20]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	4a17      	ldr	r2, [pc, #92]	@ (8009bc0 <TIM_OC2_SetConfig+0xe4>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d003      	beq.n	8009b70 <TIM_OC2_SetConfig+0x94>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4a16      	ldr	r2, [pc, #88]	@ (8009bc4 <TIM_OC2_SetConfig+0xe8>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d113      	bne.n	8009b98 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009b76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009b7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	695b      	ldr	r3, [r3, #20]
 8009b84:	009b      	lsls	r3, r3, #2
 8009b86:	693a      	ldr	r2, [r7, #16]
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	699b      	ldr	r3, [r3, #24]
 8009b90:	009b      	lsls	r3, r3, #2
 8009b92:	693a      	ldr	r2, [r7, #16]
 8009b94:	4313      	orrs	r3, r2
 8009b96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	693a      	ldr	r2, [r7, #16]
 8009b9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	68fa      	ldr	r2, [r7, #12]
 8009ba2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	685a      	ldr	r2, [r3, #4]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	697a      	ldr	r2, [r7, #20]
 8009bb0:	621a      	str	r2, [r3, #32]
}
 8009bb2:	bf00      	nop
 8009bb4:	371c      	adds	r7, #28
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	40010000 	.word	0x40010000
 8009bc4:	40010400 	.word	0x40010400

08009bc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b087      	sub	sp, #28
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6a1b      	ldr	r3, [r3, #32]
 8009bd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6a1b      	ldr	r3, [r3, #32]
 8009bdc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	69db      	ldr	r3, [r3, #28]
 8009bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f023 0303 	bic.w	r3, r3, #3
 8009bfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	68fa      	ldr	r2, [r7, #12]
 8009c06:	4313      	orrs	r3, r2
 8009c08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009c10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	689b      	ldr	r3, [r3, #8]
 8009c16:	021b      	lsls	r3, r3, #8
 8009c18:	697a      	ldr	r2, [r7, #20]
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a21      	ldr	r2, [pc, #132]	@ (8009ca8 <TIM_OC3_SetConfig+0xe0>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d003      	beq.n	8009c2e <TIM_OC3_SetConfig+0x66>
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	4a20      	ldr	r2, [pc, #128]	@ (8009cac <TIM_OC3_SetConfig+0xe4>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d10d      	bne.n	8009c4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009c34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	68db      	ldr	r3, [r3, #12]
 8009c3a:	021b      	lsls	r3, r3, #8
 8009c3c:	697a      	ldr	r2, [r7, #20]
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009c48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	4a16      	ldr	r2, [pc, #88]	@ (8009ca8 <TIM_OC3_SetConfig+0xe0>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d003      	beq.n	8009c5a <TIM_OC3_SetConfig+0x92>
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	4a15      	ldr	r2, [pc, #84]	@ (8009cac <TIM_OC3_SetConfig+0xe4>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d113      	bne.n	8009c82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009c68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	695b      	ldr	r3, [r3, #20]
 8009c6e:	011b      	lsls	r3, r3, #4
 8009c70:	693a      	ldr	r2, [r7, #16]
 8009c72:	4313      	orrs	r3, r2
 8009c74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	699b      	ldr	r3, [r3, #24]
 8009c7a:	011b      	lsls	r3, r3, #4
 8009c7c:	693a      	ldr	r2, [r7, #16]
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	68fa      	ldr	r2, [r7, #12]
 8009c8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	685a      	ldr	r2, [r3, #4]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	697a      	ldr	r2, [r7, #20]
 8009c9a:	621a      	str	r2, [r3, #32]
}
 8009c9c:	bf00      	nop
 8009c9e:	371c      	adds	r7, #28
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr
 8009ca8:	40010000 	.word	0x40010000
 8009cac:	40010400 	.word	0x40010400

08009cb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b087      	sub	sp, #28
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a1b      	ldr	r3, [r3, #32]
 8009cbe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6a1b      	ldr	r3, [r3, #32]
 8009cc4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	69db      	ldr	r3, [r3, #28]
 8009cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	021b      	lsls	r3, r3, #8
 8009cee:	68fa      	ldr	r2, [r7, #12]
 8009cf0:	4313      	orrs	r3, r2
 8009cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009cfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	031b      	lsls	r3, r3, #12
 8009d02:	693a      	ldr	r2, [r7, #16]
 8009d04:	4313      	orrs	r3, r2
 8009d06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	4a12      	ldr	r2, [pc, #72]	@ (8009d54 <TIM_OC4_SetConfig+0xa4>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d003      	beq.n	8009d18 <TIM_OC4_SetConfig+0x68>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	4a11      	ldr	r2, [pc, #68]	@ (8009d58 <TIM_OC4_SetConfig+0xa8>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d109      	bne.n	8009d2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	695b      	ldr	r3, [r3, #20]
 8009d24:	019b      	lsls	r3, r3, #6
 8009d26:	697a      	ldr	r2, [r7, #20]
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	697a      	ldr	r2, [r7, #20]
 8009d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	68fa      	ldr	r2, [r7, #12]
 8009d36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	685a      	ldr	r2, [r3, #4]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	693a      	ldr	r2, [r7, #16]
 8009d44:	621a      	str	r2, [r3, #32]
}
 8009d46:	bf00      	nop
 8009d48:	371c      	adds	r7, #28
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr
 8009d52:	bf00      	nop
 8009d54:	40010000 	.word	0x40010000
 8009d58:	40010400 	.word	0x40010400

08009d5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b087      	sub	sp, #28
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	60f8      	str	r0, [r7, #12]
 8009d64:	60b9      	str	r1, [r7, #8]
 8009d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6a1b      	ldr	r3, [r3, #32]
 8009d6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	6a1b      	ldr	r3, [r3, #32]
 8009d72:	f023 0201 	bic.w	r2, r3, #1
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	699b      	ldr	r3, [r3, #24]
 8009d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	011b      	lsls	r3, r3, #4
 8009d8c:	693a      	ldr	r2, [r7, #16]
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	f023 030a 	bic.w	r3, r3, #10
 8009d98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009d9a:	697a      	ldr	r2, [r7, #20]
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	693a      	ldr	r2, [r7, #16]
 8009da6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	697a      	ldr	r2, [r7, #20]
 8009dac:	621a      	str	r2, [r3, #32]
}
 8009dae:	bf00      	nop
 8009db0:	371c      	adds	r7, #28
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009dba:	b480      	push	{r7}
 8009dbc:	b087      	sub	sp, #28
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	60f8      	str	r0, [r7, #12]
 8009dc2:	60b9      	str	r1, [r7, #8]
 8009dc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6a1b      	ldr	r3, [r3, #32]
 8009dca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6a1b      	ldr	r3, [r3, #32]
 8009dd0:	f023 0210 	bic.w	r2, r3, #16
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	699b      	ldr	r3, [r3, #24]
 8009ddc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009de4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	031b      	lsls	r3, r3, #12
 8009dea:	693a      	ldr	r2, [r7, #16]
 8009dec:	4313      	orrs	r3, r2
 8009dee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009df6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	011b      	lsls	r3, r3, #4
 8009dfc:	697a      	ldr	r2, [r7, #20]
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	693a      	ldr	r2, [r7, #16]
 8009e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	697a      	ldr	r2, [r7, #20]
 8009e0c:	621a      	str	r2, [r3, #32]
}
 8009e0e:	bf00      	nop
 8009e10:	371c      	adds	r7, #28
 8009e12:	46bd      	mov	sp, r7
 8009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e18:	4770      	bx	lr

08009e1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009e1a:	b480      	push	{r7}
 8009e1c:	b085      	sub	sp, #20
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	6078      	str	r0, [r7, #4]
 8009e22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e32:	683a      	ldr	r2, [r7, #0]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	4313      	orrs	r3, r2
 8009e38:	f043 0307 	orr.w	r3, r3, #7
 8009e3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	609a      	str	r2, [r3, #8]
}
 8009e44:	bf00      	nop
 8009e46:	3714      	adds	r7, #20
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr

08009e50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b087      	sub	sp, #28
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	60f8      	str	r0, [r7, #12]
 8009e58:	60b9      	str	r1, [r7, #8]
 8009e5a:	607a      	str	r2, [r7, #4]
 8009e5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	689b      	ldr	r3, [r3, #8]
 8009e62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009e6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	021a      	lsls	r2, r3, #8
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	431a      	orrs	r2, r3
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	4313      	orrs	r3, r2
 8009e78:	697a      	ldr	r2, [r7, #20]
 8009e7a:	4313      	orrs	r3, r2
 8009e7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	697a      	ldr	r2, [r7, #20]
 8009e82:	609a      	str	r2, [r3, #8]
}
 8009e84:	bf00      	nop
 8009e86:	371c      	adds	r7, #28
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr

08009e90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b087      	sub	sp, #28
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	60f8      	str	r0, [r7, #12]
 8009e98:	60b9      	str	r1, [r7, #8]
 8009e9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	f003 031f 	and.w	r3, r3, #31
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8009ea8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	6a1a      	ldr	r2, [r3, #32]
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	43db      	mvns	r3, r3
 8009eb2:	401a      	ands	r2, r3
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6a1a      	ldr	r2, [r3, #32]
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	f003 031f 	and.w	r3, r3, #31
 8009ec2:	6879      	ldr	r1, [r7, #4]
 8009ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8009ec8:	431a      	orrs	r2, r3
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	621a      	str	r2, [r3, #32]
}
 8009ece:	bf00      	nop
 8009ed0:	371c      	adds	r7, #28
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed8:	4770      	bx	lr
	...

08009edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b085      	sub	sp, #20
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009eec:	2b01      	cmp	r3, #1
 8009eee:	d101      	bne.n	8009ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009ef0:	2302      	movs	r3, #2
 8009ef2:	e05a      	b.n	8009faa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2202      	movs	r2, #2
 8009f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	685b      	ldr	r3, [r3, #4]
 8009f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	689b      	ldr	r3, [r3, #8]
 8009f12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	68fa      	ldr	r2, [r7, #12]
 8009f22:	4313      	orrs	r3, r2
 8009f24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	68fa      	ldr	r2, [r7, #12]
 8009f2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a21      	ldr	r2, [pc, #132]	@ (8009fb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d022      	beq.n	8009f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f40:	d01d      	beq.n	8009f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a1d      	ldr	r2, [pc, #116]	@ (8009fbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d018      	beq.n	8009f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4a1b      	ldr	r2, [pc, #108]	@ (8009fc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d013      	beq.n	8009f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4a1a      	ldr	r2, [pc, #104]	@ (8009fc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d00e      	beq.n	8009f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	4a18      	ldr	r2, [pc, #96]	@ (8009fc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d009      	beq.n	8009f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a17      	ldr	r2, [pc, #92]	@ (8009fcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d004      	beq.n	8009f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4a15      	ldr	r2, [pc, #84]	@ (8009fd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d10c      	bne.n	8009f98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	685b      	ldr	r3, [r3, #4]
 8009f8a:	68ba      	ldr	r2, [r7, #8]
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	68ba      	ldr	r2, [r7, #8]
 8009f96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009fa8:	2300      	movs	r3, #0
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3714      	adds	r7, #20
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	40010000 	.word	0x40010000
 8009fbc:	40000400 	.word	0x40000400
 8009fc0:	40000800 	.word	0x40000800
 8009fc4:	40000c00 	.word	0x40000c00
 8009fc8:	40010400 	.word	0x40010400
 8009fcc:	40014000 	.word	0x40014000
 8009fd0:	40001800 	.word	0x40001800

08009fd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009fd4:	b084      	sub	sp, #16
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b084      	sub	sp, #16
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
 8009fde:	f107 001c 	add.w	r0, r7, #28
 8009fe2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009fe6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d123      	bne.n	800a036 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ff2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	68db      	ldr	r3, [r3, #12]
 8009ffe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a002:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a006:	687a      	ldr	r2, [r7, #4]
 800a008:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	68db      	ldr	r3, [r3, #12]
 800a00e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a016:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d105      	bne.n	800a02a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f9dc 	bl	800a3e8 <USB_CoreReset>
 800a030:	4603      	mov	r3, r0
 800a032:	73fb      	strb	r3, [r7, #15]
 800a034:	e01b      	b.n	800a06e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	68db      	ldr	r3, [r3, #12]
 800a03a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f9d0 	bl	800a3e8 <USB_CoreReset>
 800a048:	4603      	mov	r3, r0
 800a04a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a04c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a050:	2b00      	cmp	r3, #0
 800a052:	d106      	bne.n	800a062 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a058:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	639a      	str	r2, [r3, #56]	@ 0x38
 800a060:	e005      	b.n	800a06e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a066:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a06e:	7fbb      	ldrb	r3, [r7, #30]
 800a070:	2b01      	cmp	r3, #1
 800a072:	d10b      	bne.n	800a08c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	689b      	ldr	r3, [r3, #8]
 800a078:	f043 0206 	orr.w	r2, r3, #6
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	689b      	ldr	r3, [r3, #8]
 800a084:	f043 0220 	orr.w	r2, r3, #32
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a08c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3710      	adds	r7, #16
 800a092:	46bd      	mov	sp, r7
 800a094:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a098:	b004      	add	sp, #16
 800a09a:	4770      	bx	lr

0800a09c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	689b      	ldr	r3, [r3, #8]
 800a0a8:	f043 0201 	orr.w	r2, r3, #1
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	370c      	adds	r7, #12
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr

0800a0be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b083      	sub	sp, #12
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	f023 0201 	bic.w	r2, r3, #1
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a0d2:	2300      	movs	r3, #0
}
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	370c      	adds	r7, #12
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr

0800a0e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b084      	sub	sp, #16
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	460b      	mov	r3, r1
 800a0ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	68db      	ldr	r3, [r3, #12]
 800a0f4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a0fc:	78fb      	ldrb	r3, [r7, #3]
 800a0fe:	2b01      	cmp	r3, #1
 800a100:	d115      	bne.n	800a12e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a10e:	200a      	movs	r0, #10
 800a110:	f7f9 fa4c 	bl	80035ac <HAL_Delay>
      ms += 10U;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	330a      	adds	r3, #10
 800a118:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 f956 	bl	800a3cc <USB_GetMode>
 800a120:	4603      	mov	r3, r0
 800a122:	2b01      	cmp	r3, #1
 800a124:	d01e      	beq.n	800a164 <USB_SetCurrentMode+0x84>
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2bc7      	cmp	r3, #199	@ 0xc7
 800a12a:	d9f0      	bls.n	800a10e <USB_SetCurrentMode+0x2e>
 800a12c:	e01a      	b.n	800a164 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a12e:	78fb      	ldrb	r3, [r7, #3]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d115      	bne.n	800a160 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	68db      	ldr	r3, [r3, #12]
 800a138:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a140:	200a      	movs	r0, #10
 800a142:	f7f9 fa33 	bl	80035ac <HAL_Delay>
      ms += 10U;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	330a      	adds	r3, #10
 800a14a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 f93d 	bl	800a3cc <USB_GetMode>
 800a152:	4603      	mov	r3, r0
 800a154:	2b00      	cmp	r3, #0
 800a156:	d005      	beq.n	800a164 <USB_SetCurrentMode+0x84>
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2bc7      	cmp	r3, #199	@ 0xc7
 800a15c:	d9f0      	bls.n	800a140 <USB_SetCurrentMode+0x60>
 800a15e:	e001      	b.n	800a164 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a160:	2301      	movs	r3, #1
 800a162:	e005      	b.n	800a170 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2bc8      	cmp	r3, #200	@ 0xc8
 800a168:	d101      	bne.n	800a16e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	e000      	b.n	800a170 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a16e:	2300      	movs	r3, #0
}
 800a170:	4618      	mov	r0, r3
 800a172:	3710      	adds	r7, #16
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}

0800a178 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a178:	b480      	push	{r7}
 800a17a:	b085      	sub	sp, #20
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
 800a180:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a182:	2300      	movs	r3, #0
 800a184:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	3301      	adds	r3, #1
 800a18a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a192:	d901      	bls.n	800a198 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a194:	2303      	movs	r3, #3
 800a196:	e01b      	b.n	800a1d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	691b      	ldr	r3, [r3, #16]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	daf2      	bge.n	800a186 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	019b      	lsls	r3, r3, #6
 800a1a8:	f043 0220 	orr.w	r2, r3, #32
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1bc:	d901      	bls.n	800a1c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a1be:	2303      	movs	r3, #3
 800a1c0:	e006      	b.n	800a1d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	691b      	ldr	r3, [r3, #16]
 800a1c6:	f003 0320 	and.w	r3, r3, #32
 800a1ca:	2b20      	cmp	r3, #32
 800a1cc:	d0f0      	beq.n	800a1b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a1ce:	2300      	movs	r3, #0
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3714      	adds	r7, #20
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b085      	sub	sp, #20
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a1f4:	d901      	bls.n	800a1fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a1f6:	2303      	movs	r3, #3
 800a1f8:	e018      	b.n	800a22c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	691b      	ldr	r3, [r3, #16]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	daf2      	bge.n	800a1e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a202:	2300      	movs	r3, #0
 800a204:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2210      	movs	r2, #16
 800a20a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	3301      	adds	r3, #1
 800a210:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a218:	d901      	bls.n	800a21e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a21a:	2303      	movs	r3, #3
 800a21c:	e006      	b.n	800a22c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	691b      	ldr	r3, [r3, #16]
 800a222:	f003 0310 	and.w	r3, r3, #16
 800a226:	2b10      	cmp	r3, #16
 800a228:	d0f0      	beq.n	800a20c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a22a:	2300      	movs	r3, #0
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3714      	adds	r7, #20
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a238:	b480      	push	{r7}
 800a23a:	b089      	sub	sp, #36	@ 0x24
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	60b9      	str	r1, [r7, #8]
 800a242:	4611      	mov	r1, r2
 800a244:	461a      	mov	r2, r3
 800a246:	460b      	mov	r3, r1
 800a248:	71fb      	strb	r3, [r7, #7]
 800a24a:	4613      	mov	r3, r2
 800a24c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a256:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d123      	bne.n	800a2a6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a25e:	88bb      	ldrh	r3, [r7, #4]
 800a260:	3303      	adds	r3, #3
 800a262:	089b      	lsrs	r3, r3, #2
 800a264:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a266:	2300      	movs	r3, #0
 800a268:	61bb      	str	r3, [r7, #24]
 800a26a:	e018      	b.n	800a29e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a26c:	79fb      	ldrb	r3, [r7, #7]
 800a26e:	031a      	lsls	r2, r3, #12
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	4413      	add	r3, r2
 800a274:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a278:	461a      	mov	r2, r3
 800a27a:	69fb      	ldr	r3, [r7, #28]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a280:	69fb      	ldr	r3, [r7, #28]
 800a282:	3301      	adds	r3, #1
 800a284:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a286:	69fb      	ldr	r3, [r7, #28]
 800a288:	3301      	adds	r3, #1
 800a28a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a28c:	69fb      	ldr	r3, [r7, #28]
 800a28e:	3301      	adds	r3, #1
 800a290:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a292:	69fb      	ldr	r3, [r7, #28]
 800a294:	3301      	adds	r3, #1
 800a296:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a298:	69bb      	ldr	r3, [r7, #24]
 800a29a:	3301      	adds	r3, #1
 800a29c:	61bb      	str	r3, [r7, #24]
 800a29e:	69ba      	ldr	r2, [r7, #24]
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d3e2      	bcc.n	800a26c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a2a6:	2300      	movs	r3, #0
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3724      	adds	r7, #36	@ 0x24
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr

0800a2b4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b08b      	sub	sp, #44	@ 0x2c
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	60f8      	str	r0, [r7, #12]
 800a2bc:	60b9      	str	r1, [r7, #8]
 800a2be:	4613      	mov	r3, r2
 800a2c0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a2ca:	88fb      	ldrh	r3, [r7, #6]
 800a2cc:	089b      	lsrs	r3, r3, #2
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a2d2:	88fb      	ldrh	r3, [r7, #6]
 800a2d4:	f003 0303 	and.w	r3, r3, #3
 800a2d8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a2da:	2300      	movs	r3, #0
 800a2dc:	623b      	str	r3, [r7, #32]
 800a2de:	e014      	b.n	800a30a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a2e0:	69bb      	ldr	r3, [r7, #24]
 800a2e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a2e6:	681a      	ldr	r2, [r3, #0]
 800a2e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ea:	601a      	str	r2, [r3, #0]
    pDest++;
 800a2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ee:	3301      	adds	r3, #1
 800a2f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a300:	3301      	adds	r3, #1
 800a302:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a304:	6a3b      	ldr	r3, [r7, #32]
 800a306:	3301      	adds	r3, #1
 800a308:	623b      	str	r3, [r7, #32]
 800a30a:	6a3a      	ldr	r2, [r7, #32]
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	429a      	cmp	r2, r3
 800a310:	d3e6      	bcc.n	800a2e0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a312:	8bfb      	ldrh	r3, [r7, #30]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d01e      	beq.n	800a356 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a318:	2300      	movs	r3, #0
 800a31a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a31c:	69bb      	ldr	r3, [r7, #24]
 800a31e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a322:	461a      	mov	r2, r3
 800a324:	f107 0310 	add.w	r3, r7, #16
 800a328:	6812      	ldr	r2, [r2, #0]
 800a32a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a32c:	693a      	ldr	r2, [r7, #16]
 800a32e:	6a3b      	ldr	r3, [r7, #32]
 800a330:	b2db      	uxtb	r3, r3
 800a332:	00db      	lsls	r3, r3, #3
 800a334:	fa22 f303 	lsr.w	r3, r2, r3
 800a338:	b2da      	uxtb	r2, r3
 800a33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a33c:	701a      	strb	r2, [r3, #0]
      i++;
 800a33e:	6a3b      	ldr	r3, [r7, #32]
 800a340:	3301      	adds	r3, #1
 800a342:	623b      	str	r3, [r7, #32]
      pDest++;
 800a344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a346:	3301      	adds	r3, #1
 800a348:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a34a:	8bfb      	ldrh	r3, [r7, #30]
 800a34c:	3b01      	subs	r3, #1
 800a34e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a350:	8bfb      	ldrh	r3, [r7, #30]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d1ea      	bne.n	800a32c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a358:	4618      	mov	r0, r3
 800a35a:	372c      	adds	r7, #44	@ 0x2c
 800a35c:	46bd      	mov	sp, r7
 800a35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a362:	4770      	bx	lr

0800a364 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a364:	b480      	push	{r7}
 800a366:	b085      	sub	sp, #20
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	695b      	ldr	r3, [r3, #20]
 800a370:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	699b      	ldr	r3, [r3, #24]
 800a376:	68fa      	ldr	r2, [r7, #12]
 800a378:	4013      	ands	r3, r2
 800a37a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a37c:	68fb      	ldr	r3, [r7, #12]
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3714      	adds	r7, #20
 800a382:	46bd      	mov	sp, r7
 800a384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a388:	4770      	bx	lr

0800a38a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800a38a:	b480      	push	{r7}
 800a38c:	b085      	sub	sp, #20
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
 800a392:	460b      	mov	r3, r1
 800a394:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800a39a:	78fb      	ldrb	r3, [r7, #3]
 800a39c:	015a      	lsls	r2, r3, #5
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800a3aa:	78fb      	ldrb	r3, [r7, #3]
 800a3ac:	015a      	lsls	r2, r3, #5
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3b6:	68db      	ldr	r3, [r3, #12]
 800a3b8:	68ba      	ldr	r2, [r7, #8]
 800a3ba:	4013      	ands	r3, r2
 800a3bc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a3be:	68bb      	ldr	r3, [r7, #8]
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3714      	adds	r7, #20
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ca:	4770      	bx	lr

0800a3cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b083      	sub	sp, #12
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	695b      	ldr	r3, [r3, #20]
 800a3d8:	f003 0301 	and.w	r3, r3, #1
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b085      	sub	sp, #20
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a400:	d901      	bls.n	800a406 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a402:	2303      	movs	r3, #3
 800a404:	e022      	b.n	800a44c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	691b      	ldr	r3, [r3, #16]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	daf2      	bge.n	800a3f4 <USB_CoreReset+0xc>

  count = 10U;
 800a40e:	230a      	movs	r3, #10
 800a410:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a412:	e002      	b.n	800a41a <USB_CoreReset+0x32>
  {
    count--;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	3b01      	subs	r3, #1
 800a418:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1f9      	bne.n	800a414 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	691b      	ldr	r3, [r3, #16]
 800a424:	f043 0201 	orr.w	r2, r3, #1
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	3301      	adds	r3, #1
 800a430:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a438:	d901      	bls.n	800a43e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a43a:	2303      	movs	r3, #3
 800a43c:	e006      	b.n	800a44c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	691b      	ldr	r3, [r3, #16]
 800a442:	f003 0301 	and.w	r3, r3, #1
 800a446:	2b01      	cmp	r3, #1
 800a448:	d0f0      	beq.n	800a42c <USB_CoreReset+0x44>

  return HAL_OK;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3714      	adds	r7, #20
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr

0800a458 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a458:	b084      	sub	sp, #16
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b086      	sub	sp, #24
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
 800a462:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a466:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a46a:	2300      	movs	r3, #0
 800a46c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a478:	461a      	mov	r2, r3
 800a47a:	2300      	movs	r3, #0
 800a47c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a482:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a48e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a49a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d119      	bne.n	800a4e2 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a4ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4b2:	2b01      	cmp	r3, #1
 800a4b4:	d10a      	bne.n	800a4cc <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	68fa      	ldr	r2, [r7, #12]
 800a4c0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a4c4:	f043 0304 	orr.w	r3, r3, #4
 800a4c8:	6013      	str	r3, [r2, #0]
 800a4ca:	e014      	b.n	800a4f6 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68fa      	ldr	r2, [r7, #12]
 800a4d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a4da:	f023 0304 	bic.w	r3, r3, #4
 800a4de:	6013      	str	r3, [r2, #0]
 800a4e0:	e009      	b.n	800a4f6 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68fa      	ldr	r2, [r7, #12]
 800a4ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a4f0:	f023 0304 	bic.w	r3, r3, #4
 800a4f4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a4f6:	2110      	movs	r1, #16
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f7ff fe3d 	bl	800a178 <USB_FlushTxFifo>
 800a4fe:	4603      	mov	r3, r0
 800a500:	2b00      	cmp	r3, #0
 800a502:	d001      	beq.n	800a508 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800a504:	2301      	movs	r3, #1
 800a506:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f7ff fe67 	bl	800a1dc <USB_FlushRxFifo>
 800a50e:	4603      	mov	r3, r0
 800a510:	2b00      	cmp	r3, #0
 800a512:	d001      	beq.n	800a518 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800a514:	2301      	movs	r3, #1
 800a516:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a518:	2300      	movs	r3, #0
 800a51a:	613b      	str	r3, [r7, #16]
 800a51c:	e015      	b.n	800a54a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	015a      	lsls	r2, r3, #5
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	4413      	add	r3, r2
 800a526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a52a:	461a      	mov	r2, r3
 800a52c:	f04f 33ff 	mov.w	r3, #4294967295
 800a530:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	015a      	lsls	r2, r3, #5
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	4413      	add	r3, r2
 800a53a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a53e:	461a      	mov	r2, r3
 800a540:	2300      	movs	r3, #0
 800a542:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	3301      	adds	r3, #1
 800a548:	613b      	str	r3, [r7, #16]
 800a54a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a54e:	461a      	mov	r2, r3
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	4293      	cmp	r3, r2
 800a554:	d3e3      	bcc.n	800a51e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f04f 32ff 	mov.w	r2, #4294967295
 800a562:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a18      	ldr	r2, [pc, #96]	@ (800a5c8 <USB_HostInit+0x170>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d10b      	bne.n	800a584 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a572:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	4a15      	ldr	r2, [pc, #84]	@ (800a5cc <USB_HostInit+0x174>)
 800a578:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	4a14      	ldr	r2, [pc, #80]	@ (800a5d0 <USB_HostInit+0x178>)
 800a57e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800a582:	e009      	b.n	800a598 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2280      	movs	r2, #128	@ 0x80
 800a588:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	4a11      	ldr	r2, [pc, #68]	@ (800a5d4 <USB_HostInit+0x17c>)
 800a58e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	4a11      	ldr	r2, [pc, #68]	@ (800a5d8 <USB_HostInit+0x180>)
 800a594:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a598:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d105      	bne.n	800a5ac <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	699b      	ldr	r3, [r3, #24]
 800a5a4:	f043 0210 	orr.w	r2, r3, #16
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	699a      	ldr	r2, [r3, #24]
 800a5b0:	4b0a      	ldr	r3, [pc, #40]	@ (800a5dc <USB_HostInit+0x184>)
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a5b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	3718      	adds	r7, #24
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5c4:	b004      	add	sp, #16
 800a5c6:	4770      	bx	lr
 800a5c8:	40040000 	.word	0x40040000
 800a5cc:	01000200 	.word	0x01000200
 800a5d0:	00e00300 	.word	0x00e00300
 800a5d4:	00600080 	.word	0x00600080
 800a5d8:	004000e0 	.word	0x004000e0
 800a5dc:	a3200008 	.word	0xa3200008

0800a5e0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	460b      	mov	r3, r1
 800a5ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a5fe:	f023 0303 	bic.w	r3, r3, #3
 800a602:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	78fb      	ldrb	r3, [r7, #3]
 800a60e:	f003 0303 	and.w	r3, r3, #3
 800a612:	68f9      	ldr	r1, [r7, #12]
 800a614:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a618:	4313      	orrs	r3, r2
 800a61a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a61c:	78fb      	ldrb	r3, [r7, #3]
 800a61e:	2b01      	cmp	r3, #1
 800a620:	d107      	bne.n	800a632 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a628:	461a      	mov	r2, r3
 800a62a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800a62e:	6053      	str	r3, [r2, #4]
 800a630:	e00c      	b.n	800a64c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800a632:	78fb      	ldrb	r3, [r7, #3]
 800a634:	2b02      	cmp	r3, #2
 800a636:	d107      	bne.n	800a648 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a63e:	461a      	mov	r2, r3
 800a640:	f241 7370 	movw	r3, #6000	@ 0x1770
 800a644:	6053      	str	r3, [r2, #4]
 800a646:	e001      	b.n	800a64c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800a648:	2301      	movs	r3, #1
 800a64a:	e000      	b.n	800a64e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3714      	adds	r7, #20
 800a652:	46bd      	mov	sp, r7
 800a654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a658:	4770      	bx	lr

0800a65a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800a65a:	b580      	push	{r7, lr}
 800a65c:	b084      	sub	sp, #16
 800a65e:	af00      	add	r7, sp, #0
 800a660:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a666:	2300      	movs	r3, #0
 800a668:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a67a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	68fa      	ldr	r2, [r7, #12]
 800a680:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a684:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a688:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a68a:	2064      	movs	r0, #100	@ 0x64
 800a68c:	f7f8 ff8e 	bl	80035ac <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	68fa      	ldr	r2, [r7, #12]
 800a694:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a69c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a69e:	200a      	movs	r0, #10
 800a6a0:	f7f8 ff84 	bl	80035ac <HAL_Delay>

  return HAL_OK;
 800a6a4:	2300      	movs	r3, #0
}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	3710      	adds	r7, #16
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}

0800a6ae <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a6ae:	b480      	push	{r7}
 800a6b0:	b085      	sub	sp, #20
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	6078      	str	r0, [r7, #4]
 800a6b6:	460b      	mov	r3, r1
 800a6b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a6d2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d109      	bne.n	800a6f2 <USB_DriveVbus+0x44>
 800a6de:	78fb      	ldrb	r3, [r7, #3]
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	d106      	bne.n	800a6f2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	68fa      	ldr	r2, [r7, #12]
 800a6e8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a6ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a6f0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a6f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6fc:	d109      	bne.n	800a712 <USB_DriveVbus+0x64>
 800a6fe:	78fb      	ldrb	r3, [r7, #3]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d106      	bne.n	800a712 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	68fa      	ldr	r2, [r7, #12]
 800a708:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a70c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a710:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a712:	2300      	movs	r3, #0
}
 800a714:	4618      	mov	r0, r3
 800a716:	3714      	adds	r7, #20
 800a718:	46bd      	mov	sp, r7
 800a71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71e:	4770      	bx	lr

0800a720 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800a720:	b480      	push	{r7}
 800a722:	b085      	sub	sp, #20
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a72c:	2300      	movs	r3, #0
 800a72e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	0c5b      	lsrs	r3, r3, #17
 800a73e:	f003 0303 	and.w	r3, r3, #3
}
 800a742:	4618      	mov	r0, r3
 800a744:	3714      	adds	r7, #20
 800a746:	46bd      	mov	sp, r7
 800a748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74c:	4770      	bx	lr

0800a74e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800a74e:	b480      	push	{r7}
 800a750:	b085      	sub	sp, #20
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a760:	689b      	ldr	r3, [r3, #8]
 800a762:	b29b      	uxth	r3, r3
}
 800a764:	4618      	mov	r0, r3
 800a766:	3714      	adds	r7, #20
 800a768:	46bd      	mov	sp, r7
 800a76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76e:	4770      	bx	lr

0800a770 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b088      	sub	sp, #32
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	4608      	mov	r0, r1
 800a77a:	4611      	mov	r1, r2
 800a77c:	461a      	mov	r2, r3
 800a77e:	4603      	mov	r3, r0
 800a780:	70fb      	strb	r3, [r7, #3]
 800a782:	460b      	mov	r3, r1
 800a784:	70bb      	strb	r3, [r7, #2]
 800a786:	4613      	mov	r3, r2
 800a788:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a78a:	2300      	movs	r3, #0
 800a78c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800a792:	78fb      	ldrb	r3, [r7, #3]
 800a794:	015a      	lsls	r2, r3, #5
 800a796:	693b      	ldr	r3, [r7, #16]
 800a798:	4413      	add	r3, r2
 800a79a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a79e:	461a      	mov	r2, r3
 800a7a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a7a4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a7a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a7aa:	2b03      	cmp	r3, #3
 800a7ac:	d87c      	bhi.n	800a8a8 <USB_HC_Init+0x138>
 800a7ae:	a201      	add	r2, pc, #4	@ (adr r2, 800a7b4 <USB_HC_Init+0x44>)
 800a7b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7b4:	0800a7c5 	.word	0x0800a7c5
 800a7b8:	0800a86b 	.word	0x0800a86b
 800a7bc:	0800a7c5 	.word	0x0800a7c5
 800a7c0:	0800a82d 	.word	0x0800a82d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a7c4:	78fb      	ldrb	r3, [r7, #3]
 800a7c6:	015a      	lsls	r2, r3, #5
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	4413      	add	r3, r2
 800a7cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7d0:	461a      	mov	r2, r3
 800a7d2:	f240 439d 	movw	r3, #1181	@ 0x49d
 800a7d6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a7d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	da10      	bge.n	800a802 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a7e0:	78fb      	ldrb	r3, [r7, #3]
 800a7e2:	015a      	lsls	r2, r3, #5
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	4413      	add	r3, r2
 800a7e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	78fa      	ldrb	r2, [r7, #3]
 800a7f0:	0151      	lsls	r1, r2, #5
 800a7f2:	693a      	ldr	r2, [r7, #16]
 800a7f4:	440a      	add	r2, r1
 800a7f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a7fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a7fe:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800a800:	e055      	b.n	800a8ae <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	4a6f      	ldr	r2, [pc, #444]	@ (800a9c4 <USB_HC_Init+0x254>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d151      	bne.n	800a8ae <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a80a:	78fb      	ldrb	r3, [r7, #3]
 800a80c:	015a      	lsls	r2, r3, #5
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	4413      	add	r3, r2
 800a812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	78fa      	ldrb	r2, [r7, #3]
 800a81a:	0151      	lsls	r1, r2, #5
 800a81c:	693a      	ldr	r2, [r7, #16]
 800a81e:	440a      	add	r2, r1
 800a820:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a824:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a828:	60d3      	str	r3, [r2, #12]
      break;
 800a82a:	e040      	b.n	800a8ae <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a82c:	78fb      	ldrb	r3, [r7, #3]
 800a82e:	015a      	lsls	r2, r3, #5
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	4413      	add	r3, r2
 800a834:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a838:	461a      	mov	r2, r3
 800a83a:	f240 639d 	movw	r3, #1693	@ 0x69d
 800a83e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a840:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a844:	2b00      	cmp	r3, #0
 800a846:	da34      	bge.n	800a8b2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a848:	78fb      	ldrb	r3, [r7, #3]
 800a84a:	015a      	lsls	r2, r3, #5
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	4413      	add	r3, r2
 800a850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a854:	68db      	ldr	r3, [r3, #12]
 800a856:	78fa      	ldrb	r2, [r7, #3]
 800a858:	0151      	lsls	r1, r2, #5
 800a85a:	693a      	ldr	r2, [r7, #16]
 800a85c:	440a      	add	r2, r1
 800a85e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a862:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a866:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a868:	e023      	b.n	800a8b2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a86a:	78fb      	ldrb	r3, [r7, #3]
 800a86c:	015a      	lsls	r2, r3, #5
 800a86e:	693b      	ldr	r3, [r7, #16]
 800a870:	4413      	add	r3, r2
 800a872:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a876:	461a      	mov	r2, r3
 800a878:	f240 2325 	movw	r3, #549	@ 0x225
 800a87c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a87e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a882:	2b00      	cmp	r3, #0
 800a884:	da17      	bge.n	800a8b6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a886:	78fb      	ldrb	r3, [r7, #3]
 800a888:	015a      	lsls	r2, r3, #5
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	4413      	add	r3, r2
 800a88e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a892:	68db      	ldr	r3, [r3, #12]
 800a894:	78fa      	ldrb	r2, [r7, #3]
 800a896:	0151      	lsls	r1, r2, #5
 800a898:	693a      	ldr	r2, [r7, #16]
 800a89a:	440a      	add	r2, r1
 800a89c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8a0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800a8a4:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a8a6:	e006      	b.n	800a8b6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	77fb      	strb	r3, [r7, #31]
      break;
 800a8ac:	e004      	b.n	800a8b8 <USB_HC_Init+0x148>
      break;
 800a8ae:	bf00      	nop
 800a8b0:	e002      	b.n	800a8b8 <USB_HC_Init+0x148>
      break;
 800a8b2:	bf00      	nop
 800a8b4:	e000      	b.n	800a8b8 <USB_HC_Init+0x148>
      break;
 800a8b6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a8b8:	78fb      	ldrb	r3, [r7, #3]
 800a8ba:	015a      	lsls	r2, r3, #5
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	4413      	add	r3, r2
 800a8c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a8ca:	78fb      	ldrb	r3, [r7, #3]
 800a8cc:	015a      	lsls	r2, r3, #5
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8d6:	68db      	ldr	r3, [r3, #12]
 800a8d8:	78fa      	ldrb	r2, [r7, #3]
 800a8da:	0151      	lsls	r1, r2, #5
 800a8dc:	693a      	ldr	r2, [r7, #16]
 800a8de:	440a      	add	r2, r1
 800a8e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8e4:	f043 0302 	orr.w	r3, r3, #2
 800a8e8:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a8f0:	699a      	ldr	r2, [r3, #24]
 800a8f2:	78fb      	ldrb	r3, [r7, #3]
 800a8f4:	f003 030f 	and.w	r3, r3, #15
 800a8f8:	2101      	movs	r1, #1
 800a8fa:	fa01 f303 	lsl.w	r3, r1, r3
 800a8fe:	6939      	ldr	r1, [r7, #16]
 800a900:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a904:	4313      	orrs	r3, r2
 800a906:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	699b      	ldr	r3, [r3, #24]
 800a90c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a914:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	da03      	bge.n	800a924 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a91c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a920:	61bb      	str	r3, [r7, #24]
 800a922:	e001      	b.n	800a928 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800a924:	2300      	movs	r3, #0
 800a926:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f7ff fef9 	bl	800a720 <USB_GetHostSpeed>
 800a92e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a930:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a934:	2b02      	cmp	r3, #2
 800a936:	d106      	bne.n	800a946 <USB_HC_Init+0x1d6>
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	d003      	beq.n	800a946 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a93e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a942:	617b      	str	r3, [r7, #20]
 800a944:	e001      	b.n	800a94a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a946:	2300      	movs	r3, #0
 800a948:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a94a:	787b      	ldrb	r3, [r7, #1]
 800a94c:	059b      	lsls	r3, r3, #22
 800a94e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a952:	78bb      	ldrb	r3, [r7, #2]
 800a954:	02db      	lsls	r3, r3, #11
 800a956:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a95a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a95c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a960:	049b      	lsls	r3, r3, #18
 800a962:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a966:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800a968:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a96a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a96e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a970:	69bb      	ldr	r3, [r7, #24]
 800a972:	431a      	orrs	r2, r3
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a978:	78fa      	ldrb	r2, [r7, #3]
 800a97a:	0151      	lsls	r1, r2, #5
 800a97c:	693a      	ldr	r2, [r7, #16]
 800a97e:	440a      	add	r2, r1
 800a980:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a984:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a988:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a98a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a98e:	2b03      	cmp	r3, #3
 800a990:	d003      	beq.n	800a99a <USB_HC_Init+0x22a>
 800a992:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a996:	2b01      	cmp	r3, #1
 800a998:	d10f      	bne.n	800a9ba <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a99a:	78fb      	ldrb	r3, [r7, #3]
 800a99c:	015a      	lsls	r2, r3, #5
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	4413      	add	r3, r2
 800a9a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	78fa      	ldrb	r2, [r7, #3]
 800a9aa:	0151      	lsls	r1, r2, #5
 800a9ac:	693a      	ldr	r2, [r7, #16]
 800a9ae:	440a      	add	r2, r1
 800a9b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a9b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a9b8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a9ba:	7ffb      	ldrb	r3, [r7, #31]
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3720      	adds	r7, #32
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}
 800a9c4:	40040000 	.word	0x40040000

0800a9c8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b08c      	sub	sp, #48	@ 0x30
 800a9cc:	af02      	add	r7, sp, #8
 800a9ce:	60f8      	str	r0, [r7, #12]
 800a9d0:	60b9      	str	r1, [r7, #8]
 800a9d2:	4613      	mov	r3, r2
 800a9d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	785b      	ldrb	r3, [r3, #1]
 800a9de:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800a9e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a9e4:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	4a5d      	ldr	r2, [pc, #372]	@ (800ab60 <USB_HC_StartXfer+0x198>)
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d12f      	bne.n	800aa4e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800a9ee:	79fb      	ldrb	r3, [r7, #7]
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d11c      	bne.n	800aa2e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	7c9b      	ldrb	r3, [r3, #18]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d003      	beq.n	800aa04 <USB_HC_StartXfer+0x3c>
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	7c9b      	ldrb	r3, [r3, #18]
 800aa00:	2b02      	cmp	r3, #2
 800aa02:	d124      	bne.n	800aa4e <USB_HC_StartXfer+0x86>
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	799b      	ldrb	r3, [r3, #6]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d120      	bne.n	800aa4e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	015a      	lsls	r2, r3, #5
 800aa10:	6a3b      	ldr	r3, [r7, #32]
 800aa12:	4413      	add	r3, r2
 800aa14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	69fa      	ldr	r2, [r7, #28]
 800aa1c:	0151      	lsls	r1, r2, #5
 800aa1e:	6a3a      	ldr	r2, [r7, #32]
 800aa20:	440a      	add	r2, r1
 800aa22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aa26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa2a:	60d3      	str	r3, [r2, #12]
 800aa2c:	e00f      	b.n	800aa4e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	791b      	ldrb	r3, [r3, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d10b      	bne.n	800aa4e <USB_HC_StartXfer+0x86>
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	795b      	ldrb	r3, [r3, #5]
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	d107      	bne.n	800aa4e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	785b      	ldrb	r3, [r3, #1]
 800aa42:	4619      	mov	r1, r3
 800aa44:	68f8      	ldr	r0, [r7, #12]
 800aa46:	f000 fb6b 	bl	800b120 <USB_DoPing>
        return HAL_OK;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	e232      	b.n	800aeb4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	799b      	ldrb	r3, [r3, #6]
 800aa52:	2b01      	cmp	r3, #1
 800aa54:	d158      	bne.n	800ab08 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800aa56:	2301      	movs	r3, #1
 800aa58:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	78db      	ldrb	r3, [r3, #3]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d007      	beq.n	800aa72 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800aa62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aa64:	68ba      	ldr	r2, [r7, #8]
 800aa66:	8a92      	ldrh	r2, [r2, #20]
 800aa68:	fb03 f202 	mul.w	r2, r3, r2
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	61da      	str	r2, [r3, #28]
 800aa70:	e07c      	b.n	800ab6c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	7c9b      	ldrb	r3, [r3, #18]
 800aa76:	2b01      	cmp	r3, #1
 800aa78:	d130      	bne.n	800aadc <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	6a1b      	ldr	r3, [r3, #32]
 800aa7e:	2bbc      	cmp	r3, #188	@ 0xbc
 800aa80:	d918      	bls.n	800aab4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	8a9b      	ldrh	r3, [r3, #20]
 800aa86:	461a      	mov	r2, r3
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	69da      	ldr	r2, [r3, #28]
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	68db      	ldr	r3, [r3, #12]
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	d003      	beq.n	800aaa4 <USB_HC_StartXfer+0xdc>
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	68db      	ldr	r3, [r3, #12]
 800aaa0:	2b02      	cmp	r3, #2
 800aaa2:	d103      	bne.n	800aaac <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	2202      	movs	r2, #2
 800aaa8:	60da      	str	r2, [r3, #12]
 800aaaa:	e05f      	b.n	800ab6c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	2201      	movs	r2, #1
 800aab0:	60da      	str	r2, [r3, #12]
 800aab2:	e05b      	b.n	800ab6c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	6a1a      	ldr	r2, [r3, #32]
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	68db      	ldr	r3, [r3, #12]
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	d007      	beq.n	800aad4 <USB_HC_StartXfer+0x10c>
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	68db      	ldr	r3, [r3, #12]
 800aac8:	2b02      	cmp	r3, #2
 800aaca:	d003      	beq.n	800aad4 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	2204      	movs	r2, #4
 800aad0:	60da      	str	r2, [r3, #12]
 800aad2:	e04b      	b.n	800ab6c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	2203      	movs	r2, #3
 800aad8:	60da      	str	r2, [r3, #12]
 800aada:	e047      	b.n	800ab6c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800aadc:	79fb      	ldrb	r3, [r7, #7]
 800aade:	2b01      	cmp	r3, #1
 800aae0:	d10d      	bne.n	800aafe <USB_HC_StartXfer+0x136>
 800aae2:	68bb      	ldr	r3, [r7, #8]
 800aae4:	6a1b      	ldr	r3, [r3, #32]
 800aae6:	68ba      	ldr	r2, [r7, #8]
 800aae8:	8a92      	ldrh	r2, [r2, #20]
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d907      	bls.n	800aafe <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800aaee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aaf0:	68ba      	ldr	r2, [r7, #8]
 800aaf2:	8a92      	ldrh	r2, [r2, #20]
 800aaf4:	fb03 f202 	mul.w	r2, r3, r2
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	61da      	str	r2, [r3, #28]
 800aafc:	e036      	b.n	800ab6c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	6a1a      	ldr	r2, [r3, #32]
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	61da      	str	r2, [r3, #28]
 800ab06:	e031      	b.n	800ab6c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	6a1b      	ldr	r3, [r3, #32]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d018      	beq.n	800ab42 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	6a1b      	ldr	r3, [r3, #32]
 800ab14:	68ba      	ldr	r2, [r7, #8]
 800ab16:	8a92      	ldrh	r2, [r2, #20]
 800ab18:	4413      	add	r3, r2
 800ab1a:	3b01      	subs	r3, #1
 800ab1c:	68ba      	ldr	r2, [r7, #8]
 800ab1e:	8a92      	ldrh	r2, [r2, #20]
 800ab20:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab24:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800ab26:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ab28:	8b7b      	ldrh	r3, [r7, #26]
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d90b      	bls.n	800ab46 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800ab2e:	8b7b      	ldrh	r3, [r7, #26]
 800ab30:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ab32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ab34:	68ba      	ldr	r2, [r7, #8]
 800ab36:	8a92      	ldrh	r2, [r2, #20]
 800ab38:	fb03 f202 	mul.w	r2, r3, r2
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	61da      	str	r2, [r3, #28]
 800ab40:	e001      	b.n	800ab46 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800ab42:	2301      	movs	r3, #1
 800ab44:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	78db      	ldrb	r3, [r3, #3]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d00a      	beq.n	800ab64 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ab4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ab50:	68ba      	ldr	r2, [r7, #8]
 800ab52:	8a92      	ldrh	r2, [r2, #20]
 800ab54:	fb03 f202 	mul.w	r2, r3, r2
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	61da      	str	r2, [r3, #28]
 800ab5c:	e006      	b.n	800ab6c <USB_HC_StartXfer+0x1a4>
 800ab5e:	bf00      	nop
 800ab60:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	6a1a      	ldr	r2, [r3, #32]
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	69db      	ldr	r3, [r3, #28]
 800ab70:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ab74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ab76:	04d9      	lsls	r1, r3, #19
 800ab78:	4ba3      	ldr	r3, [pc, #652]	@ (800ae08 <USB_HC_StartXfer+0x440>)
 800ab7a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab7c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	7d9b      	ldrb	r3, [r3, #22]
 800ab82:	075b      	lsls	r3, r3, #29
 800ab84:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab88:	69f9      	ldr	r1, [r7, #28]
 800ab8a:	0148      	lsls	r0, r1, #5
 800ab8c:	6a39      	ldr	r1, [r7, #32]
 800ab8e:	4401      	add	r1, r0
 800ab90:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ab94:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ab96:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800ab98:	79fb      	ldrb	r3, [r7, #7]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d009      	beq.n	800abb2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	6999      	ldr	r1, [r3, #24]
 800aba2:	69fb      	ldr	r3, [r7, #28]
 800aba4:	015a      	lsls	r2, r3, #5
 800aba6:	6a3b      	ldr	r3, [r7, #32]
 800aba8:	4413      	add	r3, r2
 800abaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abae:	460a      	mov	r2, r1
 800abb0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800abb2:	6a3b      	ldr	r3, [r7, #32]
 800abb4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	f003 0301 	and.w	r3, r3, #1
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	bf0c      	ite	eq
 800abc2:	2301      	moveq	r3, #1
 800abc4:	2300      	movne	r3, #0
 800abc6:	b2db      	uxtb	r3, r3
 800abc8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800abca:	69fb      	ldr	r3, [r7, #28]
 800abcc:	015a      	lsls	r2, r3, #5
 800abce:	6a3b      	ldr	r3, [r7, #32]
 800abd0:	4413      	add	r3, r2
 800abd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	69fa      	ldr	r2, [r7, #28]
 800abda:	0151      	lsls	r1, r2, #5
 800abdc:	6a3a      	ldr	r2, [r7, #32]
 800abde:	440a      	add	r2, r1
 800abe0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800abe4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800abe8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800abea:	69fb      	ldr	r3, [r7, #28]
 800abec:	015a      	lsls	r2, r3, #5
 800abee:	6a3b      	ldr	r3, [r7, #32]
 800abf0:	4413      	add	r3, r2
 800abf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abf6:	681a      	ldr	r2, [r3, #0]
 800abf8:	7e7b      	ldrb	r3, [r7, #25]
 800abfa:	075b      	lsls	r3, r3, #29
 800abfc:	69f9      	ldr	r1, [r7, #28]
 800abfe:	0148      	lsls	r0, r1, #5
 800ac00:	6a39      	ldr	r1, [r7, #32]
 800ac02:	4401      	add	r1, r0
 800ac04:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800ac08:	4313      	orrs	r3, r2
 800ac0a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	799b      	ldrb	r3, [r3, #6]
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	f040 80c3 	bne.w	800ad9c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	7c5b      	ldrb	r3, [r3, #17]
 800ac1a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800ac1c:	68ba      	ldr	r2, [r7, #8]
 800ac1e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ac20:	4313      	orrs	r3, r2
 800ac22:	69fa      	ldr	r2, [r7, #28]
 800ac24:	0151      	lsls	r1, r2, #5
 800ac26:	6a3a      	ldr	r2, [r7, #32]
 800ac28:	440a      	add	r2, r1
 800ac2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800ac2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800ac32:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800ac34:	69fb      	ldr	r3, [r7, #28]
 800ac36:	015a      	lsls	r2, r3, #5
 800ac38:	6a3b      	ldr	r3, [r7, #32]
 800ac3a:	4413      	add	r3, r2
 800ac3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac40:	68db      	ldr	r3, [r3, #12]
 800ac42:	69fa      	ldr	r2, [r7, #28]
 800ac44:	0151      	lsls	r1, r2, #5
 800ac46:	6a3a      	ldr	r2, [r7, #32]
 800ac48:	440a      	add	r2, r1
 800ac4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac4e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ac52:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	79db      	ldrb	r3, [r3, #7]
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	d123      	bne.n	800aca4 <USB_HC_StartXfer+0x2dc>
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	78db      	ldrb	r3, [r3, #3]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d11f      	bne.n	800aca4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800ac64:	69fb      	ldr	r3, [r7, #28]
 800ac66:	015a      	lsls	r2, r3, #5
 800ac68:	6a3b      	ldr	r3, [r7, #32]
 800ac6a:	4413      	add	r3, r2
 800ac6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	69fa      	ldr	r2, [r7, #28]
 800ac74:	0151      	lsls	r1, r2, #5
 800ac76:	6a3a      	ldr	r2, [r7, #32]
 800ac78:	440a      	add	r2, r1
 800ac7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac82:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800ac84:	69fb      	ldr	r3, [r7, #28]
 800ac86:	015a      	lsls	r2, r3, #5
 800ac88:	6a3b      	ldr	r3, [r7, #32]
 800ac8a:	4413      	add	r3, r2
 800ac8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac90:	68db      	ldr	r3, [r3, #12]
 800ac92:	69fa      	ldr	r2, [r7, #28]
 800ac94:	0151      	lsls	r1, r2, #5
 800ac96:	6a3a      	ldr	r2, [r7, #32]
 800ac98:	440a      	add	r2, r1
 800ac9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aca2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	7c9b      	ldrb	r3, [r3, #18]
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d003      	beq.n	800acb4 <USB_HC_StartXfer+0x2ec>
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	7c9b      	ldrb	r3, [r3, #18]
 800acb0:	2b03      	cmp	r3, #3
 800acb2:	d117      	bne.n	800ace4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d113      	bne.n	800ace4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	78db      	ldrb	r3, [r3, #3]
 800acc0:	2b01      	cmp	r3, #1
 800acc2:	d10f      	bne.n	800ace4 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800acc4:	69fb      	ldr	r3, [r7, #28]
 800acc6:	015a      	lsls	r2, r3, #5
 800acc8:	6a3b      	ldr	r3, [r7, #32]
 800acca:	4413      	add	r3, r2
 800accc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	69fa      	ldr	r2, [r7, #28]
 800acd4:	0151      	lsls	r1, r2, #5
 800acd6:	6a3a      	ldr	r2, [r7, #32]
 800acd8:	440a      	add	r2, r1
 800acda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800acde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ace2:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	7c9b      	ldrb	r3, [r3, #18]
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d162      	bne.n	800adb2 <USB_HC_StartXfer+0x3ea>
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	78db      	ldrb	r3, [r3, #3]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d15e      	bne.n	800adb2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	68db      	ldr	r3, [r3, #12]
 800acf8:	3b01      	subs	r3, #1
 800acfa:	2b03      	cmp	r3, #3
 800acfc:	d858      	bhi.n	800adb0 <USB_HC_StartXfer+0x3e8>
 800acfe:	a201      	add	r2, pc, #4	@ (adr r2, 800ad04 <USB_HC_StartXfer+0x33c>)
 800ad00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad04:	0800ad15 	.word	0x0800ad15
 800ad08:	0800ad37 	.word	0x0800ad37
 800ad0c:	0800ad59 	.word	0x0800ad59
 800ad10:	0800ad7b 	.word	0x0800ad7b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800ad14:	69fb      	ldr	r3, [r7, #28]
 800ad16:	015a      	lsls	r2, r3, #5
 800ad18:	6a3b      	ldr	r3, [r7, #32]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	69fa      	ldr	r2, [r7, #28]
 800ad24:	0151      	lsls	r1, r2, #5
 800ad26:	6a3a      	ldr	r2, [r7, #32]
 800ad28:	440a      	add	r2, r1
 800ad2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad32:	6053      	str	r3, [r2, #4]
          break;
 800ad34:	e03d      	b.n	800adb2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800ad36:	69fb      	ldr	r3, [r7, #28]
 800ad38:	015a      	lsls	r2, r3, #5
 800ad3a:	6a3b      	ldr	r3, [r7, #32]
 800ad3c:	4413      	add	r3, r2
 800ad3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	69fa      	ldr	r2, [r7, #28]
 800ad46:	0151      	lsls	r1, r2, #5
 800ad48:	6a3a      	ldr	r2, [r7, #32]
 800ad4a:	440a      	add	r2, r1
 800ad4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad50:	f043 030e 	orr.w	r3, r3, #14
 800ad54:	6053      	str	r3, [r2, #4]
          break;
 800ad56:	e02c      	b.n	800adb2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800ad58:	69fb      	ldr	r3, [r7, #28]
 800ad5a:	015a      	lsls	r2, r3, #5
 800ad5c:	6a3b      	ldr	r3, [r7, #32]
 800ad5e:	4413      	add	r3, r2
 800ad60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	69fa      	ldr	r2, [r7, #28]
 800ad68:	0151      	lsls	r1, r2, #5
 800ad6a:	6a3a      	ldr	r2, [r7, #32]
 800ad6c:	440a      	add	r2, r1
 800ad6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ad76:	6053      	str	r3, [r2, #4]
          break;
 800ad78:	e01b      	b.n	800adb2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800ad7a:	69fb      	ldr	r3, [r7, #28]
 800ad7c:	015a      	lsls	r2, r3, #5
 800ad7e:	6a3b      	ldr	r3, [r7, #32]
 800ad80:	4413      	add	r3, r2
 800ad82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	69fa      	ldr	r2, [r7, #28]
 800ad8a:	0151      	lsls	r1, r2, #5
 800ad8c:	6a3a      	ldr	r2, [r7, #32]
 800ad8e:	440a      	add	r2, r1
 800ad90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ad94:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ad98:	6053      	str	r3, [r2, #4]
          break;
 800ad9a:	e00a      	b.n	800adb2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800ad9c:	69fb      	ldr	r3, [r7, #28]
 800ad9e:	015a      	lsls	r2, r3, #5
 800ada0:	6a3b      	ldr	r3, [r7, #32]
 800ada2:	4413      	add	r3, r2
 800ada4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ada8:	461a      	mov	r2, r3
 800adaa:	2300      	movs	r3, #0
 800adac:	6053      	str	r3, [r2, #4]
 800adae:	e000      	b.n	800adb2 <USB_HC_StartXfer+0x3ea>
          break;
 800adb0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800adb2:	69fb      	ldr	r3, [r7, #28]
 800adb4:	015a      	lsls	r2, r3, #5
 800adb6:	6a3b      	ldr	r3, [r7, #32]
 800adb8:	4413      	add	r3, r2
 800adba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800adc8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	78db      	ldrb	r3, [r3, #3]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d004      	beq.n	800addc <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800add8:	613b      	str	r3, [r7, #16]
 800adda:	e003      	b.n	800ade4 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ade2:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ade4:	693b      	ldr	r3, [r7, #16]
 800ade6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800adea:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800adec:	69fb      	ldr	r3, [r7, #28]
 800adee:	015a      	lsls	r2, r3, #5
 800adf0:	6a3b      	ldr	r3, [r7, #32]
 800adf2:	4413      	add	r3, r2
 800adf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adf8:	461a      	mov	r2, r3
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800adfe:	79fb      	ldrb	r3, [r7, #7]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d003      	beq.n	800ae0c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800ae04:	2300      	movs	r3, #0
 800ae06:	e055      	b.n	800aeb4 <USB_HC_StartXfer+0x4ec>
 800ae08:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	78db      	ldrb	r3, [r3, #3]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d14e      	bne.n	800aeb2 <USB_HC_StartXfer+0x4ea>
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	6a1b      	ldr	r3, [r3, #32]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d04a      	beq.n	800aeb2 <USB_HC_StartXfer+0x4ea>
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	79db      	ldrb	r3, [r3, #7]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d146      	bne.n	800aeb2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	7c9b      	ldrb	r3, [r3, #18]
 800ae28:	2b03      	cmp	r3, #3
 800ae2a:	d831      	bhi.n	800ae90 <USB_HC_StartXfer+0x4c8>
 800ae2c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae34 <USB_HC_StartXfer+0x46c>)
 800ae2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae32:	bf00      	nop
 800ae34:	0800ae45 	.word	0x0800ae45
 800ae38:	0800ae69 	.word	0x0800ae69
 800ae3c:	0800ae45 	.word	0x0800ae45
 800ae40:	0800ae69 	.word	0x0800ae69
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	6a1b      	ldr	r3, [r3, #32]
 800ae48:	3303      	adds	r3, #3
 800ae4a:	089b      	lsrs	r3, r3, #2
 800ae4c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ae4e:	8afa      	ldrh	r2, [r7, #22]
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d91c      	bls.n	800ae94 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	699b      	ldr	r3, [r3, #24]
 800ae5e:	f043 0220 	orr.w	r2, r3, #32
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	619a      	str	r2, [r3, #24]
        }
        break;
 800ae66:	e015      	b.n	800ae94 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	6a1b      	ldr	r3, [r3, #32]
 800ae6c:	3303      	adds	r3, #3
 800ae6e:	089b      	lsrs	r3, r3, #2
 800ae70:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ae72:	8afa      	ldrh	r2, [r7, #22]
 800ae74:	6a3b      	ldr	r3, [r7, #32]
 800ae76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ae7a:	691b      	ldr	r3, [r3, #16]
 800ae7c:	b29b      	uxth	r3, r3
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d90a      	bls.n	800ae98 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	699b      	ldr	r3, [r3, #24]
 800ae86:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	619a      	str	r2, [r3, #24]
        }
        break;
 800ae8e:	e003      	b.n	800ae98 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800ae90:	bf00      	nop
 800ae92:	e002      	b.n	800ae9a <USB_HC_StartXfer+0x4d2>
        break;
 800ae94:	bf00      	nop
 800ae96:	e000      	b.n	800ae9a <USB_HC_StartXfer+0x4d2>
        break;
 800ae98:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	6999      	ldr	r1, [r3, #24]
 800ae9e:	68bb      	ldr	r3, [r7, #8]
 800aea0:	785a      	ldrb	r2, [r3, #1]
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	6a1b      	ldr	r3, [r3, #32]
 800aea6:	b29b      	uxth	r3, r3
 800aea8:	2000      	movs	r0, #0
 800aeaa:	9000      	str	r0, [sp, #0]
 800aeac:	68f8      	ldr	r0, [r7, #12]
 800aeae:	f7ff f9c3 	bl	800a238 <USB_WritePacket>
  }

  return HAL_OK;
 800aeb2:	2300      	movs	r3, #0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3728      	adds	r7, #40	@ 0x28
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b085      	sub	sp, #20
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aece:	695b      	ldr	r3, [r3, #20]
 800aed0:	b29b      	uxth	r3, r3
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	3714      	adds	r7, #20
 800aed6:	46bd      	mov	sp, r7
 800aed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aedc:	4770      	bx	lr

0800aede <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800aede:	b480      	push	{r7}
 800aee0:	b089      	sub	sp, #36	@ 0x24
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	6078      	str	r0, [r7, #4]
 800aee6:	460b      	mov	r3, r1
 800aee8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800aeee:	78fb      	ldrb	r3, [r7, #3]
 800aef0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800aef2:	2300      	movs	r3, #0
 800aef4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800aef6:	69bb      	ldr	r3, [r7, #24]
 800aef8:	015a      	lsls	r2, r3, #5
 800aefa:	69fb      	ldr	r3, [r7, #28]
 800aefc:	4413      	add	r3, r2
 800aefe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	0c9b      	lsrs	r3, r3, #18
 800af06:	f003 0303 	and.w	r3, r3, #3
 800af0a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800af0c:	69bb      	ldr	r3, [r7, #24]
 800af0e:	015a      	lsls	r2, r3, #5
 800af10:	69fb      	ldr	r3, [r7, #28]
 800af12:	4413      	add	r3, r2
 800af14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	0fdb      	lsrs	r3, r3, #31
 800af1c:	f003 0301 	and.w	r3, r3, #1
 800af20:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800af22:	69bb      	ldr	r3, [r7, #24]
 800af24:	015a      	lsls	r2, r3, #5
 800af26:	69fb      	ldr	r3, [r7, #28]
 800af28:	4413      	add	r3, r2
 800af2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	0fdb      	lsrs	r3, r3, #31
 800af32:	f003 0301 	and.w	r3, r3, #1
 800af36:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	689b      	ldr	r3, [r3, #8]
 800af3c:	f003 0320 	and.w	r3, r3, #32
 800af40:	2b20      	cmp	r3, #32
 800af42:	d10d      	bne.n	800af60 <USB_HC_Halt+0x82>
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d10a      	bne.n	800af60 <USB_HC_Halt+0x82>
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d005      	beq.n	800af5c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800af50:	697b      	ldr	r3, [r7, #20]
 800af52:	2b01      	cmp	r3, #1
 800af54:	d002      	beq.n	800af5c <USB_HC_Halt+0x7e>
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	2b03      	cmp	r3, #3
 800af5a:	d101      	bne.n	800af60 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800af5c:	2300      	movs	r3, #0
 800af5e:	e0d8      	b.n	800b112 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d002      	beq.n	800af6c <USB_HC_Halt+0x8e>
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	2b02      	cmp	r3, #2
 800af6a:	d173      	bne.n	800b054 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800af6c:	69bb      	ldr	r3, [r7, #24]
 800af6e:	015a      	lsls	r2, r3, #5
 800af70:	69fb      	ldr	r3, [r7, #28]
 800af72:	4413      	add	r3, r2
 800af74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	69ba      	ldr	r2, [r7, #24]
 800af7c:	0151      	lsls	r1, r2, #5
 800af7e:	69fa      	ldr	r2, [r7, #28]
 800af80:	440a      	add	r2, r1
 800af82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800af86:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800af8a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	689b      	ldr	r3, [r3, #8]
 800af90:	f003 0320 	and.w	r3, r3, #32
 800af94:	2b00      	cmp	r3, #0
 800af96:	d14a      	bne.n	800b02e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af9c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d133      	bne.n	800b00c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800afa4:	69bb      	ldr	r3, [r7, #24]
 800afa6:	015a      	lsls	r2, r3, #5
 800afa8:	69fb      	ldr	r3, [r7, #28]
 800afaa:	4413      	add	r3, r2
 800afac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	69ba      	ldr	r2, [r7, #24]
 800afb4:	0151      	lsls	r1, r2, #5
 800afb6:	69fa      	ldr	r2, [r7, #28]
 800afb8:	440a      	add	r2, r1
 800afba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800afbe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800afc2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	015a      	lsls	r2, r3, #5
 800afc8:	69fb      	ldr	r3, [r7, #28]
 800afca:	4413      	add	r3, r2
 800afcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	69ba      	ldr	r2, [r7, #24]
 800afd4:	0151      	lsls	r1, r2, #5
 800afd6:	69fa      	ldr	r2, [r7, #28]
 800afd8:	440a      	add	r2, r1
 800afda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800afde:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800afe2:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	3301      	adds	r3, #1
 800afe8:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aff0:	d82e      	bhi.n	800b050 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800aff2:	69bb      	ldr	r3, [r7, #24]
 800aff4:	015a      	lsls	r2, r3, #5
 800aff6:	69fb      	ldr	r3, [r7, #28]
 800aff8:	4413      	add	r3, r2
 800affa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b004:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b008:	d0ec      	beq.n	800afe4 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b00a:	e081      	b.n	800b110 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	015a      	lsls	r2, r3, #5
 800b010:	69fb      	ldr	r3, [r7, #28]
 800b012:	4413      	add	r3, r2
 800b014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	69ba      	ldr	r2, [r7, #24]
 800b01c:	0151      	lsls	r1, r2, #5
 800b01e:	69fa      	ldr	r2, [r7, #28]
 800b020:	440a      	add	r2, r1
 800b022:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b026:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b02a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b02c:	e070      	b.n	800b110 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b02e:	69bb      	ldr	r3, [r7, #24]
 800b030:	015a      	lsls	r2, r3, #5
 800b032:	69fb      	ldr	r3, [r7, #28]
 800b034:	4413      	add	r3, r2
 800b036:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	69ba      	ldr	r2, [r7, #24]
 800b03e:	0151      	lsls	r1, r2, #5
 800b040:	69fa      	ldr	r2, [r7, #28]
 800b042:	440a      	add	r2, r1
 800b044:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b048:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b04c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b04e:	e05f      	b.n	800b110 <USB_HC_Halt+0x232>
            break;
 800b050:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b052:	e05d      	b.n	800b110 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b054:	69bb      	ldr	r3, [r7, #24]
 800b056:	015a      	lsls	r2, r3, #5
 800b058:	69fb      	ldr	r3, [r7, #28]
 800b05a:	4413      	add	r3, r2
 800b05c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	69ba      	ldr	r2, [r7, #24]
 800b064:	0151      	lsls	r1, r2, #5
 800b066:	69fa      	ldr	r2, [r7, #28]
 800b068:	440a      	add	r2, r1
 800b06a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b06e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b072:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b074:	69fb      	ldr	r3, [r7, #28]
 800b076:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b07a:	691b      	ldr	r3, [r3, #16]
 800b07c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b080:	2b00      	cmp	r3, #0
 800b082:	d133      	bne.n	800b0ec <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b084:	69bb      	ldr	r3, [r7, #24]
 800b086:	015a      	lsls	r2, r3, #5
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	4413      	add	r3, r2
 800b08c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	69ba      	ldr	r2, [r7, #24]
 800b094:	0151      	lsls	r1, r2, #5
 800b096:	69fa      	ldr	r2, [r7, #28]
 800b098:	440a      	add	r2, r1
 800b09a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b09e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b0a2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b0a4:	69bb      	ldr	r3, [r7, #24]
 800b0a6:	015a      	lsls	r2, r3, #5
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	4413      	add	r3, r2
 800b0ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	69ba      	ldr	r2, [r7, #24]
 800b0b4:	0151      	lsls	r1, r2, #5
 800b0b6:	69fa      	ldr	r2, [r7, #28]
 800b0b8:	440a      	add	r2, r1
 800b0ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b0be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b0c2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b0d0:	d81d      	bhi.n	800b10e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b0d2:	69bb      	ldr	r3, [r7, #24]
 800b0d4:	015a      	lsls	r2, r3, #5
 800b0d6:	69fb      	ldr	r3, [r7, #28]
 800b0d8:	4413      	add	r3, r2
 800b0da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b0e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b0e8:	d0ec      	beq.n	800b0c4 <USB_HC_Halt+0x1e6>
 800b0ea:	e011      	b.n	800b110 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b0ec:	69bb      	ldr	r3, [r7, #24]
 800b0ee:	015a      	lsls	r2, r3, #5
 800b0f0:	69fb      	ldr	r3, [r7, #28]
 800b0f2:	4413      	add	r3, r2
 800b0f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	69ba      	ldr	r2, [r7, #24]
 800b0fc:	0151      	lsls	r1, r2, #5
 800b0fe:	69fa      	ldr	r2, [r7, #28]
 800b100:	440a      	add	r2, r1
 800b102:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b106:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b10a:	6013      	str	r3, [r2, #0]
 800b10c:	e000      	b.n	800b110 <USB_HC_Halt+0x232>
          break;
 800b10e:	bf00      	nop
    }
  }

  return HAL_OK;
 800b110:	2300      	movs	r3, #0
}
 800b112:	4618      	mov	r0, r3
 800b114:	3724      	adds	r7, #36	@ 0x24
 800b116:	46bd      	mov	sp, r7
 800b118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11c:	4770      	bx	lr
	...

0800b120 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b120:	b480      	push	{r7}
 800b122:	b087      	sub	sp, #28
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	460b      	mov	r3, r1
 800b12a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b130:	78fb      	ldrb	r3, [r7, #3]
 800b132:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b134:	2301      	movs	r3, #1
 800b136:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	04da      	lsls	r2, r3, #19
 800b13c:	4b15      	ldr	r3, [pc, #84]	@ (800b194 <USB_DoPing+0x74>)
 800b13e:	4013      	ands	r3, r2
 800b140:	693a      	ldr	r2, [r7, #16]
 800b142:	0151      	lsls	r1, r2, #5
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	440a      	add	r2, r1
 800b148:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b14c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b150:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	015a      	lsls	r2, r3, #5
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	4413      	add	r3, r2
 800b15a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b168:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b16a:	68bb      	ldr	r3, [r7, #8]
 800b16c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b170:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	015a      	lsls	r2, r3, #5
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	4413      	add	r3, r2
 800b17a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b17e:	461a      	mov	r2, r3
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b184:	2300      	movs	r3, #0
}
 800b186:	4618      	mov	r0, r3
 800b188:	371c      	adds	r7, #28
 800b18a:	46bd      	mov	sp, r7
 800b18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b190:	4770      	bx	lr
 800b192:	bf00      	nop
 800b194:	1ff80000 	.word	0x1ff80000

0800b198 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b088      	sub	sp, #32
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f7fe ff86 	bl	800a0be <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b1b2:	2110      	movs	r1, #16
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f7fe ffdf 	bl	800a178 <USB_FlushTxFifo>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d001      	beq.n	800b1c4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f7ff f809 	bl	800a1dc <USB_FlushRxFifo>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d001      	beq.n	800b1d4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	61bb      	str	r3, [r7, #24]
 800b1d8:	e01f      	b.n	800b21a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800b1da:	69bb      	ldr	r3, [r7, #24]
 800b1dc:	015a      	lsls	r2, r3, #5
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	4413      	add	r3, r2
 800b1e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b1ea:	693b      	ldr	r3, [r7, #16]
 800b1ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b1f0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b1f2:	693b      	ldr	r3, [r7, #16]
 800b1f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b1f8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b200:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b202:	69bb      	ldr	r3, [r7, #24]
 800b204:	015a      	lsls	r2, r3, #5
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	4413      	add	r3, r2
 800b20a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b20e:	461a      	mov	r2, r3
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b214:	69bb      	ldr	r3, [r7, #24]
 800b216:	3301      	adds	r3, #1
 800b218:	61bb      	str	r3, [r7, #24]
 800b21a:	69bb      	ldr	r3, [r7, #24]
 800b21c:	2b0f      	cmp	r3, #15
 800b21e:	d9dc      	bls.n	800b1da <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b220:	2300      	movs	r3, #0
 800b222:	61bb      	str	r3, [r7, #24]
 800b224:	e034      	b.n	800b290 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800b226:	69bb      	ldr	r3, [r7, #24]
 800b228:	015a      	lsls	r2, r3, #5
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	4413      	add	r3, r2
 800b22e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b23c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b244:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b24c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800b24e:	69bb      	ldr	r3, [r7, #24]
 800b250:	015a      	lsls	r2, r3, #5
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	4413      	add	r3, r2
 800b256:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b25a:	461a      	mov	r2, r3
 800b25c:	693b      	ldr	r3, [r7, #16]
 800b25e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	3301      	adds	r3, #1
 800b264:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b26c:	d80c      	bhi.n	800b288 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b26e:	69bb      	ldr	r3, [r7, #24]
 800b270:	015a      	lsls	r2, r3, #5
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	4413      	add	r3, r2
 800b276:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b280:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b284:	d0ec      	beq.n	800b260 <USB_StopHost+0xc8>
 800b286:	e000      	b.n	800b28a <USB_StopHost+0xf2>
        break;
 800b288:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b28a:	69bb      	ldr	r3, [r7, #24]
 800b28c:	3301      	adds	r3, #1
 800b28e:	61bb      	str	r3, [r7, #24]
 800b290:	69bb      	ldr	r3, [r7, #24]
 800b292:	2b0f      	cmp	r3, #15
 800b294:	d9c7      	bls.n	800b226 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b29c:	461a      	mov	r2, r3
 800b29e:	f04f 33ff 	mov.w	r3, #4294967295
 800b2a2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b2aa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f7fe fef5 	bl	800a09c <USB_EnableGlobalInt>

  return ret;
 800b2b2:	7ffb      	ldrb	r3, [r7, #31]
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3720      	adds	r7, #32
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800b2bc:	b590      	push	{r4, r7, lr}
 800b2be:	b089      	sub	sp, #36	@ 0x24
 800b2c0:	af04      	add	r7, sp, #16
 800b2c2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	2202      	movs	r2, #2
 800b2c8:	2102      	movs	r1, #2
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 fc83 	bl	800bbd6 <USBH_FindInterface>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b2d4:	7bfb      	ldrb	r3, [r7, #15]
 800b2d6:	2bff      	cmp	r3, #255	@ 0xff
 800b2d8:	d002      	beq.n	800b2e0 <USBH_CDC_InterfaceInit+0x24>
 800b2da:	7bfb      	ldrb	r3, [r7, #15]
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	d901      	bls.n	800b2e4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b2e0:	2302      	movs	r3, #2
 800b2e2:	e13d      	b.n	800b560 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800b2e4:	7bfb      	ldrb	r3, [r7, #15]
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 fc58 	bl	800bb9e <USBH_SelectInterface>
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800b2f2:	7bbb      	ldrb	r3, [r7, #14]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d001      	beq.n	800b2fc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800b2f8:	2302      	movs	r3, #2
 800b2fa:	e131      	b.n	800b560 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800b302:	2050      	movs	r0, #80	@ 0x50
 800b304:	f002 fb58 	bl	800d9b8 <malloc>
 800b308:	4603      	mov	r3, r0
 800b30a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b312:	69db      	ldr	r3, [r3, #28]
 800b314:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d101      	bne.n	800b320 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800b31c:	2302      	movs	r3, #2
 800b31e:	e11f      	b.n	800b560 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800b320:	2250      	movs	r2, #80	@ 0x50
 800b322:	2100      	movs	r1, #0
 800b324:	68b8      	ldr	r0, [r7, #8]
 800b326:	f002 fc05 	bl	800db34 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b32a:	7bfb      	ldrb	r3, [r7, #15]
 800b32c:	687a      	ldr	r2, [r7, #4]
 800b32e:	211a      	movs	r1, #26
 800b330:	fb01 f303 	mul.w	r3, r1, r3
 800b334:	4413      	add	r3, r2
 800b336:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	b25b      	sxtb	r3, r3
 800b33e:	2b00      	cmp	r3, #0
 800b340:	da15      	bge.n	800b36e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b342:	7bfb      	ldrb	r3, [r7, #15]
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	211a      	movs	r1, #26
 800b348:	fb01 f303 	mul.w	r3, r1, r3
 800b34c:	4413      	add	r3, r2
 800b34e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b352:	781a      	ldrb	r2, [r3, #0]
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b358:	7bfb      	ldrb	r3, [r7, #15]
 800b35a:	687a      	ldr	r2, [r7, #4]
 800b35c:	211a      	movs	r1, #26
 800b35e:	fb01 f303 	mul.w	r3, r1, r3
 800b362:	4413      	add	r3, r2
 800b364:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b368:	881a      	ldrh	r2, [r3, #0]
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	785b      	ldrb	r3, [r3, #1]
 800b372:	4619      	mov	r1, r3
 800b374:	6878      	ldr	r0, [r7, #4]
 800b376:	f001 ffc4 	bl	800d302 <USBH_AllocPipe>
 800b37a:	4603      	mov	r3, r0
 800b37c:	461a      	mov	r2, r3
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	7819      	ldrb	r1, [r3, #0]
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	7858      	ldrb	r0, [r3, #1]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b396:	68ba      	ldr	r2, [r7, #8]
 800b398:	8952      	ldrh	r2, [r2, #10]
 800b39a:	9202      	str	r2, [sp, #8]
 800b39c:	2203      	movs	r2, #3
 800b39e:	9201      	str	r2, [sp, #4]
 800b3a0:	9300      	str	r3, [sp, #0]
 800b3a2:	4623      	mov	r3, r4
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f001 ff7c 	bl	800d2a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	4619      	mov	r1, r3
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f002 fa79 	bl	800d8ac <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	2200      	movs	r2, #0
 800b3be:	210a      	movs	r1, #10
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 fc08 	bl	800bbd6 <USBH_FindInterface>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800b3ca:	7bfb      	ldrb	r3, [r7, #15]
 800b3cc:	2bff      	cmp	r3, #255	@ 0xff
 800b3ce:	d002      	beq.n	800b3d6 <USBH_CDC_InterfaceInit+0x11a>
 800b3d0:	7bfb      	ldrb	r3, [r7, #15]
 800b3d2:	2b01      	cmp	r3, #1
 800b3d4:	d901      	bls.n	800b3da <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800b3d6:	2302      	movs	r3, #2
 800b3d8:	e0c2      	b.n	800b560 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800b3da:	7bfb      	ldrb	r3, [r7, #15]
 800b3dc:	687a      	ldr	r2, [r7, #4]
 800b3de:	211a      	movs	r1, #26
 800b3e0:	fb01 f303 	mul.w	r3, r1, r3
 800b3e4:	4413      	add	r3, r2
 800b3e6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	b25b      	sxtb	r3, r3
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	da16      	bge.n	800b420 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b3f2:	7bfb      	ldrb	r3, [r7, #15]
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	211a      	movs	r1, #26
 800b3f8:	fb01 f303 	mul.w	r3, r1, r3
 800b3fc:	4413      	add	r3, r2
 800b3fe:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b402:	781a      	ldrb	r2, [r3, #0]
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b408:	7bfb      	ldrb	r3, [r7, #15]
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	211a      	movs	r1, #26
 800b40e:	fb01 f303 	mul.w	r3, r1, r3
 800b412:	4413      	add	r3, r2
 800b414:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b418:	881a      	ldrh	r2, [r3, #0]
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	835a      	strh	r2, [r3, #26]
 800b41e:	e015      	b.n	800b44c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b420:	7bfb      	ldrb	r3, [r7, #15]
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	211a      	movs	r1, #26
 800b426:	fb01 f303 	mul.w	r3, r1, r3
 800b42a:	4413      	add	r3, r2
 800b42c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800b430:	781a      	ldrb	r2, [r3, #0]
 800b432:	68bb      	ldr	r3, [r7, #8]
 800b434:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b436:	7bfb      	ldrb	r3, [r7, #15]
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	211a      	movs	r1, #26
 800b43c:	fb01 f303 	mul.w	r3, r1, r3
 800b440:	4413      	add	r3, r2
 800b442:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b446:	881a      	ldrh	r2, [r3, #0]
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800b44c:	7bfb      	ldrb	r3, [r7, #15]
 800b44e:	687a      	ldr	r2, [r7, #4]
 800b450:	211a      	movs	r1, #26
 800b452:	fb01 f303 	mul.w	r3, r1, r3
 800b456:	4413      	add	r3, r2
 800b458:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b45c:	781b      	ldrb	r3, [r3, #0]
 800b45e:	b25b      	sxtb	r3, r3
 800b460:	2b00      	cmp	r3, #0
 800b462:	da16      	bge.n	800b492 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b464:	7bfb      	ldrb	r3, [r7, #15]
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	211a      	movs	r1, #26
 800b46a:	fb01 f303 	mul.w	r3, r1, r3
 800b46e:	4413      	add	r3, r2
 800b470:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b474:	781a      	ldrb	r2, [r3, #0]
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b47a:	7bfb      	ldrb	r3, [r7, #15]
 800b47c:	687a      	ldr	r2, [r7, #4]
 800b47e:	211a      	movs	r1, #26
 800b480:	fb01 f303 	mul.w	r3, r1, r3
 800b484:	4413      	add	r3, r2
 800b486:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b48a:	881a      	ldrh	r2, [r3, #0]
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	835a      	strh	r2, [r3, #26]
 800b490:	e015      	b.n	800b4be <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b492:	7bfb      	ldrb	r3, [r7, #15]
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	211a      	movs	r1, #26
 800b498:	fb01 f303 	mul.w	r3, r1, r3
 800b49c:	4413      	add	r3, r2
 800b49e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b4a2:	781a      	ldrb	r2, [r3, #0]
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b4a8:	7bfb      	ldrb	r3, [r7, #15]
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	211a      	movs	r1, #26
 800b4ae:	fb01 f303 	mul.w	r3, r1, r3
 800b4b2:	4413      	add	r3, r2
 800b4b4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b4b8:	881a      	ldrh	r2, [r3, #0]
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	7b9b      	ldrb	r3, [r3, #14]
 800b4c2:	4619      	mov	r1, r3
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f001 ff1c 	bl	800d302 <USBH_AllocPipe>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	461a      	mov	r2, r3
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	7bdb      	ldrb	r3, [r3, #15]
 800b4d6:	4619      	mov	r1, r3
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f001 ff12 	bl	800d302 <USBH_AllocPipe>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	461a      	mov	r2, r3
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	7b59      	ldrb	r1, [r3, #13]
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	7b98      	ldrb	r0, [r3, #14]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b4fa:	68ba      	ldr	r2, [r7, #8]
 800b4fc:	8b12      	ldrh	r2, [r2, #24]
 800b4fe:	9202      	str	r2, [sp, #8]
 800b500:	2202      	movs	r2, #2
 800b502:	9201      	str	r2, [sp, #4]
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	4623      	mov	r3, r4
 800b508:	4602      	mov	r2, r0
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f001 feca 	bl	800d2a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	7b19      	ldrb	r1, [r3, #12]
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	7bd8      	ldrb	r0, [r3, #15]
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b524:	68ba      	ldr	r2, [r7, #8]
 800b526:	8b52      	ldrh	r2, [r2, #26]
 800b528:	9202      	str	r2, [sp, #8]
 800b52a:	2202      	movs	r2, #2
 800b52c:	9201      	str	r2, [sp, #4]
 800b52e:	9300      	str	r3, [sp, #0]
 800b530:	4623      	mov	r3, r4
 800b532:	4602      	mov	r2, r0
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f001 feb5 	bl	800d2a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800b53a:	68bb      	ldr	r3, [r7, #8]
 800b53c:	2200      	movs	r2, #0
 800b53e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	7b5b      	ldrb	r3, [r3, #13]
 800b546:	2200      	movs	r2, #0
 800b548:	4619      	mov	r1, r3
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	f002 f9ae 	bl	800d8ac <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	7b1b      	ldrb	r3, [r3, #12]
 800b554:	2200      	movs	r2, #0
 800b556:	4619      	mov	r1, r3
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f002 f9a7 	bl	800d8ac <USBH_LL_SetToggle>

  return USBH_OK;
 800b55e:	2300      	movs	r3, #0
}
 800b560:	4618      	mov	r0, r3
 800b562:	3714      	adds	r7, #20
 800b564:	46bd      	mov	sp, r7
 800b566:	bd90      	pop	{r4, r7, pc}

0800b568 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b084      	sub	sp, #16
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b576:	69db      	ldr	r3, [r3, #28]
 800b578:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	781b      	ldrb	r3, [r3, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d00e      	beq.n	800b5a0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	781b      	ldrb	r3, [r3, #0]
 800b586:	4619      	mov	r1, r3
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f001 feaa 	bl	800d2e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	781b      	ldrb	r3, [r3, #0]
 800b592:	4619      	mov	r1, r3
 800b594:	6878      	ldr	r0, [r7, #4]
 800b596:	f001 fed5 	bl	800d344 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	2200      	movs	r2, #0
 800b59e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	7b1b      	ldrb	r3, [r3, #12]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d00e      	beq.n	800b5c6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	7b1b      	ldrb	r3, [r3, #12]
 800b5ac:	4619      	mov	r1, r3
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f001 fe97 	bl	800d2e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	7b1b      	ldrb	r3, [r3, #12]
 800b5b8:	4619      	mov	r1, r3
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f001 fec2 	bl	800d344 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	7b5b      	ldrb	r3, [r3, #13]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d00e      	beq.n	800b5ec <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	7b5b      	ldrb	r3, [r3, #13]
 800b5d2:	4619      	mov	r1, r3
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f001 fe84 	bl	800d2e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	7b5b      	ldrb	r3, [r3, #13]
 800b5de:	4619      	mov	r1, r3
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f001 feaf 	bl	800d344 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b5f2:	69db      	ldr	r3, [r3, #28]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d00b      	beq.n	800b610 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b5fe:	69db      	ldr	r3, [r3, #28]
 800b600:	4618      	mov	r0, r3
 800b602:	f002 f9e1 	bl	800d9c8 <free>
    phost->pActiveClass->pData = 0U;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b60c:	2200      	movs	r2, #0
 800b60e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b610:	2300      	movs	r3, #0
}
 800b612:	4618      	mov	r0, r3
 800b614:	3710      	adds	r7, #16
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}

0800b61a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b61a:	b580      	push	{r7, lr}
 800b61c:	b084      	sub	sp, #16
 800b61e:	af00      	add	r7, sp, #0
 800b620:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b628:	69db      	ldr	r3, [r3, #28]
 800b62a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	3340      	adds	r3, #64	@ 0x40
 800b630:	4619      	mov	r1, r3
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f000 f8b1 	bl	800b79a <GetLineCoding>
 800b638:	4603      	mov	r3, r0
 800b63a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800b63c:	7afb      	ldrb	r3, [r7, #11]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d105      	bne.n	800b64e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b648:	2102      	movs	r1, #2
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800b64e:	7afb      	ldrb	r3, [r7, #11]
}
 800b650:	4618      	mov	r0, r3
 800b652:	3710      	adds	r7, #16
 800b654:	46bd      	mov	sp, r7
 800b656:	bd80      	pop	{r7, pc}

0800b658 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b084      	sub	sp, #16
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b660:	2301      	movs	r3, #1
 800b662:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b664:	2300      	movs	r3, #0
 800b666:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b66e:	69db      	ldr	r3, [r3, #28]
 800b670:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800b678:	2b04      	cmp	r3, #4
 800b67a:	d877      	bhi.n	800b76c <USBH_CDC_Process+0x114>
 800b67c:	a201      	add	r2, pc, #4	@ (adr r2, 800b684 <USBH_CDC_Process+0x2c>)
 800b67e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b682:	bf00      	nop
 800b684:	0800b699 	.word	0x0800b699
 800b688:	0800b69f 	.word	0x0800b69f
 800b68c:	0800b6cf 	.word	0x0800b6cf
 800b690:	0800b743 	.word	0x0800b743
 800b694:	0800b751 	.word	0x0800b751
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800b698:	2300      	movs	r3, #0
 800b69a:	73fb      	strb	r3, [r7, #15]
      break;
 800b69c:	e06d      	b.n	800b77a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f000 f897 	bl	800b7d8 <SetLineCoding>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b6ae:	7bbb      	ldrb	r3, [r7, #14]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d104      	bne.n	800b6be <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	2202      	movs	r2, #2
 800b6b8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b6bc:	e058      	b.n	800b770 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800b6be:	7bbb      	ldrb	r3, [r7, #14]
 800b6c0:	2b01      	cmp	r3, #1
 800b6c2:	d055      	beq.n	800b770 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	2204      	movs	r2, #4
 800b6c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800b6cc:	e050      	b.n	800b770 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	3340      	adds	r3, #64	@ 0x40
 800b6d2:	4619      	mov	r1, r3
 800b6d4:	6878      	ldr	r0, [r7, #4]
 800b6d6:	f000 f860 	bl	800b79a <GetLineCoding>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b6de:	7bbb      	ldrb	r3, [r7, #14]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d126      	bne.n	800b732 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6f6:	791b      	ldrb	r3, [r3, #4]
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d13b      	bne.n	800b774 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b706:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b708:	429a      	cmp	r2, r3
 800b70a:	d133      	bne.n	800b774 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b716:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b718:	429a      	cmp	r2, r3
 800b71a:	d12b      	bne.n	800b774 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b724:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b726:	429a      	cmp	r2, r3
 800b728:	d124      	bne.n	800b774 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800b72a:	6878      	ldr	r0, [r7, #4]
 800b72c:	f000 f958 	bl	800b9e0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b730:	e020      	b.n	800b774 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800b732:	7bbb      	ldrb	r3, [r7, #14]
 800b734:	2b01      	cmp	r3, #1
 800b736:	d01d      	beq.n	800b774 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	2204      	movs	r2, #4
 800b73c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800b740:	e018      	b.n	800b774 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f000 f867 	bl	800b816 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f000 f8da 	bl	800b902 <CDC_ProcessReception>
      break;
 800b74e:	e014      	b.n	800b77a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800b750:	2100      	movs	r1, #0
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	f001 f81e 	bl	800c794 <USBH_ClrFeature>
 800b758:	4603      	mov	r3, r0
 800b75a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b75c:	7bbb      	ldrb	r3, [r7, #14]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d10a      	bne.n	800b778 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	2200      	movs	r2, #0
 800b766:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800b76a:	e005      	b.n	800b778 <USBH_CDC_Process+0x120>

    default:
      break;
 800b76c:	bf00      	nop
 800b76e:	e004      	b.n	800b77a <USBH_CDC_Process+0x122>
      break;
 800b770:	bf00      	nop
 800b772:	e002      	b.n	800b77a <USBH_CDC_Process+0x122>
      break;
 800b774:	bf00      	nop
 800b776:	e000      	b.n	800b77a <USBH_CDC_Process+0x122>
      break;
 800b778:	bf00      	nop

  }

  return status;
 800b77a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3710      	adds	r7, #16
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}

0800b784 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b784:	b480      	push	{r7}
 800b786:	b083      	sub	sp, #12
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b78c:	2300      	movs	r3, #0
}
 800b78e:	4618      	mov	r0, r3
 800b790:	370c      	adds	r7, #12
 800b792:	46bd      	mov	sp, r7
 800b794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b798:	4770      	bx	lr

0800b79a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b79a:	b580      	push	{r7, lr}
 800b79c:	b082      	sub	sp, #8
 800b79e:	af00      	add	r7, sp, #0
 800b7a0:	6078      	str	r0, [r7, #4]
 800b7a2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	22a1      	movs	r2, #161	@ 0xa1
 800b7a8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2221      	movs	r2, #33	@ 0x21
 800b7ae:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2207      	movs	r2, #7
 800b7c0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	2207      	movs	r2, #7
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	f001 fb17 	bl	800cdfc <USBH_CtlReq>
 800b7ce:	4603      	mov	r3, r0
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3708      	adds	r7, #8
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}

0800b7d8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b082      	sub	sp, #8
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
 800b7e0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2221      	movs	r2, #33	@ 0x21
 800b7e6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2220      	movs	r2, #32
 800b7ec:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2207      	movs	r2, #7
 800b7fe:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	2207      	movs	r2, #7
 800b804:	4619      	mov	r1, r3
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f001 faf8 	bl	800cdfc <USBH_CtlReq>
 800b80c:	4603      	mov	r3, r0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3708      	adds	r7, #8
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}

0800b816 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b816:	b580      	push	{r7, lr}
 800b818:	b086      	sub	sp, #24
 800b81a:	af02      	add	r7, sp, #8
 800b81c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b824:	69db      	ldr	r3, [r3, #28]
 800b826:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b828:	2300      	movs	r3, #0
 800b82a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800b832:	2b01      	cmp	r3, #1
 800b834:	d002      	beq.n	800b83c <CDC_ProcessTransmission+0x26>
 800b836:	2b02      	cmp	r3, #2
 800b838:	d023      	beq.n	800b882 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800b83a:	e05e      	b.n	800b8fa <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	8b12      	ldrh	r2, [r2, #24]
 800b844:	4293      	cmp	r3, r2
 800b846:	d90b      	bls.n	800b860 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	69d9      	ldr	r1, [r3, #28]
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	8b1a      	ldrh	r2, [r3, #24]
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	7b5b      	ldrb	r3, [r3, #13]
 800b854:	2001      	movs	r0, #1
 800b856:	9000      	str	r0, [sp, #0]
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f001 fce0 	bl	800d21e <USBH_BulkSendData>
 800b85e:	e00b      	b.n	800b878 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800b868:	b29a      	uxth	r2, r3
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	7b5b      	ldrb	r3, [r3, #13]
 800b86e:	2001      	movs	r0, #1
 800b870:	9000      	str	r0, [sp, #0]
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f001 fcd3 	bl	800d21e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2202      	movs	r2, #2
 800b87c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b880:	e03b      	b.n	800b8fa <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	7b5b      	ldrb	r3, [r3, #13]
 800b886:	4619      	mov	r1, r3
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f001 ffe5 	bl	800d858 <USBH_LL_GetURBState>
 800b88e:	4603      	mov	r3, r0
 800b890:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800b892:	7afb      	ldrb	r3, [r7, #11]
 800b894:	2b01      	cmp	r3, #1
 800b896:	d128      	bne.n	800b8ea <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b89c:	68fa      	ldr	r2, [r7, #12]
 800b89e:	8b12      	ldrh	r2, [r2, #24]
 800b8a0:	4293      	cmp	r3, r2
 800b8a2:	d90e      	bls.n	800b8c2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	8b12      	ldrh	r2, [r2, #24]
 800b8ac:	1a9a      	subs	r2, r3, r2
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	69db      	ldr	r3, [r3, #28]
 800b8b6:	68fa      	ldr	r2, [r7, #12]
 800b8b8:	8b12      	ldrh	r2, [r2, #24]
 800b8ba:	441a      	add	r2, r3
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	61da      	str	r2, [r3, #28]
 800b8c0:	e002      	b.n	800b8c8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d004      	beq.n	800b8da <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b8d8:	e00e      	b.n	800b8f8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f000 f868 	bl	800b9b8 <USBH_CDC_TransmitCallback>
      break;
 800b8e8:	e006      	b.n	800b8f8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800b8ea:	7afb      	ldrb	r3, [r7, #11]
 800b8ec:	2b02      	cmp	r3, #2
 800b8ee:	d103      	bne.n	800b8f8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	2201      	movs	r2, #1
 800b8f4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b8f8:	bf00      	nop
  }
}
 800b8fa:	bf00      	nop
 800b8fc:	3710      	adds	r7, #16
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}

0800b902 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b902:	b580      	push	{r7, lr}
 800b904:	b086      	sub	sp, #24
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b910:	69db      	ldr	r3, [r3, #28]
 800b912:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b914:	2300      	movs	r3, #0
 800b916:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800b918:	697b      	ldr	r3, [r7, #20]
 800b91a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800b91e:	2b03      	cmp	r3, #3
 800b920:	d002      	beq.n	800b928 <CDC_ProcessReception+0x26>
 800b922:	2b04      	cmp	r3, #4
 800b924:	d00e      	beq.n	800b944 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800b926:	e043      	b.n	800b9b0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	6a19      	ldr	r1, [r3, #32]
 800b92c:	697b      	ldr	r3, [r7, #20]
 800b92e:	8b5a      	ldrh	r2, [r3, #26]
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	7b1b      	ldrb	r3, [r3, #12]
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f001 fc97 	bl	800d268 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b93a:	697b      	ldr	r3, [r7, #20]
 800b93c:	2204      	movs	r2, #4
 800b93e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800b942:	e035      	b.n	800b9b0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	7b1b      	ldrb	r3, [r3, #12]
 800b948:	4619      	mov	r1, r3
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f001 ff84 	bl	800d858 <USBH_LL_GetURBState>
 800b950:	4603      	mov	r3, r0
 800b952:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800b954:	7cfb      	ldrb	r3, [r7, #19]
 800b956:	2b01      	cmp	r3, #1
 800b958:	d129      	bne.n	800b9ae <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b95a:	697b      	ldr	r3, [r7, #20]
 800b95c:	7b1b      	ldrb	r3, [r3, #12]
 800b95e:	4619      	mov	r1, r3
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f001 fef9 	bl	800d758 <USBH_LL_GetLastXferSize>
 800b966:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b96c:	68fa      	ldr	r2, [r7, #12]
 800b96e:	429a      	cmp	r2, r3
 800b970:	d016      	beq.n	800b9a0 <CDC_ProcessReception+0x9e>
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	8b5b      	ldrh	r3, [r3, #26]
 800b976:	461a      	mov	r2, r3
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d110      	bne.n	800b9a0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800b97e:	697b      	ldr	r3, [r7, #20]
 800b980:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	1ad2      	subs	r2, r2, r3
 800b986:	697b      	ldr	r3, [r7, #20]
 800b988:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	6a1a      	ldr	r2, [r3, #32]
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	441a      	add	r2, r3
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b996:	697b      	ldr	r3, [r7, #20]
 800b998:	2203      	movs	r2, #3
 800b99a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800b99e:	e006      	b.n	800b9ae <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f000 f80f 	bl	800b9cc <USBH_CDC_ReceiveCallback>
      break;
 800b9ae:	bf00      	nop
  }
}
 800b9b0:	bf00      	nop
 800b9b2:	3718      	adds	r7, #24
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b083      	sub	sp, #12
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b9c0:	bf00      	nop
 800b9c2:	370c      	adds	r7, #12
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ca:	4770      	bx	lr

0800b9cc <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b9cc:	b480      	push	{r7}
 800b9ce:	b083      	sub	sp, #12
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b9d4:	bf00      	nop
 800b9d6:	370c      	adds	r7, #12
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b9e8:	bf00      	nop
 800b9ea:	370c      	adds	r7, #12
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f2:	4770      	bx	lr

0800b9f4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b084      	sub	sp, #16
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	60f8      	str	r0, [r7, #12]
 800b9fc:	60b9      	str	r1, [r7, #8]
 800b9fe:	4613      	mov	r3, r2
 800ba00:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d101      	bne.n	800ba0c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800ba08:	2302      	movs	r3, #2
 800ba0a:	e029      	b.n	800ba60 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	79fa      	ldrb	r2, [r7, #7]
 800ba10:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	2200      	movs	r2, #0
 800ba18:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800ba24:	68f8      	ldr	r0, [r7, #12]
 800ba26:	f000 f81f 	bl	800ba68 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	2200      	movs	r2, #0
 800ba36:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2200      	movs	r2, #0
 800ba46:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d003      	beq.n	800ba58 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	68ba      	ldr	r2, [r7, #8]
 800ba54:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800ba58:	68f8      	ldr	r0, [r7, #12]
 800ba5a:	f001 fdc9 	bl	800d5f0 <USBH_LL_Init>

  return USBH_OK;
 800ba5e:	2300      	movs	r3, #0
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	3710      	adds	r7, #16
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd80      	pop	{r7, pc}

0800ba68 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b084      	sub	sp, #16
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800ba70:	2300      	movs	r3, #0
 800ba72:	60fb      	str	r3, [r7, #12]
 800ba74:	e009      	b.n	800ba8a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800ba76:	687a      	ldr	r2, [r7, #4]
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	33e0      	adds	r3, #224	@ 0xe0
 800ba7c:	009b      	lsls	r3, r3, #2
 800ba7e:	4413      	add	r3, r2
 800ba80:	2200      	movs	r2, #0
 800ba82:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	3301      	adds	r3, #1
 800ba88:	60fb      	str	r3, [r7, #12]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	2b0f      	cmp	r3, #15
 800ba8e:	d9f2      	bls.n	800ba76 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800ba90:	2300      	movs	r3, #0
 800ba92:	60fb      	str	r3, [r7, #12]
 800ba94:	e009      	b.n	800baaa <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800ba96:	687a      	ldr	r2, [r7, #4]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	4413      	add	r3, r2
 800ba9c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800baa0:	2200      	movs	r2, #0
 800baa2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	3301      	adds	r3, #1
 800baa8:	60fb      	str	r3, [r7, #12]
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bab0:	d3f1      	bcc.n	800ba96 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2200      	movs	r2, #0
 800bab6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2200      	movs	r2, #0
 800babc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2201      	movs	r2, #1
 800bac2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2200      	movs	r2, #0
 800bac8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2201      	movs	r2, #1
 800bad0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2240      	movs	r2, #64	@ 0x40
 800bad6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2200      	movs	r2, #0
 800badc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2201      	movs	r2, #1
 800baea:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2200      	movs	r2, #0
 800baf2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2200      	movs	r2, #0
 800bafa:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	331c      	adds	r3, #28
 800bb02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bb06:	2100      	movs	r1, #0
 800bb08:	4618      	mov	r0, r3
 800bb0a:	f002 f813 	bl	800db34 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bb14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb18:	2100      	movs	r1, #0
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	f002 f80a 	bl	800db34 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800bb26:	2212      	movs	r2, #18
 800bb28:	2100      	movs	r1, #0
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f002 f802 	bl	800db34 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bb36:	223e      	movs	r2, #62	@ 0x3e
 800bb38:	2100      	movs	r1, #0
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	f001 fffa 	bl	800db34 <memset>

  return USBH_OK;
 800bb40:	2300      	movs	r3, #0
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3710      	adds	r7, #16
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}

0800bb4a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800bb4a:	b480      	push	{r7}
 800bb4c:	b085      	sub	sp, #20
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	6078      	str	r0, [r7, #4]
 800bb52:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800bb54:	2300      	movs	r3, #0
 800bb56:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d016      	beq.n	800bb8c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d10e      	bne.n	800bb86 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bb6e:	1c59      	adds	r1, r3, #1
 800bb70:	687a      	ldr	r2, [r7, #4]
 800bb72:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	33de      	adds	r3, #222	@ 0xde
 800bb7a:	6839      	ldr	r1, [r7, #0]
 800bb7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800bb80:	2300      	movs	r3, #0
 800bb82:	73fb      	strb	r3, [r7, #15]
 800bb84:	e004      	b.n	800bb90 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800bb86:	2302      	movs	r3, #2
 800bb88:	73fb      	strb	r3, [r7, #15]
 800bb8a:	e001      	b.n	800bb90 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bb90:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3714      	adds	r7, #20
 800bb96:	46bd      	mov	sp, r7
 800bb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9c:	4770      	bx	lr

0800bb9e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800bb9e:	b480      	push	{r7}
 800bba0:	b085      	sub	sp, #20
 800bba2:	af00      	add	r7, sp, #0
 800bba4:	6078      	str	r0, [r7, #4]
 800bba6:	460b      	mov	r3, r1
 800bba8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800bbb4:	78fa      	ldrb	r2, [r7, #3]
 800bbb6:	429a      	cmp	r2, r3
 800bbb8:	d204      	bcs.n	800bbc4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	78fa      	ldrb	r2, [r7, #3]
 800bbbe:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800bbc2:	e001      	b.n	800bbc8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800bbc4:	2302      	movs	r3, #2
 800bbc6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bbc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	3714      	adds	r7, #20
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr

0800bbd6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800bbd6:	b480      	push	{r7}
 800bbd8:	b087      	sub	sp, #28
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	6078      	str	r0, [r7, #4]
 800bbde:	4608      	mov	r0, r1
 800bbe0:	4611      	mov	r1, r2
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	70fb      	strb	r3, [r7, #3]
 800bbe8:	460b      	mov	r3, r1
 800bbea:	70bb      	strb	r3, [r7, #2]
 800bbec:	4613      	mov	r3, r2
 800bbee:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bbfe:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bc00:	e025      	b.n	800bc4e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800bc02:	7dfb      	ldrb	r3, [r7, #23]
 800bc04:	221a      	movs	r2, #26
 800bc06:	fb02 f303 	mul.w	r3, r2, r3
 800bc0a:	3308      	adds	r3, #8
 800bc0c:	68fa      	ldr	r2, [r7, #12]
 800bc0e:	4413      	add	r3, r2
 800bc10:	3302      	adds	r3, #2
 800bc12:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	795b      	ldrb	r3, [r3, #5]
 800bc18:	78fa      	ldrb	r2, [r7, #3]
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	d002      	beq.n	800bc24 <USBH_FindInterface+0x4e>
 800bc1e:	78fb      	ldrb	r3, [r7, #3]
 800bc20:	2bff      	cmp	r3, #255	@ 0xff
 800bc22:	d111      	bne.n	800bc48 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800bc28:	78ba      	ldrb	r2, [r7, #2]
 800bc2a:	429a      	cmp	r2, r3
 800bc2c:	d002      	beq.n	800bc34 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bc2e:	78bb      	ldrb	r3, [r7, #2]
 800bc30:	2bff      	cmp	r3, #255	@ 0xff
 800bc32:	d109      	bne.n	800bc48 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bc34:	693b      	ldr	r3, [r7, #16]
 800bc36:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800bc38:	787a      	ldrb	r2, [r7, #1]
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	d002      	beq.n	800bc44 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bc3e:	787b      	ldrb	r3, [r7, #1]
 800bc40:	2bff      	cmp	r3, #255	@ 0xff
 800bc42:	d101      	bne.n	800bc48 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800bc44:	7dfb      	ldrb	r3, [r7, #23]
 800bc46:	e006      	b.n	800bc56 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800bc48:	7dfb      	ldrb	r3, [r7, #23]
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bc4e:	7dfb      	ldrb	r3, [r7, #23]
 800bc50:	2b01      	cmp	r3, #1
 800bc52:	d9d6      	bls.n	800bc02 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800bc54:	23ff      	movs	r3, #255	@ 0xff
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	371c      	adds	r7, #28
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc60:	4770      	bx	lr

0800bc62 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800bc62:	b580      	push	{r7, lr}
 800bc64:	b082      	sub	sp, #8
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800bc6a:	6878      	ldr	r0, [r7, #4]
 800bc6c:	f001 fcfc 	bl	800d668 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800bc70:	2101      	movs	r1, #1
 800bc72:	6878      	ldr	r0, [r7, #4]
 800bc74:	f001 fe03 	bl	800d87e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800bc78:	2300      	movs	r3, #0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3708      	adds	r7, #8
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}
	...

0800bc84 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b088      	sub	sp, #32
 800bc88:	af04      	add	r7, sp, #16
 800bc8a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800bc8c:	2302      	movs	r3, #2
 800bc8e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800bc90:	2300      	movs	r3, #0
 800bc92:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800bc9a:	b2db      	uxtb	r3, r3
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d102      	bne.n	800bca6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2203      	movs	r2, #3
 800bca4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	781b      	ldrb	r3, [r3, #0]
 800bcaa:	b2db      	uxtb	r3, r3
 800bcac:	2b0b      	cmp	r3, #11
 800bcae:	f200 81bc 	bhi.w	800c02a <USBH_Process+0x3a6>
 800bcb2:	a201      	add	r2, pc, #4	@ (adr r2, 800bcb8 <USBH_Process+0x34>)
 800bcb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcb8:	0800bce9 	.word	0x0800bce9
 800bcbc:	0800bd1b 	.word	0x0800bd1b
 800bcc0:	0800bd85 	.word	0x0800bd85
 800bcc4:	0800bfc5 	.word	0x0800bfc5
 800bcc8:	0800c02b 	.word	0x0800c02b
 800bccc:	0800be25 	.word	0x0800be25
 800bcd0:	0800bf6b 	.word	0x0800bf6b
 800bcd4:	0800be5b 	.word	0x0800be5b
 800bcd8:	0800be7b 	.word	0x0800be7b
 800bcdc:	0800be99 	.word	0x0800be99
 800bce0:	0800bedd 	.word	0x0800bedd
 800bce4:	0800bfad 	.word	0x0800bfad
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	f000 819c 	beq.w	800c02e <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2201      	movs	r2, #1
 800bcfa:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800bcfc:	20c8      	movs	r0, #200	@ 0xc8
 800bcfe:	f001 fe08 	bl	800d912 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f001 fd0d 	bl	800d722 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2200      	movs	r2, #0
 800bd14:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800bd18:	e189      	b.n	800c02e <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800bd20:	b2db      	uxtb	r3, r3
 800bd22:	2b01      	cmp	r3, #1
 800bd24:	d107      	bne.n	800bd36 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	2202      	movs	r2, #2
 800bd32:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bd34:	e18a      	b.n	800c04c <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800bd3c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bd40:	d914      	bls.n	800bd6c <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800bd48:	3301      	adds	r3, #1
 800bd4a:	b2da      	uxtb	r2, r3
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800bd58:	2b03      	cmp	r3, #3
 800bd5a:	d903      	bls.n	800bd64 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	220d      	movs	r2, #13
 800bd60:	701a      	strb	r2, [r3, #0]
      break;
 800bd62:	e173      	b.n	800c04c <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2200      	movs	r2, #0
 800bd68:	701a      	strb	r2, [r3, #0]
      break;
 800bd6a:	e16f      	b.n	800c04c <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800bd72:	f103 020a 	add.w	r2, r3, #10
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800bd7c:	200a      	movs	r0, #10
 800bd7e:	f001 fdc8 	bl	800d912 <USBH_Delay>
      break;
 800bd82:	e163      	b.n	800c04c <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d005      	beq.n	800bd9a <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bd94:	2104      	movs	r1, #4
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800bd9a:	2064      	movs	r0, #100	@ 0x64
 800bd9c:	f001 fdb9 	bl	800d912 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800bda0:	6878      	ldr	r0, [r7, #4]
 800bda2:	f001 fc97 	bl	800d6d4 <USBH_LL_GetSpeed>
 800bda6:	4603      	mov	r3, r0
 800bda8:	461a      	mov	r2, r3
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2205      	movs	r2, #5
 800bdb4:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800bdb6:	2100      	movs	r1, #0
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f001 faa2 	bl	800d302 <USBH_AllocPipe>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	461a      	mov	r2, r3
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800bdc6:	2180      	movs	r1, #128	@ 0x80
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f001 fa9a 	bl	800d302 <USBH_AllocPipe>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	461a      	mov	r2, r3
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	7919      	ldrb	r1, [r3, #4]
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800bdea:	9202      	str	r2, [sp, #8]
 800bdec:	2200      	movs	r2, #0
 800bdee:	9201      	str	r2, [sp, #4]
 800bdf0:	9300      	str	r3, [sp, #0]
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	2280      	movs	r2, #128	@ 0x80
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f001 fa54 	bl	800d2a4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	7959      	ldrb	r1, [r3, #5]
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800be0c:	687a      	ldr	r2, [r7, #4]
 800be0e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800be10:	9202      	str	r2, [sp, #8]
 800be12:	2200      	movs	r2, #0
 800be14:	9201      	str	r2, [sp, #4]
 800be16:	9300      	str	r3, [sp, #0]
 800be18:	4603      	mov	r3, r0
 800be1a:	2200      	movs	r2, #0
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f001 fa41 	bl	800d2a4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800be22:	e113      	b.n	800c04c <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f000 f917 	bl	800c058 <USBH_HandleEnum>
 800be2a:	4603      	mov	r3, r0
 800be2c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800be2e:	7bbb      	ldrb	r3, [r7, #14]
 800be30:	b2db      	uxtb	r3, r3
 800be32:	2b00      	cmp	r3, #0
 800be34:	f040 80fd 	bne.w	800c032 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2200      	movs	r2, #0
 800be3c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800be46:	2b01      	cmp	r3, #1
 800be48:	d103      	bne.n	800be52 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2208      	movs	r2, #8
 800be4e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800be50:	e0ef      	b.n	800c032 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2207      	movs	r2, #7
 800be56:	701a      	strb	r2, [r3, #0]
      break;
 800be58:	e0eb      	b.n	800c032 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800be60:	2b00      	cmp	r3, #0
 800be62:	f000 80e8 	beq.w	800c036 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800be6c:	2101      	movs	r1, #1
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2208      	movs	r2, #8
 800be76:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800be78:	e0dd      	b.n	800c036 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800be80:	4619      	mov	r1, r3
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f000 fc3f 	bl	800c706 <USBH_SetCfg>
 800be88:	4603      	mov	r3, r0
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	f040 80d5 	bne.w	800c03a <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2209      	movs	r2, #9
 800be94:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800be96:	e0d0      	b.n	800c03a <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800be9e:	f003 0320 	and.w	r3, r3, #32
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d016      	beq.n	800bed4 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800bea6:	2101      	movs	r1, #1
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	f000 fc4f 	bl	800c74c <USBH_SetFeature>
 800beae:	4603      	mov	r3, r0
 800beb0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800beb2:	7bbb      	ldrb	r3, [r7, #14]
 800beb4:	b2db      	uxtb	r3, r3
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d103      	bne.n	800bec2 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	220a      	movs	r2, #10
 800bebe:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bec0:	e0bd      	b.n	800c03e <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800bec2:	7bbb      	ldrb	r3, [r7, #14]
 800bec4:	b2db      	uxtb	r3, r3
 800bec6:	2b03      	cmp	r3, #3
 800bec8:	f040 80b9 	bne.w	800c03e <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	220a      	movs	r2, #10
 800bed0:	701a      	strb	r2, [r3, #0]
      break;
 800bed2:	e0b4      	b.n	800c03e <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	220a      	movs	r2, #10
 800bed8:	701a      	strb	r2, [r3, #0]
      break;
 800beda:	e0b0      	b.n	800c03e <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	f000 80ad 	beq.w	800c042 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2200      	movs	r2, #0
 800beec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bef0:	2300      	movs	r3, #0
 800bef2:	73fb      	strb	r3, [r7, #15]
 800bef4:	e016      	b.n	800bf24 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800bef6:	7bfa      	ldrb	r2, [r7, #15]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	32de      	adds	r2, #222	@ 0xde
 800befc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf00:	791a      	ldrb	r2, [r3, #4]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800bf08:	429a      	cmp	r2, r3
 800bf0a:	d108      	bne.n	800bf1e <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800bf0c:	7bfa      	ldrb	r2, [r7, #15]
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	32de      	adds	r2, #222	@ 0xde
 800bf12:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800bf1c:	e005      	b.n	800bf2a <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bf1e:	7bfb      	ldrb	r3, [r7, #15]
 800bf20:	3301      	adds	r3, #1
 800bf22:	73fb      	strb	r3, [r7, #15]
 800bf24:	7bfb      	ldrb	r3, [r7, #15]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d0e5      	beq.n	800bef6 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d016      	beq.n	800bf62 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bf3a:	689b      	ldr	r3, [r3, #8]
 800bf3c:	6878      	ldr	r0, [r7, #4]
 800bf3e:	4798      	blx	r3
 800bf40:	4603      	mov	r3, r0
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d109      	bne.n	800bf5a <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	2206      	movs	r2, #6
 800bf4a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bf52:	2103      	movs	r1, #3
 800bf54:	6878      	ldr	r0, [r7, #4]
 800bf56:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bf58:	e073      	b.n	800c042 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	220d      	movs	r2, #13
 800bf5e:	701a      	strb	r2, [r3, #0]
      break;
 800bf60:	e06f      	b.n	800c042 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	220d      	movs	r2, #13
 800bf66:	701a      	strb	r2, [r3, #0]
      break;
 800bf68:	e06b      	b.n	800c042 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d017      	beq.n	800bfa4 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bf7a:	691b      	ldr	r3, [r3, #16]
 800bf7c:	6878      	ldr	r0, [r7, #4]
 800bf7e:	4798      	blx	r3
 800bf80:	4603      	mov	r3, r0
 800bf82:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800bf84:	7bbb      	ldrb	r3, [r7, #14]
 800bf86:	b2db      	uxtb	r3, r3
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d103      	bne.n	800bf94 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	220b      	movs	r2, #11
 800bf90:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bf92:	e058      	b.n	800c046 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800bf94:	7bbb      	ldrb	r3, [r7, #14]
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	2b02      	cmp	r3, #2
 800bf9a:	d154      	bne.n	800c046 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	220d      	movs	r2, #13
 800bfa0:	701a      	strb	r2, [r3, #0]
      break;
 800bfa2:	e050      	b.n	800c046 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	220d      	movs	r2, #13
 800bfa8:	701a      	strb	r2, [r3, #0]
      break;
 800bfaa:	e04c      	b.n	800c046 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d049      	beq.n	800c04a <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bfbc:	695b      	ldr	r3, [r3, #20]
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	4798      	blx	r3
      }
      break;
 800bfc2:	e042      	b.n	800c04a <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f7ff fd4b 	bl	800ba68 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d009      	beq.n	800bff0 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bfe2:	68db      	ldr	r3, [r3, #12]
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2200      	movs	r2, #0
 800bfec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d005      	beq.n	800c006 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c000:	2105      	movs	r1, #5
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800c00c:	b2db      	uxtb	r3, r3
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d107      	bne.n	800c022 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	2200      	movs	r2, #0
 800c016:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f7ff fe21 	bl	800bc62 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800c020:	e014      	b.n	800c04c <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f001 fb20 	bl	800d668 <USBH_LL_Start>
      break;
 800c028:	e010      	b.n	800c04c <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800c02a:	bf00      	nop
 800c02c:	e00e      	b.n	800c04c <USBH_Process+0x3c8>
      break;
 800c02e:	bf00      	nop
 800c030:	e00c      	b.n	800c04c <USBH_Process+0x3c8>
      break;
 800c032:	bf00      	nop
 800c034:	e00a      	b.n	800c04c <USBH_Process+0x3c8>
    break;
 800c036:	bf00      	nop
 800c038:	e008      	b.n	800c04c <USBH_Process+0x3c8>
      break;
 800c03a:	bf00      	nop
 800c03c:	e006      	b.n	800c04c <USBH_Process+0x3c8>
      break;
 800c03e:	bf00      	nop
 800c040:	e004      	b.n	800c04c <USBH_Process+0x3c8>
      break;
 800c042:	bf00      	nop
 800c044:	e002      	b.n	800c04c <USBH_Process+0x3c8>
      break;
 800c046:	bf00      	nop
 800c048:	e000      	b.n	800c04c <USBH_Process+0x3c8>
      break;
 800c04a:	bf00      	nop
  }
  return USBH_OK;
 800c04c:	2300      	movs	r3, #0
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3710      	adds	r7, #16
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
 800c056:	bf00      	nop

0800c058 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b088      	sub	sp, #32
 800c05c:	af04      	add	r7, sp, #16
 800c05e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800c060:	2301      	movs	r3, #1
 800c062:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800c064:	2301      	movs	r3, #1
 800c066:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	785b      	ldrb	r3, [r3, #1]
 800c06c:	2b07      	cmp	r3, #7
 800c06e:	f200 81bd 	bhi.w	800c3ec <USBH_HandleEnum+0x394>
 800c072:	a201      	add	r2, pc, #4	@ (adr r2, 800c078 <USBH_HandleEnum+0x20>)
 800c074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c078:	0800c099 	.word	0x0800c099
 800c07c:	0800c153 	.word	0x0800c153
 800c080:	0800c1bd 	.word	0x0800c1bd
 800c084:	0800c247 	.word	0x0800c247
 800c088:	0800c2b1 	.word	0x0800c2b1
 800c08c:	0800c321 	.word	0x0800c321
 800c090:	0800c367 	.word	0x0800c367
 800c094:	0800c3ad 	.word	0x0800c3ad
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800c098:	2108      	movs	r1, #8
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f000 fa50 	bl	800c540 <USBH_Get_DevDesc>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c0a4:	7bbb      	ldrb	r3, [r7, #14]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d12e      	bne.n	800c108 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2201      	movs	r2, #1
 800c0b8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	7919      	ldrb	r1, [r3, #4]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c0ca:	687a      	ldr	r2, [r7, #4]
 800c0cc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c0ce:	9202      	str	r2, [sp, #8]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	9201      	str	r2, [sp, #4]
 800c0d4:	9300      	str	r3, [sp, #0]
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	2280      	movs	r2, #128	@ 0x80
 800c0da:	6878      	ldr	r0, [r7, #4]
 800c0dc:	f001 f8e2 	bl	800d2a4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	7959      	ldrb	r1, [r3, #5]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c0f0:	687a      	ldr	r2, [r7, #4]
 800c0f2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c0f4:	9202      	str	r2, [sp, #8]
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	9201      	str	r2, [sp, #4]
 800c0fa:	9300      	str	r3, [sp, #0]
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	2200      	movs	r2, #0
 800c100:	6878      	ldr	r0, [r7, #4]
 800c102:	f001 f8cf 	bl	800d2a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c106:	e173      	b.n	800c3f0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c108:	7bbb      	ldrb	r3, [r7, #14]
 800c10a:	2b03      	cmp	r3, #3
 800c10c:	f040 8170 	bne.w	800c3f0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c116:	3301      	adds	r3, #1
 800c118:	b2da      	uxtb	r2, r3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c126:	2b03      	cmp	r3, #3
 800c128:	d903      	bls.n	800c132 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	220d      	movs	r2, #13
 800c12e:	701a      	strb	r2, [r3, #0]
      break;
 800c130:	e15e      	b.n	800c3f0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	795b      	ldrb	r3, [r3, #5]
 800c136:	4619      	mov	r1, r3
 800c138:	6878      	ldr	r0, [r7, #4]
 800c13a:	f001 f903 	bl	800d344 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	791b      	ldrb	r3, [r3, #4]
 800c142:	4619      	mov	r1, r3
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f001 f8fd 	bl	800d344 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2200      	movs	r2, #0
 800c14e:	701a      	strb	r2, [r3, #0]
      break;
 800c150:	e14e      	b.n	800c3f0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800c152:	2112      	movs	r1, #18
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f000 f9f3 	bl	800c540 <USBH_Get_DevDesc>
 800c15a:	4603      	mov	r3, r0
 800c15c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c15e:	7bbb      	ldrb	r3, [r7, #14]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d103      	bne.n	800c16c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2202      	movs	r2, #2
 800c168:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c16a:	e143      	b.n	800c3f4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c16c:	7bbb      	ldrb	r3, [r7, #14]
 800c16e:	2b03      	cmp	r3, #3
 800c170:	f040 8140 	bne.w	800c3f4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c17a:	3301      	adds	r3, #1
 800c17c:	b2da      	uxtb	r2, r3
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c18a:	2b03      	cmp	r3, #3
 800c18c:	d903      	bls.n	800c196 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	220d      	movs	r2, #13
 800c192:	701a      	strb	r2, [r3, #0]
      break;
 800c194:	e12e      	b.n	800c3f4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	795b      	ldrb	r3, [r3, #5]
 800c19a:	4619      	mov	r1, r3
 800c19c:	6878      	ldr	r0, [r7, #4]
 800c19e:	f001 f8d1 	bl	800d344 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	791b      	ldrb	r3, [r3, #4]
 800c1a6:	4619      	mov	r1, r3
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f001 f8cb 	bl	800d344 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	701a      	strb	r2, [r3, #0]
      break;
 800c1ba:	e11b      	b.n	800c3f4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800c1bc:	2101      	movs	r1, #1
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f000 fa7d 	bl	800c6be <USBH_SetAddress>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c1c8:	7bbb      	ldrb	r3, [r7, #14]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d130      	bne.n	800c230 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800c1ce:	2002      	movs	r0, #2
 800c1d0:	f001 fb9f 	bl	800d912 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2203      	movs	r2, #3
 800c1e0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	7919      	ldrb	r1, [r3, #4]
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c1f2:	687a      	ldr	r2, [r7, #4]
 800c1f4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c1f6:	9202      	str	r2, [sp, #8]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	9201      	str	r2, [sp, #4]
 800c1fc:	9300      	str	r3, [sp, #0]
 800c1fe:	4603      	mov	r3, r0
 800c200:	2280      	movs	r2, #128	@ 0x80
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f001 f84e 	bl	800d2a4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	7959      	ldrb	r1, [r3, #5]
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c218:	687a      	ldr	r2, [r7, #4]
 800c21a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c21c:	9202      	str	r2, [sp, #8]
 800c21e:	2200      	movs	r2, #0
 800c220:	9201      	str	r2, [sp, #4]
 800c222:	9300      	str	r3, [sp, #0]
 800c224:	4603      	mov	r3, r0
 800c226:	2200      	movs	r2, #0
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f001 f83b 	bl	800d2a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c22e:	e0e3      	b.n	800c3f8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c230:	7bbb      	ldrb	r3, [r7, #14]
 800c232:	2b03      	cmp	r3, #3
 800c234:	f040 80e0 	bne.w	800c3f8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	220d      	movs	r2, #13
 800c23c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2200      	movs	r2, #0
 800c242:	705a      	strb	r2, [r3, #1]
      break;
 800c244:	e0d8      	b.n	800c3f8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800c246:	2109      	movs	r1, #9
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f000 f9a5 	bl	800c598 <USBH_Get_CfgDesc>
 800c24e:	4603      	mov	r3, r0
 800c250:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c252:	7bbb      	ldrb	r3, [r7, #14]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d103      	bne.n	800c260 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	2204      	movs	r2, #4
 800c25c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c25e:	e0cd      	b.n	800c3fc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c260:	7bbb      	ldrb	r3, [r7, #14]
 800c262:	2b03      	cmp	r3, #3
 800c264:	f040 80ca 	bne.w	800c3fc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c26e:	3301      	adds	r3, #1
 800c270:	b2da      	uxtb	r2, r3
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c27e:	2b03      	cmp	r3, #3
 800c280:	d903      	bls.n	800c28a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	220d      	movs	r2, #13
 800c286:	701a      	strb	r2, [r3, #0]
      break;
 800c288:	e0b8      	b.n	800c3fc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	795b      	ldrb	r3, [r3, #5]
 800c28e:	4619      	mov	r1, r3
 800c290:	6878      	ldr	r0, [r7, #4]
 800c292:	f001 f857 	bl	800d344 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	791b      	ldrb	r3, [r3, #4]
 800c29a:	4619      	mov	r1, r3
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f001 f851 	bl	800d344 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	701a      	strb	r2, [r3, #0]
      break;
 800c2ae:	e0a5      	b.n	800c3fc <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800c2b6:	4619      	mov	r1, r3
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f000 f96d 	bl	800c598 <USBH_Get_CfgDesc>
 800c2be:	4603      	mov	r3, r0
 800c2c0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c2c2:	7bbb      	ldrb	r3, [r7, #14]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d103      	bne.n	800c2d0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2205      	movs	r2, #5
 800c2cc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c2ce:	e097      	b.n	800c400 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c2d0:	7bbb      	ldrb	r3, [r7, #14]
 800c2d2:	2b03      	cmp	r3, #3
 800c2d4:	f040 8094 	bne.w	800c400 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c2de:	3301      	adds	r3, #1
 800c2e0:	b2da      	uxtb	r2, r3
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800c2ee:	2b03      	cmp	r3, #3
 800c2f0:	d903      	bls.n	800c2fa <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	220d      	movs	r2, #13
 800c2f6:	701a      	strb	r2, [r3, #0]
      break;
 800c2f8:	e082      	b.n	800c400 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	795b      	ldrb	r3, [r3, #5]
 800c2fe:	4619      	mov	r1, r3
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f001 f81f 	bl	800d344 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	791b      	ldrb	r3, [r3, #4]
 800c30a:	4619      	mov	r1, r3
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f001 f819 	bl	800d344 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2200      	movs	r2, #0
 800c316:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2200      	movs	r2, #0
 800c31c:	701a      	strb	r2, [r3, #0]
      break;
 800c31e:	e06f      	b.n	800c400 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800c326:	2b00      	cmp	r3, #0
 800c328:	d019      	beq.n	800c35e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c336:	23ff      	movs	r3, #255	@ 0xff
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f000 f957 	bl	800c5ec <USBH_Get_StringDesc>
 800c33e:	4603      	mov	r3, r0
 800c340:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c342:	7bbb      	ldrb	r3, [r7, #14]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d103      	bne.n	800c350 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2206      	movs	r2, #6
 800c34c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800c34e:	e059      	b.n	800c404 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c350:	7bbb      	ldrb	r3, [r7, #14]
 800c352:	2b03      	cmp	r3, #3
 800c354:	d156      	bne.n	800c404 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2206      	movs	r2, #6
 800c35a:	705a      	strb	r2, [r3, #1]
      break;
 800c35c:	e052      	b.n	800c404 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2206      	movs	r2, #6
 800c362:	705a      	strb	r2, [r3, #1]
      break;
 800c364:	e04e      	b.n	800c404 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d019      	beq.n	800c3a4 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c37c:	23ff      	movs	r3, #255	@ 0xff
 800c37e:	6878      	ldr	r0, [r7, #4]
 800c380:	f000 f934 	bl	800c5ec <USBH_Get_StringDesc>
 800c384:	4603      	mov	r3, r0
 800c386:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c388:	7bbb      	ldrb	r3, [r7, #14]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d103      	bne.n	800c396 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2207      	movs	r2, #7
 800c392:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800c394:	e038      	b.n	800c408 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c396:	7bbb      	ldrb	r3, [r7, #14]
 800c398:	2b03      	cmp	r3, #3
 800c39a:	d135      	bne.n	800c408 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2207      	movs	r2, #7
 800c3a0:	705a      	strb	r2, [r3, #1]
      break;
 800c3a2:	e031      	b.n	800c408 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2207      	movs	r2, #7
 800c3a8:	705a      	strb	r2, [r3, #1]
      break;
 800c3aa:	e02d      	b.n	800c408 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d017      	beq.n	800c3e6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c3c2:	23ff      	movs	r3, #255	@ 0xff
 800c3c4:	6878      	ldr	r0, [r7, #4]
 800c3c6:	f000 f911 	bl	800c5ec <USBH_Get_StringDesc>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c3ce:	7bbb      	ldrb	r3, [r7, #14]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d102      	bne.n	800c3da <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800c3d8:	e018      	b.n	800c40c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c3da:	7bbb      	ldrb	r3, [r7, #14]
 800c3dc:	2b03      	cmp	r3, #3
 800c3de:	d115      	bne.n	800c40c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	73fb      	strb	r3, [r7, #15]
      break;
 800c3e4:	e012      	b.n	800c40c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	73fb      	strb	r3, [r7, #15]
      break;
 800c3ea:	e00f      	b.n	800c40c <USBH_HandleEnum+0x3b4>

    default:
      break;
 800c3ec:	bf00      	nop
 800c3ee:	e00e      	b.n	800c40e <USBH_HandleEnum+0x3b6>
      break;
 800c3f0:	bf00      	nop
 800c3f2:	e00c      	b.n	800c40e <USBH_HandleEnum+0x3b6>
      break;
 800c3f4:	bf00      	nop
 800c3f6:	e00a      	b.n	800c40e <USBH_HandleEnum+0x3b6>
      break;
 800c3f8:	bf00      	nop
 800c3fa:	e008      	b.n	800c40e <USBH_HandleEnum+0x3b6>
      break;
 800c3fc:	bf00      	nop
 800c3fe:	e006      	b.n	800c40e <USBH_HandleEnum+0x3b6>
      break;
 800c400:	bf00      	nop
 800c402:	e004      	b.n	800c40e <USBH_HandleEnum+0x3b6>
      break;
 800c404:	bf00      	nop
 800c406:	e002      	b.n	800c40e <USBH_HandleEnum+0x3b6>
      break;
 800c408:	bf00      	nop
 800c40a:	e000      	b.n	800c40e <USBH_HandleEnum+0x3b6>
      break;
 800c40c:	bf00      	nop
  }
  return Status;
 800c40e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c410:	4618      	mov	r0, r3
 800c412:	3710      	adds	r7, #16
 800c414:	46bd      	mov	sp, r7
 800c416:	bd80      	pop	{r7, pc}

0800c418 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800c418:	b480      	push	{r7}
 800c41a:	b083      	sub	sp, #12
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
 800c420:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	683a      	ldr	r2, [r7, #0]
 800c426:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800c42a:	bf00      	nop
 800c42c:	370c      	adds	r7, #12
 800c42e:	46bd      	mov	sp, r7
 800c430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c434:	4770      	bx	lr

0800c436 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800c436:	b580      	push	{r7, lr}
 800c438:	b082      	sub	sp, #8
 800c43a:	af00      	add	r7, sp, #0
 800c43c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c444:	1c5a      	adds	r2, r3, #1
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	f000 f804 	bl	800c45a <USBH_HandleSof>
}
 800c452:	bf00      	nop
 800c454:	3708      	adds	r7, #8
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}

0800c45a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c45a:	b580      	push	{r7, lr}
 800c45c:	b082      	sub	sp, #8
 800c45e:	af00      	add	r7, sp, #0
 800c460:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	781b      	ldrb	r3, [r3, #0]
 800c466:	b2db      	uxtb	r3, r3
 800c468:	2b0b      	cmp	r3, #11
 800c46a:	d10a      	bne.n	800c482 <USBH_HandleSof+0x28>
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c472:	2b00      	cmp	r3, #0
 800c474:	d005      	beq.n	800c482 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c47c:	699b      	ldr	r3, [r3, #24]
 800c47e:	6878      	ldr	r0, [r7, #4]
 800c480:	4798      	blx	r3
  }
}
 800c482:	bf00      	nop
 800c484:	3708      	adds	r7, #8
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}

0800c48a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800c48a:	b480      	push	{r7}
 800c48c:	b083      	sub	sp, #12
 800c48e:	af00      	add	r7, sp, #0
 800c490:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2201      	movs	r2, #1
 800c496:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800c49a:	bf00      	nop
}
 800c49c:	370c      	adds	r7, #12
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a4:	4770      	bx	lr

0800c4a6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800c4a6:	b480      	push	{r7}
 800c4a8:	b083      	sub	sp, #12
 800c4aa:	af00      	add	r7, sp, #0
 800c4ac:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2201      	movs	r2, #1
 800c4ba:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800c4be:	bf00      	nop
}
 800c4c0:	370c      	adds	r7, #12
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c8:	4770      	bx	lr

0800c4ca <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800c4ca:	b480      	push	{r7}
 800c4cc:	b083      	sub	sp, #12
 800c4ce:	af00      	add	r7, sp, #0
 800c4d0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2201      	movs	r2, #1
 800c4d6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	2200      	movs	r2, #0
 800c4de:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800c4ea:	2300      	movs	r3, #0
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	370c      	adds	r7, #12
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr

0800c4f8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b082      	sub	sp, #8
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2201      	movs	r2, #1
 800c504:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2200      	movs	r2, #0
 800c50c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2200      	movs	r2, #0
 800c514:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800c518:	6878      	ldr	r0, [r7, #4]
 800c51a:	f001 f8c0 	bl	800d69e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	791b      	ldrb	r3, [r3, #4]
 800c522:	4619      	mov	r1, r3
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f000 ff0d 	bl	800d344 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	795b      	ldrb	r3, [r3, #5]
 800c52e:	4619      	mov	r1, r3
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f000 ff07 	bl	800d344 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800c536:	2300      	movs	r3, #0
}
 800c538:	4618      	mov	r0, r3
 800c53a:	3708      	adds	r7, #8
 800c53c:	46bd      	mov	sp, r7
 800c53e:	bd80      	pop	{r7, pc}

0800c540 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b086      	sub	sp, #24
 800c544:	af02      	add	r7, sp, #8
 800c546:	6078      	str	r0, [r7, #4]
 800c548:	460b      	mov	r3, r1
 800c54a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800c54c:	887b      	ldrh	r3, [r7, #2]
 800c54e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c552:	d901      	bls.n	800c558 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c554:	2303      	movs	r3, #3
 800c556:	e01b      	b.n	800c590 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c55e:	887b      	ldrh	r3, [r7, #2]
 800c560:	9300      	str	r3, [sp, #0]
 800c562:	4613      	mov	r3, r2
 800c564:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c568:	2100      	movs	r1, #0
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f000 f872 	bl	800c654 <USBH_GetDescriptor>
 800c570:	4603      	mov	r3, r0
 800c572:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800c574:	7bfb      	ldrb	r3, [r7, #15]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d109      	bne.n	800c58e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c580:	887a      	ldrh	r2, [r7, #2]
 800c582:	4619      	mov	r1, r3
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f000 f929 	bl	800c7dc <USBH_ParseDevDesc>
 800c58a:	4603      	mov	r3, r0
 800c58c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c590:	4618      	mov	r0, r3
 800c592:	3710      	adds	r7, #16
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b086      	sub	sp, #24
 800c59c:	af02      	add	r7, sp, #8
 800c59e:	6078      	str	r0, [r7, #4]
 800c5a0:	460b      	mov	r3, r1
 800c5a2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	331c      	adds	r3, #28
 800c5a8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800c5aa:	887b      	ldrh	r3, [r7, #2]
 800c5ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5b0:	d901      	bls.n	800c5b6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c5b2:	2303      	movs	r3, #3
 800c5b4:	e016      	b.n	800c5e4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c5b6:	887b      	ldrh	r3, [r7, #2]
 800c5b8:	9300      	str	r3, [sp, #0]
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f000 f846 	bl	800c654 <USBH_GetDescriptor>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c5cc:	7bfb      	ldrb	r3, [r7, #15]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d107      	bne.n	800c5e2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c5d2:	887b      	ldrh	r3, [r7, #2]
 800c5d4:	461a      	mov	r2, r3
 800c5d6:	68b9      	ldr	r1, [r7, #8]
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	f000 f9af 	bl	800c93c <USBH_ParseCfgDesc>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c5e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	3710      	adds	r7, #16
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	bd80      	pop	{r7, pc}

0800c5ec <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b088      	sub	sp, #32
 800c5f0:	af02      	add	r7, sp, #8
 800c5f2:	60f8      	str	r0, [r7, #12]
 800c5f4:	607a      	str	r2, [r7, #4]
 800c5f6:	461a      	mov	r2, r3
 800c5f8:	460b      	mov	r3, r1
 800c5fa:	72fb      	strb	r3, [r7, #11]
 800c5fc:	4613      	mov	r3, r2
 800c5fe:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800c600:	893b      	ldrh	r3, [r7, #8]
 800c602:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c606:	d802      	bhi.n	800c60e <USBH_Get_StringDesc+0x22>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d101      	bne.n	800c612 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c60e:	2303      	movs	r3, #3
 800c610:	e01c      	b.n	800c64c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800c612:	7afb      	ldrb	r3, [r7, #11]
 800c614:	b29b      	uxth	r3, r3
 800c616:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800c61a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c622:	893b      	ldrh	r3, [r7, #8]
 800c624:	9300      	str	r3, [sp, #0]
 800c626:	460b      	mov	r3, r1
 800c628:	2100      	movs	r1, #0
 800c62a:	68f8      	ldr	r0, [r7, #12]
 800c62c:	f000 f812 	bl	800c654 <USBH_GetDescriptor>
 800c630:	4603      	mov	r3, r0
 800c632:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800c634:	7dfb      	ldrb	r3, [r7, #23]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d107      	bne.n	800c64a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c640:	893a      	ldrh	r2, [r7, #8]
 800c642:	6879      	ldr	r1, [r7, #4]
 800c644:	4618      	mov	r0, r3
 800c646:	f000 fb8c 	bl	800cd62 <USBH_ParseStringDesc>
  }

  return status;
 800c64a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3718      	adds	r7, #24
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}

0800c654 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	60f8      	str	r0, [r7, #12]
 800c65c:	607b      	str	r3, [r7, #4]
 800c65e:	460b      	mov	r3, r1
 800c660:	72fb      	strb	r3, [r7, #11]
 800c662:	4613      	mov	r3, r2
 800c664:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	789b      	ldrb	r3, [r3, #2]
 800c66a:	2b01      	cmp	r3, #1
 800c66c:	d11c      	bne.n	800c6a8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c66e:	7afb      	ldrb	r3, [r7, #11]
 800c670:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c674:	b2da      	uxtb	r2, r3
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	2206      	movs	r2, #6
 800c67e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	893a      	ldrh	r2, [r7, #8]
 800c684:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c686:	893b      	ldrh	r3, [r7, #8]
 800c688:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800c68c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c690:	d104      	bne.n	800c69c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	f240 4209 	movw	r2, #1033	@ 0x409
 800c698:	829a      	strh	r2, [r3, #20]
 800c69a:	e002      	b.n	800c6a2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	8b3a      	ldrh	r2, [r7, #24]
 800c6a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c6a8:	8b3b      	ldrh	r3, [r7, #24]
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	6879      	ldr	r1, [r7, #4]
 800c6ae:	68f8      	ldr	r0, [r7, #12]
 800c6b0:	f000 fba4 	bl	800cdfc <USBH_CtlReq>
 800c6b4:	4603      	mov	r3, r0
}
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	3710      	adds	r7, #16
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	bd80      	pop	{r7, pc}

0800c6be <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c6be:	b580      	push	{r7, lr}
 800c6c0:	b082      	sub	sp, #8
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	6078      	str	r0, [r7, #4]
 800c6c6:	460b      	mov	r3, r1
 800c6c8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	789b      	ldrb	r3, [r3, #2]
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d10f      	bne.n	800c6f2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2205      	movs	r2, #5
 800c6dc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c6de:	78fb      	ldrb	r3, [r7, #3]
 800c6e0:	b29a      	uxth	r2, r3
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	2100      	movs	r1, #0
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 fb80 	bl	800cdfc <USBH_CtlReq>
 800c6fc:	4603      	mov	r3, r0
}
 800c6fe:	4618      	mov	r0, r3
 800c700:	3708      	adds	r7, #8
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}

0800c706 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c706:	b580      	push	{r7, lr}
 800c708:	b082      	sub	sp, #8
 800c70a:	af00      	add	r7, sp, #0
 800c70c:	6078      	str	r0, [r7, #4]
 800c70e:	460b      	mov	r3, r1
 800c710:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	789b      	ldrb	r3, [r3, #2]
 800c716:	2b01      	cmp	r3, #1
 800c718:	d10e      	bne.n	800c738 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2200      	movs	r2, #0
 800c71e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	2209      	movs	r2, #9
 800c724:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	887a      	ldrh	r2, [r7, #2]
 800c72a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2200      	movs	r2, #0
 800c730:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2200      	movs	r2, #0
 800c736:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c738:	2200      	movs	r2, #0
 800c73a:	2100      	movs	r1, #0
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f000 fb5d 	bl	800cdfc <USBH_CtlReq>
 800c742:	4603      	mov	r3, r0
}
 800c744:	4618      	mov	r0, r3
 800c746:	3708      	adds	r7, #8
 800c748:	46bd      	mov	sp, r7
 800c74a:	bd80      	pop	{r7, pc}

0800c74c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b082      	sub	sp, #8
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
 800c754:	460b      	mov	r3, r1
 800c756:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	789b      	ldrb	r3, [r3, #2]
 800c75c:	2b01      	cmp	r3, #1
 800c75e:	d10f      	bne.n	800c780 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2200      	movs	r2, #0
 800c764:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2203      	movs	r2, #3
 800c76a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c76c:	78fb      	ldrb	r3, [r7, #3]
 800c76e:	b29a      	uxth	r2, r3
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2200      	movs	r2, #0
 800c778:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2200      	movs	r2, #0
 800c77e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c780:	2200      	movs	r2, #0
 800c782:	2100      	movs	r1, #0
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f000 fb39 	bl	800cdfc <USBH_CtlReq>
 800c78a:	4603      	mov	r3, r0
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	3708      	adds	r7, #8
 800c790:	46bd      	mov	sp, r7
 800c792:	bd80      	pop	{r7, pc}

0800c794 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b082      	sub	sp, #8
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	460b      	mov	r3, r1
 800c79e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	789b      	ldrb	r3, [r3, #2]
 800c7a4:	2b01      	cmp	r3, #1
 800c7a6:	d10f      	bne.n	800c7c8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2202      	movs	r2, #2
 800c7ac:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2201      	movs	r2, #1
 800c7b2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c7ba:	78fb      	ldrb	r3, [r7, #3]
 800c7bc:	b29a      	uxth	r2, r3
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	2100      	movs	r1, #0
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 fb15 	bl	800cdfc <USBH_CtlReq>
 800c7d2:	4603      	mov	r3, r0
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	3708      	adds	r7, #8
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}

0800c7dc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b087      	sub	sp, #28
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	4613      	mov	r3, r2
 800c7e8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800c7f0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d101      	bne.n	800c800 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800c7fc:	2302      	movs	r3, #2
 800c7fe:	e094      	b.n	800c92a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800c800:	68bb      	ldr	r3, [r7, #8]
 800c802:	781a      	ldrb	r2, [r3, #0]
 800c804:	693b      	ldr	r3, [r7, #16]
 800c806:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	785a      	ldrb	r2, [r3, #1]
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	3302      	adds	r3, #2
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	461a      	mov	r2, r3
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	3303      	adds	r3, #3
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	021b      	lsls	r3, r3, #8
 800c820:	b29b      	uxth	r3, r3
 800c822:	4313      	orrs	r3, r2
 800c824:	b29a      	uxth	r2, r3
 800c826:	693b      	ldr	r3, [r7, #16]
 800c828:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	791a      	ldrb	r2, [r3, #4]
 800c82e:	693b      	ldr	r3, [r7, #16]
 800c830:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800c832:	68bb      	ldr	r3, [r7, #8]
 800c834:	795a      	ldrb	r2, [r3, #5]
 800c836:	693b      	ldr	r3, [r7, #16]
 800c838:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	799a      	ldrb	r2, [r3, #6]
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	79da      	ldrb	r2, [r3, #7]
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c850:	2b00      	cmp	r3, #0
 800c852:	d004      	beq.n	800c85e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c85a:	2b01      	cmp	r3, #1
 800c85c:	d11b      	bne.n	800c896 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800c85e:	693b      	ldr	r3, [r7, #16]
 800c860:	79db      	ldrb	r3, [r3, #7]
 800c862:	2b20      	cmp	r3, #32
 800c864:	dc0f      	bgt.n	800c886 <USBH_ParseDevDesc+0xaa>
 800c866:	2b08      	cmp	r3, #8
 800c868:	db0f      	blt.n	800c88a <USBH_ParseDevDesc+0xae>
 800c86a:	3b08      	subs	r3, #8
 800c86c:	4a32      	ldr	r2, [pc, #200]	@ (800c938 <USBH_ParseDevDesc+0x15c>)
 800c86e:	fa22 f303 	lsr.w	r3, r2, r3
 800c872:	f003 0301 	and.w	r3, r3, #1
 800c876:	2b00      	cmp	r3, #0
 800c878:	bf14      	ite	ne
 800c87a:	2301      	movne	r3, #1
 800c87c:	2300      	moveq	r3, #0
 800c87e:	b2db      	uxtb	r3, r3
 800c880:	2b00      	cmp	r3, #0
 800c882:	d106      	bne.n	800c892 <USBH_ParseDevDesc+0xb6>
 800c884:	e001      	b.n	800c88a <USBH_ParseDevDesc+0xae>
 800c886:	2b40      	cmp	r3, #64	@ 0x40
 800c888:	d003      	beq.n	800c892 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800c88a:	693b      	ldr	r3, [r7, #16]
 800c88c:	2208      	movs	r2, #8
 800c88e:	71da      	strb	r2, [r3, #7]
        break;
 800c890:	e000      	b.n	800c894 <USBH_ParseDevDesc+0xb8>
        break;
 800c892:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800c894:	e00e      	b.n	800c8b4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c89c:	2b02      	cmp	r3, #2
 800c89e:	d107      	bne.n	800c8b0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	79db      	ldrb	r3, [r3, #7]
 800c8a4:	2b08      	cmp	r3, #8
 800c8a6:	d005      	beq.n	800c8b4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	2208      	movs	r2, #8
 800c8ac:	71da      	strb	r2, [r3, #7]
 800c8ae:	e001      	b.n	800c8b4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c8b0:	2303      	movs	r3, #3
 800c8b2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800c8b4:	88fb      	ldrh	r3, [r7, #6]
 800c8b6:	2b08      	cmp	r3, #8
 800c8b8:	d936      	bls.n	800c928 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	3308      	adds	r3, #8
 800c8be:	781b      	ldrb	r3, [r3, #0]
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	3309      	adds	r3, #9
 800c8c6:	781b      	ldrb	r3, [r3, #0]
 800c8c8:	021b      	lsls	r3, r3, #8
 800c8ca:	b29b      	uxth	r3, r3
 800c8cc:	4313      	orrs	r3, r2
 800c8ce:	b29a      	uxth	r2, r3
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	330a      	adds	r3, #10
 800c8d8:	781b      	ldrb	r3, [r3, #0]
 800c8da:	461a      	mov	r2, r3
 800c8dc:	68bb      	ldr	r3, [r7, #8]
 800c8de:	330b      	adds	r3, #11
 800c8e0:	781b      	ldrb	r3, [r3, #0]
 800c8e2:	021b      	lsls	r3, r3, #8
 800c8e4:	b29b      	uxth	r3, r3
 800c8e6:	4313      	orrs	r3, r2
 800c8e8:	b29a      	uxth	r2, r3
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	330c      	adds	r3, #12
 800c8f2:	781b      	ldrb	r3, [r3, #0]
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	68bb      	ldr	r3, [r7, #8]
 800c8f8:	330d      	adds	r3, #13
 800c8fa:	781b      	ldrb	r3, [r3, #0]
 800c8fc:	021b      	lsls	r3, r3, #8
 800c8fe:	b29b      	uxth	r3, r3
 800c900:	4313      	orrs	r3, r2
 800c902:	b29a      	uxth	r2, r3
 800c904:	693b      	ldr	r3, [r7, #16]
 800c906:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	7b9a      	ldrb	r2, [r3, #14]
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800c910:	68bb      	ldr	r3, [r7, #8]
 800c912:	7bda      	ldrb	r2, [r3, #15]
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	7c1a      	ldrb	r2, [r3, #16]
 800c91c:	693b      	ldr	r3, [r7, #16]
 800c91e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	7c5a      	ldrb	r2, [r3, #17]
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800c928:	7dfb      	ldrb	r3, [r7, #23]
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	371c      	adds	r7, #28
 800c92e:	46bd      	mov	sp, r7
 800c930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c934:	4770      	bx	lr
 800c936:	bf00      	nop
 800c938:	01000101 	.word	0x01000101

0800c93c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b08c      	sub	sp, #48	@ 0x30
 800c940:	af00      	add	r7, sp, #0
 800c942:	60f8      	str	r0, [r7, #12]
 800c944:	60b9      	str	r1, [r7, #8]
 800c946:	4613      	mov	r3, r2
 800c948:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800c950:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c952:	2300      	movs	r3, #0
 800c954:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c958:	2300      	movs	r3, #0
 800c95a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800c95e:	2300      	movs	r3, #0
 800c960:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800c964:	68bb      	ldr	r3, [r7, #8]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d101      	bne.n	800c96e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800c96a:	2302      	movs	r3, #2
 800c96c:	e0de      	b.n	800cb2c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800c972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c974:	781b      	ldrb	r3, [r3, #0]
 800c976:	2b09      	cmp	r3, #9
 800c978:	d002      	beq.n	800c980 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c97c:	2209      	movs	r2, #9
 800c97e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	781a      	ldrb	r2, [r3, #0]
 800c984:	6a3b      	ldr	r3, [r7, #32]
 800c986:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	785a      	ldrb	r2, [r3, #1]
 800c98c:	6a3b      	ldr	r3, [r7, #32]
 800c98e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	3302      	adds	r3, #2
 800c994:	781b      	ldrb	r3, [r3, #0]
 800c996:	461a      	mov	r2, r3
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	3303      	adds	r3, #3
 800c99c:	781b      	ldrb	r3, [r3, #0]
 800c99e:	021b      	lsls	r3, r3, #8
 800c9a0:	b29b      	uxth	r3, r3
 800c9a2:	4313      	orrs	r3, r2
 800c9a4:	b29b      	uxth	r3, r3
 800c9a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9aa:	bf28      	it	cs
 800c9ac:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800c9b0:	b29a      	uxth	r2, r3
 800c9b2:	6a3b      	ldr	r3, [r7, #32]
 800c9b4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800c9b6:	68bb      	ldr	r3, [r7, #8]
 800c9b8:	791a      	ldrb	r2, [r3, #4]
 800c9ba:	6a3b      	ldr	r3, [r7, #32]
 800c9bc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800c9be:	68bb      	ldr	r3, [r7, #8]
 800c9c0:	795a      	ldrb	r2, [r3, #5]
 800c9c2:	6a3b      	ldr	r3, [r7, #32]
 800c9c4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	799a      	ldrb	r2, [r3, #6]
 800c9ca:	6a3b      	ldr	r3, [r7, #32]
 800c9cc:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800c9ce:	68bb      	ldr	r3, [r7, #8]
 800c9d0:	79da      	ldrb	r2, [r3, #7]
 800c9d2:	6a3b      	ldr	r3, [r7, #32]
 800c9d4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	7a1a      	ldrb	r2, [r3, #8]
 800c9da:	6a3b      	ldr	r3, [r7, #32]
 800c9dc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c9de:	88fb      	ldrh	r3, [r7, #6]
 800c9e0:	2b09      	cmp	r3, #9
 800c9e2:	f240 80a1 	bls.w	800cb28 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800c9e6:	2309      	movs	r3, #9
 800c9e8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c9ee:	e085      	b.n	800cafc <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c9f0:	f107 0316 	add.w	r3, r7, #22
 800c9f4:	4619      	mov	r1, r3
 800c9f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c9f8:	f000 f9e6 	bl	800cdc8 <USBH_GetNextDesc>
 800c9fc:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c9fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca00:	785b      	ldrb	r3, [r3, #1]
 800ca02:	2b04      	cmp	r3, #4
 800ca04:	d17a      	bne.n	800cafc <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800ca06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	2b09      	cmp	r3, #9
 800ca0c:	d002      	beq.n	800ca14 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800ca0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca10:	2209      	movs	r2, #9
 800ca12:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800ca14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ca18:	221a      	movs	r2, #26
 800ca1a:	fb02 f303 	mul.w	r3, r2, r3
 800ca1e:	3308      	adds	r3, #8
 800ca20:	6a3a      	ldr	r2, [r7, #32]
 800ca22:	4413      	add	r3, r2
 800ca24:	3302      	adds	r3, #2
 800ca26:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ca28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ca2a:	69f8      	ldr	r0, [r7, #28]
 800ca2c:	f000 f882 	bl	800cb34 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ca30:	2300      	movs	r3, #0
 800ca32:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800ca36:	2300      	movs	r3, #0
 800ca38:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ca3a:	e043      	b.n	800cac4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ca3c:	f107 0316 	add.w	r3, r7, #22
 800ca40:	4619      	mov	r1, r3
 800ca42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca44:	f000 f9c0 	bl	800cdc8 <USBH_GetNextDesc>
 800ca48:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ca4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca4c:	785b      	ldrb	r3, [r3, #1]
 800ca4e:	2b05      	cmp	r3, #5
 800ca50:	d138      	bne.n	800cac4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ca52:	69fb      	ldr	r3, [r7, #28]
 800ca54:	795b      	ldrb	r3, [r3, #5]
 800ca56:	2b01      	cmp	r3, #1
 800ca58:	d113      	bne.n	800ca82 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ca5a:	69fb      	ldr	r3, [r7, #28]
 800ca5c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800ca5e:	2b02      	cmp	r3, #2
 800ca60:	d003      	beq.n	800ca6a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ca62:	69fb      	ldr	r3, [r7, #28]
 800ca64:	799b      	ldrb	r3, [r3, #6]
 800ca66:	2b03      	cmp	r3, #3
 800ca68:	d10b      	bne.n	800ca82 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ca6a:	69fb      	ldr	r3, [r7, #28]
 800ca6c:	79db      	ldrb	r3, [r3, #7]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d10b      	bne.n	800ca8a <USBH_ParseCfgDesc+0x14e>
 800ca72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	2b09      	cmp	r3, #9
 800ca78:	d007      	beq.n	800ca8a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800ca7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca7c:	2209      	movs	r2, #9
 800ca7e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ca80:	e003      	b.n	800ca8a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800ca82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca84:	2207      	movs	r2, #7
 800ca86:	701a      	strb	r2, [r3, #0]
 800ca88:	e000      	b.n	800ca8c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ca8a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ca8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ca90:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ca94:	3201      	adds	r2, #1
 800ca96:	00d2      	lsls	r2, r2, #3
 800ca98:	211a      	movs	r1, #26
 800ca9a:	fb01 f303 	mul.w	r3, r1, r3
 800ca9e:	4413      	add	r3, r2
 800caa0:	3308      	adds	r3, #8
 800caa2:	6a3a      	ldr	r2, [r7, #32]
 800caa4:	4413      	add	r3, r2
 800caa6:	3304      	adds	r3, #4
 800caa8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800caaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800caac:	69b9      	ldr	r1, [r7, #24]
 800caae:	68f8      	ldr	r0, [r7, #12]
 800cab0:	f000 f86f 	bl	800cb92 <USBH_ParseEPDesc>
 800cab4:	4603      	mov	r3, r0
 800cab6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800caba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cabe:	3301      	adds	r3, #1
 800cac0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cac4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cac8:	2b01      	cmp	r3, #1
 800caca:	d80a      	bhi.n	800cae2 <USBH_ParseCfgDesc+0x1a6>
 800cacc:	69fb      	ldr	r3, [r7, #28]
 800cace:	791b      	ldrb	r3, [r3, #4]
 800cad0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cad4:	429a      	cmp	r2, r3
 800cad6:	d204      	bcs.n	800cae2 <USBH_ParseCfgDesc+0x1a6>
 800cad8:	6a3b      	ldr	r3, [r7, #32]
 800cada:	885a      	ldrh	r2, [r3, #2]
 800cadc:	8afb      	ldrh	r3, [r7, #22]
 800cade:	429a      	cmp	r2, r3
 800cae0:	d8ac      	bhi.n	800ca3c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800cae2:	69fb      	ldr	r3, [r7, #28]
 800cae4:	791b      	ldrb	r3, [r3, #4]
 800cae6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800caea:	429a      	cmp	r2, r3
 800caec:	d201      	bcs.n	800caf2 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800caee:	2303      	movs	r3, #3
 800caf0:	e01c      	b.n	800cb2c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800caf2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800caf6:	3301      	adds	r3, #1
 800caf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800cafc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	d805      	bhi.n	800cb10 <USBH_ParseCfgDesc+0x1d4>
 800cb04:	6a3b      	ldr	r3, [r7, #32]
 800cb06:	885a      	ldrh	r2, [r3, #2]
 800cb08:	8afb      	ldrh	r3, [r7, #22]
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	f63f af70 	bhi.w	800c9f0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800cb10:	6a3b      	ldr	r3, [r7, #32]
 800cb12:	791b      	ldrb	r3, [r3, #4]
 800cb14:	2b02      	cmp	r3, #2
 800cb16:	bf28      	it	cs
 800cb18:	2302      	movcs	r3, #2
 800cb1a:	b2db      	uxtb	r3, r3
 800cb1c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cb20:	429a      	cmp	r2, r3
 800cb22:	d201      	bcs.n	800cb28 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800cb24:	2303      	movs	r3, #3
 800cb26:	e001      	b.n	800cb2c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800cb28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	3730      	adds	r7, #48	@ 0x30
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}

0800cb34 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b083      	sub	sp, #12
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	781a      	ldrb	r2, [r3, #0]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	785a      	ldrb	r2, [r3, #1]
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	789a      	ldrb	r2, [r3, #2]
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	78da      	ldrb	r2, [r3, #3]
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	791a      	ldrb	r2, [r3, #4]
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	795a      	ldrb	r2, [r3, #5]
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800cb6e:	683b      	ldr	r3, [r7, #0]
 800cb70:	799a      	ldrb	r2, [r3, #6]
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	79da      	ldrb	r2, [r3, #7]
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	7a1a      	ldrb	r2, [r3, #8]
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	721a      	strb	r2, [r3, #8]
}
 800cb86:	bf00      	nop
 800cb88:	370c      	adds	r7, #12
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb90:	4770      	bx	lr

0800cb92 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800cb92:	b480      	push	{r7}
 800cb94:	b087      	sub	sp, #28
 800cb96:	af00      	add	r7, sp, #0
 800cb98:	60f8      	str	r0, [r7, #12]
 800cb9a:	60b9      	str	r1, [r7, #8]
 800cb9c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	781a      	ldrb	r2, [r3, #0]
 800cba6:	68bb      	ldr	r3, [r7, #8]
 800cba8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	785a      	ldrb	r2, [r3, #1]
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	789a      	ldrb	r2, [r3, #2]
 800cbb6:	68bb      	ldr	r3, [r7, #8]
 800cbb8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	78da      	ldrb	r2, [r3, #3]
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	3304      	adds	r3, #4
 800cbc6:	781b      	ldrb	r3, [r3, #0]
 800cbc8:	461a      	mov	r2, r3
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	3305      	adds	r3, #5
 800cbce:	781b      	ldrb	r3, [r3, #0]
 800cbd0:	021b      	lsls	r3, r3, #8
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	b29a      	uxth	r2, r3
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	799a      	ldrb	r2, [r3, #6]
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800cbe4:	68bb      	ldr	r3, [r7, #8]
 800cbe6:	889b      	ldrh	r3, [r3, #4]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d009      	beq.n	800cc00 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800cbec:	68bb      	ldr	r3, [r7, #8]
 800cbee:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800cbf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cbf4:	d804      	bhi.n	800cc00 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800cbfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cbfe:	d901      	bls.n	800cc04 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800cc00:	2303      	movs	r3, #3
 800cc02:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d136      	bne.n	800cc7c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800cc0e:	68bb      	ldr	r3, [r7, #8]
 800cc10:	78db      	ldrb	r3, [r3, #3]
 800cc12:	f003 0303 	and.w	r3, r3, #3
 800cc16:	2b02      	cmp	r3, #2
 800cc18:	d108      	bne.n	800cc2c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	889b      	ldrh	r3, [r3, #4]
 800cc1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc22:	f240 8097 	bls.w	800cd54 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cc26:	2303      	movs	r3, #3
 800cc28:	75fb      	strb	r3, [r7, #23]
 800cc2a:	e093      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	78db      	ldrb	r3, [r3, #3]
 800cc30:	f003 0303 	and.w	r3, r3, #3
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d107      	bne.n	800cc48 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	889b      	ldrh	r3, [r3, #4]
 800cc3c:	2b40      	cmp	r3, #64	@ 0x40
 800cc3e:	f240 8089 	bls.w	800cd54 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cc42:	2303      	movs	r3, #3
 800cc44:	75fb      	strb	r3, [r7, #23]
 800cc46:	e085      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	78db      	ldrb	r3, [r3, #3]
 800cc4c:	f003 0303 	and.w	r3, r3, #3
 800cc50:	2b01      	cmp	r3, #1
 800cc52:	d005      	beq.n	800cc60 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	78db      	ldrb	r3, [r3, #3]
 800cc58:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800cc5c:	2b03      	cmp	r3, #3
 800cc5e:	d10a      	bne.n	800cc76 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	799b      	ldrb	r3, [r3, #6]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d003      	beq.n	800cc70 <USBH_ParseEPDesc+0xde>
 800cc68:	68bb      	ldr	r3, [r7, #8]
 800cc6a:	799b      	ldrb	r3, [r3, #6]
 800cc6c:	2b10      	cmp	r3, #16
 800cc6e:	d970      	bls.n	800cd52 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800cc70:	2303      	movs	r3, #3
 800cc72:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800cc74:	e06d      	b.n	800cd52 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800cc76:	2303      	movs	r3, #3
 800cc78:	75fb      	strb	r3, [r7, #23]
 800cc7a:	e06b      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cc82:	2b01      	cmp	r3, #1
 800cc84:	d13c      	bne.n	800cd00 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800cc86:	68bb      	ldr	r3, [r7, #8]
 800cc88:	78db      	ldrb	r3, [r3, #3]
 800cc8a:	f003 0303 	and.w	r3, r3, #3
 800cc8e:	2b02      	cmp	r3, #2
 800cc90:	d005      	beq.n	800cc9e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	78db      	ldrb	r3, [r3, #3]
 800cc96:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d106      	bne.n	800ccac <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	889b      	ldrh	r3, [r3, #4]
 800cca2:	2b40      	cmp	r3, #64	@ 0x40
 800cca4:	d956      	bls.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cca6:	2303      	movs	r3, #3
 800cca8:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ccaa:	e053      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ccac:	68bb      	ldr	r3, [r7, #8]
 800ccae:	78db      	ldrb	r3, [r3, #3]
 800ccb0:	f003 0303 	and.w	r3, r3, #3
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d10e      	bne.n	800ccd6 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	799b      	ldrb	r3, [r3, #6]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d007      	beq.n	800ccd0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800ccc4:	2b10      	cmp	r3, #16
 800ccc6:	d803      	bhi.n	800ccd0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800cccc:	2b40      	cmp	r3, #64	@ 0x40
 800ccce:	d941      	bls.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ccd0:	2303      	movs	r3, #3
 800ccd2:	75fb      	strb	r3, [r7, #23]
 800ccd4:	e03e      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800ccd6:	68bb      	ldr	r3, [r7, #8]
 800ccd8:	78db      	ldrb	r3, [r3, #3]
 800ccda:	f003 0303 	and.w	r3, r3, #3
 800ccde:	2b03      	cmp	r3, #3
 800cce0:	d10b      	bne.n	800ccfa <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800cce2:	68bb      	ldr	r3, [r7, #8]
 800cce4:	799b      	ldrb	r3, [r3, #6]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d004      	beq.n	800ccf4 <USBH_ParseEPDesc+0x162>
 800ccea:	68bb      	ldr	r3, [r7, #8]
 800ccec:	889b      	ldrh	r3, [r3, #4]
 800ccee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ccf2:	d32f      	bcc.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ccf4:	2303      	movs	r3, #3
 800ccf6:	75fb      	strb	r3, [r7, #23]
 800ccf8:	e02c      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ccfa:	2303      	movs	r3, #3
 800ccfc:	75fb      	strb	r3, [r7, #23]
 800ccfe:	e029      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cd06:	2b02      	cmp	r3, #2
 800cd08:	d120      	bne.n	800cd4c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	78db      	ldrb	r3, [r3, #3]
 800cd0e:	f003 0303 	and.w	r3, r3, #3
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d106      	bne.n	800cd24 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800cd16:	68bb      	ldr	r3, [r7, #8]
 800cd18:	889b      	ldrh	r3, [r3, #4]
 800cd1a:	2b08      	cmp	r3, #8
 800cd1c:	d01a      	beq.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cd1e:	2303      	movs	r3, #3
 800cd20:	75fb      	strb	r3, [r7, #23]
 800cd22:	e017      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	78db      	ldrb	r3, [r3, #3]
 800cd28:	f003 0303 	and.w	r3, r3, #3
 800cd2c:	2b03      	cmp	r3, #3
 800cd2e:	d10a      	bne.n	800cd46 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800cd30:	68bb      	ldr	r3, [r7, #8]
 800cd32:	799b      	ldrb	r3, [r3, #6]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d003      	beq.n	800cd40 <USBH_ParseEPDesc+0x1ae>
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	889b      	ldrh	r3, [r3, #4]
 800cd3c:	2b08      	cmp	r3, #8
 800cd3e:	d909      	bls.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800cd40:	2303      	movs	r3, #3
 800cd42:	75fb      	strb	r3, [r7, #23]
 800cd44:	e006      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800cd46:	2303      	movs	r3, #3
 800cd48:	75fb      	strb	r3, [r7, #23]
 800cd4a:	e003      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800cd4c:	2303      	movs	r3, #3
 800cd4e:	75fb      	strb	r3, [r7, #23]
 800cd50:	e000      	b.n	800cd54 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800cd52:	bf00      	nop
  }

  return status;
 800cd54:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd56:	4618      	mov	r0, r3
 800cd58:	371c      	adds	r7, #28
 800cd5a:	46bd      	mov	sp, r7
 800cd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd60:	4770      	bx	lr

0800cd62 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800cd62:	b480      	push	{r7}
 800cd64:	b087      	sub	sp, #28
 800cd66:	af00      	add	r7, sp, #0
 800cd68:	60f8      	str	r0, [r7, #12]
 800cd6a:	60b9      	str	r1, [r7, #8]
 800cd6c:	4613      	mov	r3, r2
 800cd6e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	3301      	adds	r3, #1
 800cd74:	781b      	ldrb	r3, [r3, #0]
 800cd76:	2b03      	cmp	r3, #3
 800cd78:	d120      	bne.n	800cdbc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	781b      	ldrb	r3, [r3, #0]
 800cd7e:	1e9a      	subs	r2, r3, #2
 800cd80:	88fb      	ldrh	r3, [r7, #6]
 800cd82:	4293      	cmp	r3, r2
 800cd84:	bf28      	it	cs
 800cd86:	4613      	movcs	r3, r2
 800cd88:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	3302      	adds	r3, #2
 800cd8e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800cd90:	2300      	movs	r3, #0
 800cd92:	82fb      	strh	r3, [r7, #22]
 800cd94:	e00b      	b.n	800cdae <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800cd96:	8afb      	ldrh	r3, [r7, #22]
 800cd98:	68fa      	ldr	r2, [r7, #12]
 800cd9a:	4413      	add	r3, r2
 800cd9c:	781a      	ldrb	r2, [r3, #0]
 800cd9e:	68bb      	ldr	r3, [r7, #8]
 800cda0:	701a      	strb	r2, [r3, #0]
      pdest++;
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	3301      	adds	r3, #1
 800cda6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800cda8:	8afb      	ldrh	r3, [r7, #22]
 800cdaa:	3302      	adds	r3, #2
 800cdac:	82fb      	strh	r3, [r7, #22]
 800cdae:	8afa      	ldrh	r2, [r7, #22]
 800cdb0:	8abb      	ldrh	r3, [r7, #20]
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	d3ef      	bcc.n	800cd96 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	2200      	movs	r2, #0
 800cdba:	701a      	strb	r2, [r3, #0]
  }
}
 800cdbc:	bf00      	nop
 800cdbe:	371c      	adds	r7, #28
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc6:	4770      	bx	lr

0800cdc8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800cdc8:	b480      	push	{r7}
 800cdca:	b085      	sub	sp, #20
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
 800cdd0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	881b      	ldrh	r3, [r3, #0]
 800cdd6:	687a      	ldr	r2, [r7, #4]
 800cdd8:	7812      	ldrb	r2, [r2, #0]
 800cdda:	4413      	add	r3, r2
 800cddc:	b29a      	uxth	r2, r3
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	4413      	add	r3, r2
 800cdec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800cdee:	68fb      	ldr	r3, [r7, #12]
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3714      	adds	r7, #20
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfa:	4770      	bx	lr

0800cdfc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b086      	sub	sp, #24
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	60f8      	str	r0, [r7, #12]
 800ce04:	60b9      	str	r1, [r7, #8]
 800ce06:	4613      	mov	r3, r2
 800ce08:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	789b      	ldrb	r3, [r3, #2]
 800ce12:	2b01      	cmp	r3, #1
 800ce14:	d002      	beq.n	800ce1c <USBH_CtlReq+0x20>
 800ce16:	2b02      	cmp	r3, #2
 800ce18:	d00f      	beq.n	800ce3a <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800ce1a:	e027      	b.n	800ce6c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	68ba      	ldr	r2, [r7, #8]
 800ce20:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	88fa      	ldrh	r2, [r7, #6]
 800ce26:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2202      	movs	r2, #2
 800ce32:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ce34:	2301      	movs	r3, #1
 800ce36:	75fb      	strb	r3, [r7, #23]
      break;
 800ce38:	e018      	b.n	800ce6c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800ce3a:	68f8      	ldr	r0, [r7, #12]
 800ce3c:	f000 f81c 	bl	800ce78 <USBH_HandleControl>
 800ce40:	4603      	mov	r3, r0
 800ce42:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ce44:	7dfb      	ldrb	r3, [r7, #23]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d002      	beq.n	800ce50 <USBH_CtlReq+0x54>
 800ce4a:	7dfb      	ldrb	r3, [r7, #23]
 800ce4c:	2b03      	cmp	r3, #3
 800ce4e:	d106      	bne.n	800ce5e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	2201      	movs	r2, #1
 800ce54:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	2200      	movs	r2, #0
 800ce5a:	761a      	strb	r2, [r3, #24]
      break;
 800ce5c:	e005      	b.n	800ce6a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800ce5e:	7dfb      	ldrb	r3, [r7, #23]
 800ce60:	2b02      	cmp	r3, #2
 800ce62:	d102      	bne.n	800ce6a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	2201      	movs	r2, #1
 800ce68:	709a      	strb	r2, [r3, #2]
      break;
 800ce6a:	bf00      	nop
  }
  return status;
 800ce6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	3718      	adds	r7, #24
 800ce72:	46bd      	mov	sp, r7
 800ce74:	bd80      	pop	{r7, pc}
	...

0800ce78 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b086      	sub	sp, #24
 800ce7c:	af02      	add	r7, sp, #8
 800ce7e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ce80:	2301      	movs	r3, #1
 800ce82:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ce84:	2300      	movs	r3, #0
 800ce86:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	7e1b      	ldrb	r3, [r3, #24]
 800ce8c:	3b01      	subs	r3, #1
 800ce8e:	2b0a      	cmp	r3, #10
 800ce90:	f200 8157 	bhi.w	800d142 <USBH_HandleControl+0x2ca>
 800ce94:	a201      	add	r2, pc, #4	@ (adr r2, 800ce9c <USBH_HandleControl+0x24>)
 800ce96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce9a:	bf00      	nop
 800ce9c:	0800cec9 	.word	0x0800cec9
 800cea0:	0800cee3 	.word	0x0800cee3
 800cea4:	0800cf4d 	.word	0x0800cf4d
 800cea8:	0800cf73 	.word	0x0800cf73
 800ceac:	0800cfad 	.word	0x0800cfad
 800ceb0:	0800cfd7 	.word	0x0800cfd7
 800ceb4:	0800d029 	.word	0x0800d029
 800ceb8:	0800d04b 	.word	0x0800d04b
 800cebc:	0800d087 	.word	0x0800d087
 800cec0:	0800d0ad 	.word	0x0800d0ad
 800cec4:	0800d0eb 	.word	0x0800d0eb
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f103 0110 	add.w	r1, r3, #16
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	795b      	ldrb	r3, [r3, #5]
 800ced2:	461a      	mov	r2, r3
 800ced4:	6878      	ldr	r0, [r7, #4]
 800ced6:	f000 f945 	bl	800d164 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	2202      	movs	r2, #2
 800cede:	761a      	strb	r2, [r3, #24]
      break;
 800cee0:	e13a      	b.n	800d158 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	795b      	ldrb	r3, [r3, #5]
 800cee6:	4619      	mov	r1, r3
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f000 fcb5 	bl	800d858 <USBH_LL_GetURBState>
 800ceee:	4603      	mov	r3, r0
 800cef0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800cef2:	7bbb      	ldrb	r3, [r7, #14]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d11e      	bne.n	800cf36 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	7c1b      	ldrb	r3, [r3, #16]
 800cefc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cf00:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	8adb      	ldrh	r3, [r3, #22]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d00a      	beq.n	800cf20 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800cf0a:	7b7b      	ldrb	r3, [r7, #13]
 800cf0c:	2b80      	cmp	r3, #128	@ 0x80
 800cf0e:	d103      	bne.n	800cf18 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2203      	movs	r2, #3
 800cf14:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cf16:	e116      	b.n	800d146 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2205      	movs	r2, #5
 800cf1c:	761a      	strb	r2, [r3, #24]
      break;
 800cf1e:	e112      	b.n	800d146 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800cf20:	7b7b      	ldrb	r3, [r7, #13]
 800cf22:	2b80      	cmp	r3, #128	@ 0x80
 800cf24:	d103      	bne.n	800cf2e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	2209      	movs	r2, #9
 800cf2a:	761a      	strb	r2, [r3, #24]
      break;
 800cf2c:	e10b      	b.n	800d146 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	2207      	movs	r2, #7
 800cf32:	761a      	strb	r2, [r3, #24]
      break;
 800cf34:	e107      	b.n	800d146 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800cf36:	7bbb      	ldrb	r3, [r7, #14]
 800cf38:	2b04      	cmp	r3, #4
 800cf3a:	d003      	beq.n	800cf44 <USBH_HandleControl+0xcc>
 800cf3c:	7bbb      	ldrb	r3, [r7, #14]
 800cf3e:	2b02      	cmp	r3, #2
 800cf40:	f040 8101 	bne.w	800d146 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	220b      	movs	r2, #11
 800cf48:	761a      	strb	r2, [r3, #24]
      break;
 800cf4a:	e0fc      	b.n	800d146 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800cf52:	b29a      	uxth	r2, r3
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	6899      	ldr	r1, [r3, #8]
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	899a      	ldrh	r2, [r3, #12]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	791b      	ldrb	r3, [r3, #4]
 800cf64:	6878      	ldr	r0, [r7, #4]
 800cf66:	f000 f93c 	bl	800d1e2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2204      	movs	r2, #4
 800cf6e:	761a      	strb	r2, [r3, #24]
      break;
 800cf70:	e0f2      	b.n	800d158 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	791b      	ldrb	r3, [r3, #4]
 800cf76:	4619      	mov	r1, r3
 800cf78:	6878      	ldr	r0, [r7, #4]
 800cf7a:	f000 fc6d 	bl	800d858 <USBH_LL_GetURBState>
 800cf7e:	4603      	mov	r3, r0
 800cf80:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800cf82:	7bbb      	ldrb	r3, [r7, #14]
 800cf84:	2b01      	cmp	r3, #1
 800cf86:	d103      	bne.n	800cf90 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	2209      	movs	r2, #9
 800cf8c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cf8e:	e0dc      	b.n	800d14a <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800cf90:	7bbb      	ldrb	r3, [r7, #14]
 800cf92:	2b05      	cmp	r3, #5
 800cf94:	d102      	bne.n	800cf9c <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800cf96:	2303      	movs	r3, #3
 800cf98:	73fb      	strb	r3, [r7, #15]
      break;
 800cf9a:	e0d6      	b.n	800d14a <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800cf9c:	7bbb      	ldrb	r3, [r7, #14]
 800cf9e:	2b04      	cmp	r3, #4
 800cfa0:	f040 80d3 	bne.w	800d14a <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	220b      	movs	r2, #11
 800cfa8:	761a      	strb	r2, [r3, #24]
      break;
 800cfaa:	e0ce      	b.n	800d14a <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	6899      	ldr	r1, [r3, #8]
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	899a      	ldrh	r2, [r3, #12]
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	795b      	ldrb	r3, [r3, #5]
 800cfb8:	2001      	movs	r0, #1
 800cfba:	9000      	str	r0, [sp, #0]
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f000 f8eb 	bl	800d198 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800cfc8:	b29a      	uxth	r2, r3
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	2206      	movs	r2, #6
 800cfd2:	761a      	strb	r2, [r3, #24]
      break;
 800cfd4:	e0c0      	b.n	800d158 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	795b      	ldrb	r3, [r3, #5]
 800cfda:	4619      	mov	r1, r3
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f000 fc3b 	bl	800d858 <USBH_LL_GetURBState>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800cfe6:	7bbb      	ldrb	r3, [r7, #14]
 800cfe8:	2b01      	cmp	r3, #1
 800cfea:	d103      	bne.n	800cff4 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2207      	movs	r2, #7
 800cff0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cff2:	e0ac      	b.n	800d14e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800cff4:	7bbb      	ldrb	r3, [r7, #14]
 800cff6:	2b05      	cmp	r3, #5
 800cff8:	d105      	bne.n	800d006 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	220c      	movs	r2, #12
 800cffe:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d000:	2303      	movs	r3, #3
 800d002:	73fb      	strb	r3, [r7, #15]
      break;
 800d004:	e0a3      	b.n	800d14e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d006:	7bbb      	ldrb	r3, [r7, #14]
 800d008:	2b02      	cmp	r3, #2
 800d00a:	d103      	bne.n	800d014 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2205      	movs	r2, #5
 800d010:	761a      	strb	r2, [r3, #24]
      break;
 800d012:	e09c      	b.n	800d14e <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800d014:	7bbb      	ldrb	r3, [r7, #14]
 800d016:	2b04      	cmp	r3, #4
 800d018:	f040 8099 	bne.w	800d14e <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	220b      	movs	r2, #11
 800d020:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d022:	2302      	movs	r3, #2
 800d024:	73fb      	strb	r3, [r7, #15]
      break;
 800d026:	e092      	b.n	800d14e <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	791b      	ldrb	r3, [r3, #4]
 800d02c:	2200      	movs	r2, #0
 800d02e:	2100      	movs	r1, #0
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 f8d6 	bl	800d1e2 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d03c:	b29a      	uxth	r2, r3
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2208      	movs	r2, #8
 800d046:	761a      	strb	r2, [r3, #24]

      break;
 800d048:	e086      	b.n	800d158 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	791b      	ldrb	r3, [r3, #4]
 800d04e:	4619      	mov	r1, r3
 800d050:	6878      	ldr	r0, [r7, #4]
 800d052:	f000 fc01 	bl	800d858 <USBH_LL_GetURBState>
 800d056:	4603      	mov	r3, r0
 800d058:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d05a:	7bbb      	ldrb	r3, [r7, #14]
 800d05c:	2b01      	cmp	r3, #1
 800d05e:	d105      	bne.n	800d06c <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	220d      	movs	r2, #13
 800d064:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d066:	2300      	movs	r3, #0
 800d068:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d06a:	e072      	b.n	800d152 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800d06c:	7bbb      	ldrb	r3, [r7, #14]
 800d06e:	2b04      	cmp	r3, #4
 800d070:	d103      	bne.n	800d07a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	220b      	movs	r2, #11
 800d076:	761a      	strb	r2, [r3, #24]
      break;
 800d078:	e06b      	b.n	800d152 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800d07a:	7bbb      	ldrb	r3, [r7, #14]
 800d07c:	2b05      	cmp	r3, #5
 800d07e:	d168      	bne.n	800d152 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800d080:	2303      	movs	r3, #3
 800d082:	73fb      	strb	r3, [r7, #15]
      break;
 800d084:	e065      	b.n	800d152 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	795b      	ldrb	r3, [r3, #5]
 800d08a:	2201      	movs	r2, #1
 800d08c:	9200      	str	r2, [sp, #0]
 800d08e:	2200      	movs	r2, #0
 800d090:	2100      	movs	r1, #0
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f000 f880 	bl	800d198 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800d09e:	b29a      	uxth	r2, r3
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	220a      	movs	r2, #10
 800d0a8:	761a      	strb	r2, [r3, #24]
      break;
 800d0aa:	e055      	b.n	800d158 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	795b      	ldrb	r3, [r3, #5]
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f000 fbd0 	bl	800d858 <USBH_LL_GetURBState>
 800d0b8:	4603      	mov	r3, r0
 800d0ba:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d0bc:	7bbb      	ldrb	r3, [r7, #14]
 800d0be:	2b01      	cmp	r3, #1
 800d0c0:	d105      	bne.n	800d0ce <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	220d      	movs	r2, #13
 800d0ca:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800d0cc:	e043      	b.n	800d156 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d0ce:	7bbb      	ldrb	r3, [r7, #14]
 800d0d0:	2b02      	cmp	r3, #2
 800d0d2:	d103      	bne.n	800d0dc <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2209      	movs	r2, #9
 800d0d8:	761a      	strb	r2, [r3, #24]
      break;
 800d0da:	e03c      	b.n	800d156 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800d0dc:	7bbb      	ldrb	r3, [r7, #14]
 800d0de:	2b04      	cmp	r3, #4
 800d0e0:	d139      	bne.n	800d156 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	220b      	movs	r2, #11
 800d0e6:	761a      	strb	r2, [r3, #24]
      break;
 800d0e8:	e035      	b.n	800d156 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	7e5b      	ldrb	r3, [r3, #25]
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	b2da      	uxtb	r2, r3
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	765a      	strb	r2, [r3, #25]
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	7e5b      	ldrb	r3, [r3, #25]
 800d0fa:	2b02      	cmp	r3, #2
 800d0fc:	d806      	bhi.n	800d10c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2201      	movs	r2, #1
 800d102:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2201      	movs	r2, #1
 800d108:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d10a:	e025      	b.n	800d158 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d112:	2106      	movs	r1, #6
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2200      	movs	r2, #0
 800d11c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	795b      	ldrb	r3, [r3, #5]
 800d122:	4619      	mov	r1, r3
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	f000 f90d 	bl	800d344 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	791b      	ldrb	r3, [r3, #4]
 800d12e:	4619      	mov	r1, r3
 800d130:	6878      	ldr	r0, [r7, #4]
 800d132:	f000 f907 	bl	800d344 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2200      	movs	r2, #0
 800d13a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800d13c:	2302      	movs	r3, #2
 800d13e:	73fb      	strb	r3, [r7, #15]
      break;
 800d140:	e00a      	b.n	800d158 <USBH_HandleControl+0x2e0>

    default:
      break;
 800d142:	bf00      	nop
 800d144:	e008      	b.n	800d158 <USBH_HandleControl+0x2e0>
      break;
 800d146:	bf00      	nop
 800d148:	e006      	b.n	800d158 <USBH_HandleControl+0x2e0>
      break;
 800d14a:	bf00      	nop
 800d14c:	e004      	b.n	800d158 <USBH_HandleControl+0x2e0>
      break;
 800d14e:	bf00      	nop
 800d150:	e002      	b.n	800d158 <USBH_HandleControl+0x2e0>
      break;
 800d152:	bf00      	nop
 800d154:	e000      	b.n	800d158 <USBH_HandleControl+0x2e0>
      break;
 800d156:	bf00      	nop
  }

  return status;
 800d158:	7bfb      	ldrb	r3, [r7, #15]
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3710      	adds	r7, #16
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop

0800d164 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b088      	sub	sp, #32
 800d168:	af04      	add	r7, sp, #16
 800d16a:	60f8      	str	r0, [r7, #12]
 800d16c:	60b9      	str	r1, [r7, #8]
 800d16e:	4613      	mov	r3, r2
 800d170:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d172:	79f9      	ldrb	r1, [r7, #7]
 800d174:	2300      	movs	r3, #0
 800d176:	9303      	str	r3, [sp, #12]
 800d178:	2308      	movs	r3, #8
 800d17a:	9302      	str	r3, [sp, #8]
 800d17c:	68bb      	ldr	r3, [r7, #8]
 800d17e:	9301      	str	r3, [sp, #4]
 800d180:	2300      	movs	r3, #0
 800d182:	9300      	str	r3, [sp, #0]
 800d184:	2300      	movs	r3, #0
 800d186:	2200      	movs	r2, #0
 800d188:	68f8      	ldr	r0, [r7, #12]
 800d18a:	f000 fb34 	bl	800d7f6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800d18e:	2300      	movs	r3, #0
}
 800d190:	4618      	mov	r0, r3
 800d192:	3710      	adds	r7, #16
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b088      	sub	sp, #32
 800d19c:	af04      	add	r7, sp, #16
 800d19e:	60f8      	str	r0, [r7, #12]
 800d1a0:	60b9      	str	r1, [r7, #8]
 800d1a2:	4611      	mov	r1, r2
 800d1a4:	461a      	mov	r2, r3
 800d1a6:	460b      	mov	r3, r1
 800d1a8:	80fb      	strh	r3, [r7, #6]
 800d1aa:	4613      	mov	r3, r2
 800d1ac:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d001      	beq.n	800d1bc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d1bc:	7979      	ldrb	r1, [r7, #5]
 800d1be:	7e3b      	ldrb	r3, [r7, #24]
 800d1c0:	9303      	str	r3, [sp, #12]
 800d1c2:	88fb      	ldrh	r3, [r7, #6]
 800d1c4:	9302      	str	r3, [sp, #8]
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	9301      	str	r3, [sp, #4]
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	9300      	str	r3, [sp, #0]
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	68f8      	ldr	r0, [r7, #12]
 800d1d4:	f000 fb0f 	bl	800d7f6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800d1d8:	2300      	movs	r3, #0
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}

0800d1e2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800d1e2:	b580      	push	{r7, lr}
 800d1e4:	b088      	sub	sp, #32
 800d1e6:	af04      	add	r7, sp, #16
 800d1e8:	60f8      	str	r0, [r7, #12]
 800d1ea:	60b9      	str	r1, [r7, #8]
 800d1ec:	4611      	mov	r1, r2
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	460b      	mov	r3, r1
 800d1f2:	80fb      	strh	r3, [r7, #6]
 800d1f4:	4613      	mov	r3, r2
 800d1f6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d1f8:	7979      	ldrb	r1, [r7, #5]
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	9303      	str	r3, [sp, #12]
 800d1fe:	88fb      	ldrh	r3, [r7, #6]
 800d200:	9302      	str	r3, [sp, #8]
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	9301      	str	r3, [sp, #4]
 800d206:	2301      	movs	r3, #1
 800d208:	9300      	str	r3, [sp, #0]
 800d20a:	2300      	movs	r3, #0
 800d20c:	2201      	movs	r2, #1
 800d20e:	68f8      	ldr	r0, [r7, #12]
 800d210:	f000 faf1 	bl	800d7f6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d214:	2300      	movs	r3, #0

}
 800d216:	4618      	mov	r0, r3
 800d218:	3710      	adds	r7, #16
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}

0800d21e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800d21e:	b580      	push	{r7, lr}
 800d220:	b088      	sub	sp, #32
 800d222:	af04      	add	r7, sp, #16
 800d224:	60f8      	str	r0, [r7, #12]
 800d226:	60b9      	str	r1, [r7, #8]
 800d228:	4611      	mov	r1, r2
 800d22a:	461a      	mov	r2, r3
 800d22c:	460b      	mov	r3, r1
 800d22e:	80fb      	strh	r3, [r7, #6]
 800d230:	4613      	mov	r3, r2
 800d232:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d001      	beq.n	800d242 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800d23e:	2300      	movs	r3, #0
 800d240:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d242:	7979      	ldrb	r1, [r7, #5]
 800d244:	7e3b      	ldrb	r3, [r7, #24]
 800d246:	9303      	str	r3, [sp, #12]
 800d248:	88fb      	ldrh	r3, [r7, #6]
 800d24a:	9302      	str	r3, [sp, #8]
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	9301      	str	r3, [sp, #4]
 800d250:	2301      	movs	r3, #1
 800d252:	9300      	str	r3, [sp, #0]
 800d254:	2302      	movs	r3, #2
 800d256:	2200      	movs	r2, #0
 800d258:	68f8      	ldr	r0, [r7, #12]
 800d25a:	f000 facc 	bl	800d7f6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800d25e:	2300      	movs	r3, #0
}
 800d260:	4618      	mov	r0, r3
 800d262:	3710      	adds	r7, #16
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}

0800d268 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b088      	sub	sp, #32
 800d26c:	af04      	add	r7, sp, #16
 800d26e:	60f8      	str	r0, [r7, #12]
 800d270:	60b9      	str	r1, [r7, #8]
 800d272:	4611      	mov	r1, r2
 800d274:	461a      	mov	r2, r3
 800d276:	460b      	mov	r3, r1
 800d278:	80fb      	strh	r3, [r7, #6]
 800d27a:	4613      	mov	r3, r2
 800d27c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d27e:	7979      	ldrb	r1, [r7, #5]
 800d280:	2300      	movs	r3, #0
 800d282:	9303      	str	r3, [sp, #12]
 800d284:	88fb      	ldrh	r3, [r7, #6]
 800d286:	9302      	str	r3, [sp, #8]
 800d288:	68bb      	ldr	r3, [r7, #8]
 800d28a:	9301      	str	r3, [sp, #4]
 800d28c:	2301      	movs	r3, #1
 800d28e:	9300      	str	r3, [sp, #0]
 800d290:	2302      	movs	r3, #2
 800d292:	2201      	movs	r2, #1
 800d294:	68f8      	ldr	r0, [r7, #12]
 800d296:	f000 faae 	bl	800d7f6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d29a:	2300      	movs	r3, #0
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	3710      	adds	r7, #16
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	bd80      	pop	{r7, pc}

0800d2a4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b086      	sub	sp, #24
 800d2a8:	af04      	add	r7, sp, #16
 800d2aa:	6078      	str	r0, [r7, #4]
 800d2ac:	4608      	mov	r0, r1
 800d2ae:	4611      	mov	r1, r2
 800d2b0:	461a      	mov	r2, r3
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	70fb      	strb	r3, [r7, #3]
 800d2b6:	460b      	mov	r3, r1
 800d2b8:	70bb      	strb	r3, [r7, #2]
 800d2ba:	4613      	mov	r3, r2
 800d2bc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800d2be:	7878      	ldrb	r0, [r7, #1]
 800d2c0:	78ba      	ldrb	r2, [r7, #2]
 800d2c2:	78f9      	ldrb	r1, [r7, #3]
 800d2c4:	8b3b      	ldrh	r3, [r7, #24]
 800d2c6:	9302      	str	r3, [sp, #8]
 800d2c8:	7d3b      	ldrb	r3, [r7, #20]
 800d2ca:	9301      	str	r3, [sp, #4]
 800d2cc:	7c3b      	ldrb	r3, [r7, #16]
 800d2ce:	9300      	str	r3, [sp, #0]
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f000 fa53 	bl	800d77e <USBH_LL_OpenPipe>

  return USBH_OK;
 800d2d8:	2300      	movs	r3, #0
}
 800d2da:	4618      	mov	r0, r3
 800d2dc:	3708      	adds	r7, #8
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}

0800d2e2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800d2e2:	b580      	push	{r7, lr}
 800d2e4:	b082      	sub	sp, #8
 800d2e6:	af00      	add	r7, sp, #0
 800d2e8:	6078      	str	r0, [r7, #4]
 800d2ea:	460b      	mov	r3, r1
 800d2ec:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800d2ee:	78fb      	ldrb	r3, [r7, #3]
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f000 fa72 	bl	800d7dc <USBH_LL_ClosePipe>

  return USBH_OK;
 800d2f8:	2300      	movs	r3, #0
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3708      	adds	r7, #8
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}

0800d302 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d302:	b580      	push	{r7, lr}
 800d304:	b084      	sub	sp, #16
 800d306:	af00      	add	r7, sp, #0
 800d308:	6078      	str	r0, [r7, #4]
 800d30a:	460b      	mov	r3, r1
 800d30c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d30e:	6878      	ldr	r0, [r7, #4]
 800d310:	f000 f836 	bl	800d380 <USBH_GetFreePipe>
 800d314:	4603      	mov	r3, r0
 800d316:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d318:	89fb      	ldrh	r3, [r7, #14]
 800d31a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d31e:	4293      	cmp	r3, r2
 800d320:	d00a      	beq.n	800d338 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800d322:	78fa      	ldrb	r2, [r7, #3]
 800d324:	89fb      	ldrh	r3, [r7, #14]
 800d326:	f003 030f 	and.w	r3, r3, #15
 800d32a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d32e:	6879      	ldr	r1, [r7, #4]
 800d330:	33e0      	adds	r3, #224	@ 0xe0
 800d332:	009b      	lsls	r3, r3, #2
 800d334:	440b      	add	r3, r1
 800d336:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800d338:	89fb      	ldrh	r3, [r7, #14]
 800d33a:	b2db      	uxtb	r3, r3
}
 800d33c:	4618      	mov	r0, r3
 800d33e:	3710      	adds	r7, #16
 800d340:	46bd      	mov	sp, r7
 800d342:	bd80      	pop	{r7, pc}

0800d344 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d344:	b480      	push	{r7}
 800d346:	b083      	sub	sp, #12
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
 800d34c:	460b      	mov	r3, r1
 800d34e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800d350:	78fb      	ldrb	r3, [r7, #3]
 800d352:	2b0f      	cmp	r3, #15
 800d354:	d80d      	bhi.n	800d372 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800d356:	78fb      	ldrb	r3, [r7, #3]
 800d358:	687a      	ldr	r2, [r7, #4]
 800d35a:	33e0      	adds	r3, #224	@ 0xe0
 800d35c:	009b      	lsls	r3, r3, #2
 800d35e:	4413      	add	r3, r2
 800d360:	685a      	ldr	r2, [r3, #4]
 800d362:	78fb      	ldrb	r3, [r7, #3]
 800d364:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800d368:	6879      	ldr	r1, [r7, #4]
 800d36a:	33e0      	adds	r3, #224	@ 0xe0
 800d36c:	009b      	lsls	r3, r3, #2
 800d36e:	440b      	add	r3, r1
 800d370:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800d372:	2300      	movs	r3, #0
}
 800d374:	4618      	mov	r0, r3
 800d376:	370c      	adds	r7, #12
 800d378:	46bd      	mov	sp, r7
 800d37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37e:	4770      	bx	lr

0800d380 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800d380:	b480      	push	{r7}
 800d382:	b085      	sub	sp, #20
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d388:	2300      	movs	r3, #0
 800d38a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800d38c:	2300      	movs	r3, #0
 800d38e:	73fb      	strb	r3, [r7, #15]
 800d390:	e00f      	b.n	800d3b2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d392:	7bfb      	ldrb	r3, [r7, #15]
 800d394:	687a      	ldr	r2, [r7, #4]
 800d396:	33e0      	adds	r3, #224	@ 0xe0
 800d398:	009b      	lsls	r3, r3, #2
 800d39a:	4413      	add	r3, r2
 800d39c:	685b      	ldr	r3, [r3, #4]
 800d39e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d102      	bne.n	800d3ac <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800d3a6:	7bfb      	ldrb	r3, [r7, #15]
 800d3a8:	b29b      	uxth	r3, r3
 800d3aa:	e007      	b.n	800d3bc <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800d3ac:	7bfb      	ldrb	r3, [r7, #15]
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	73fb      	strb	r3, [r7, #15]
 800d3b2:	7bfb      	ldrb	r3, [r7, #15]
 800d3b4:	2b0f      	cmp	r3, #15
 800d3b6:	d9ec      	bls.n	800d392 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800d3b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3714      	adds	r7, #20
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c6:	4770      	bx	lr

0800d3c8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	490e      	ldr	r1, [pc, #56]	@ (800d408 <MX_USB_HOST_Init+0x40>)
 800d3d0:	480e      	ldr	r0, [pc, #56]	@ (800d40c <MX_USB_HOST_Init+0x44>)
 800d3d2:	f7fe fb0f 	bl	800b9f4 <USBH_Init>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d001      	beq.n	800d3e0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d3dc:	f7f5 fa1e 	bl	800281c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800d3e0:	490b      	ldr	r1, [pc, #44]	@ (800d410 <MX_USB_HOST_Init+0x48>)
 800d3e2:	480a      	ldr	r0, [pc, #40]	@ (800d40c <MX_USB_HOST_Init+0x44>)
 800d3e4:	f7fe fbb1 	bl	800bb4a <USBH_RegisterClass>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d001      	beq.n	800d3f2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d3ee:	f7f5 fa15 	bl	800281c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d3f2:	4806      	ldr	r0, [pc, #24]	@ (800d40c <MX_USB_HOST_Init+0x44>)
 800d3f4:	f7fe fc35 	bl	800bc62 <USBH_Start>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d001      	beq.n	800d402 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d3fe:	f7f5 fa0d 	bl	800281c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d402:	bf00      	nop
 800d404:	bd80      	pop	{r7, pc}
 800d406:	bf00      	nop
 800d408:	0800d429 	.word	0x0800d429
 800d40c:	200003c8 	.word	0x200003c8
 800d410:	20000010 	.word	0x20000010

0800d414 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800d418:	4802      	ldr	r0, [pc, #8]	@ (800d424 <MX_USB_HOST_Process+0x10>)
 800d41a:	f7fe fc33 	bl	800bc84 <USBH_Process>
}
 800d41e:	bf00      	nop
 800d420:	bd80      	pop	{r7, pc}
 800d422:	bf00      	nop
 800d424:	200003c8 	.word	0x200003c8

0800d428 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d428:	b480      	push	{r7}
 800d42a:	b083      	sub	sp, #12
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
 800d430:	460b      	mov	r3, r1
 800d432:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d434:	78fb      	ldrb	r3, [r7, #3]
 800d436:	3b01      	subs	r3, #1
 800d438:	2b04      	cmp	r3, #4
 800d43a:	d819      	bhi.n	800d470 <USBH_UserProcess+0x48>
 800d43c:	a201      	add	r2, pc, #4	@ (adr r2, 800d444 <USBH_UserProcess+0x1c>)
 800d43e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d442:	bf00      	nop
 800d444:	0800d471 	.word	0x0800d471
 800d448:	0800d461 	.word	0x0800d461
 800d44c:	0800d471 	.word	0x0800d471
 800d450:	0800d469 	.word	0x0800d469
 800d454:	0800d459 	.word	0x0800d459
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d458:	4b09      	ldr	r3, [pc, #36]	@ (800d480 <USBH_UserProcess+0x58>)
 800d45a:	2203      	movs	r2, #3
 800d45c:	701a      	strb	r2, [r3, #0]
  break;
 800d45e:	e008      	b.n	800d472 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d460:	4b07      	ldr	r3, [pc, #28]	@ (800d480 <USBH_UserProcess+0x58>)
 800d462:	2202      	movs	r2, #2
 800d464:	701a      	strb	r2, [r3, #0]
  break;
 800d466:	e004      	b.n	800d472 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d468:	4b05      	ldr	r3, [pc, #20]	@ (800d480 <USBH_UserProcess+0x58>)
 800d46a:	2201      	movs	r2, #1
 800d46c:	701a      	strb	r2, [r3, #0]
  break;
 800d46e:	e000      	b.n	800d472 <USBH_UserProcess+0x4a>

  default:
  break;
 800d470:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d472:	bf00      	nop
 800d474:	370c      	adds	r7, #12
 800d476:	46bd      	mov	sp, r7
 800d478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47c:	4770      	bx	lr
 800d47e:	bf00      	nop
 800d480:	200007a0 	.word	0x200007a0

0800d484 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b08a      	sub	sp, #40	@ 0x28
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d48c:	f107 0314 	add.w	r3, r7, #20
 800d490:	2200      	movs	r2, #0
 800d492:	601a      	str	r2, [r3, #0]
 800d494:	605a      	str	r2, [r3, #4]
 800d496:	609a      	str	r2, [r3, #8]
 800d498:	60da      	str	r2, [r3, #12]
 800d49a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d4a4:	d147      	bne.n	800d536 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	613b      	str	r3, [r7, #16]
 800d4aa:	4b25      	ldr	r3, [pc, #148]	@ (800d540 <HAL_HCD_MspInit+0xbc>)
 800d4ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4ae:	4a24      	ldr	r2, [pc, #144]	@ (800d540 <HAL_HCD_MspInit+0xbc>)
 800d4b0:	f043 0301 	orr.w	r3, r3, #1
 800d4b4:	6313      	str	r3, [r2, #48]	@ 0x30
 800d4b6:	4b22      	ldr	r3, [pc, #136]	@ (800d540 <HAL_HCD_MspInit+0xbc>)
 800d4b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4ba:	f003 0301 	and.w	r3, r3, #1
 800d4be:	613b      	str	r3, [r7, #16]
 800d4c0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d4c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d4c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d4d0:	f107 0314 	add.w	r3, r7, #20
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	481b      	ldr	r0, [pc, #108]	@ (800d544 <HAL_HCD_MspInit+0xc0>)
 800d4d8:	f7f6 fcaa 	bl	8003e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d4dc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d4e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d4e2:	2302      	movs	r3, #2
 800d4e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d4ee:	230a      	movs	r3, #10
 800d4f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d4f2:	f107 0314 	add.w	r3, r7, #20
 800d4f6:	4619      	mov	r1, r3
 800d4f8:	4812      	ldr	r0, [pc, #72]	@ (800d544 <HAL_HCD_MspInit+0xc0>)
 800d4fa:	f7f6 fc99 	bl	8003e30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d4fe:	4b10      	ldr	r3, [pc, #64]	@ (800d540 <HAL_HCD_MspInit+0xbc>)
 800d500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d502:	4a0f      	ldr	r2, [pc, #60]	@ (800d540 <HAL_HCD_MspInit+0xbc>)
 800d504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d508:	6353      	str	r3, [r2, #52]	@ 0x34
 800d50a:	2300      	movs	r3, #0
 800d50c:	60fb      	str	r3, [r7, #12]
 800d50e:	4b0c      	ldr	r3, [pc, #48]	@ (800d540 <HAL_HCD_MspInit+0xbc>)
 800d510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d512:	4a0b      	ldr	r2, [pc, #44]	@ (800d540 <HAL_HCD_MspInit+0xbc>)
 800d514:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d518:	6453      	str	r3, [r2, #68]	@ 0x44
 800d51a:	4b09      	ldr	r3, [pc, #36]	@ (800d540 <HAL_HCD_MspInit+0xbc>)
 800d51c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d51e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d522:	60fb      	str	r3, [r7, #12]
 800d524:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d526:	2200      	movs	r2, #0
 800d528:	2100      	movs	r1, #0
 800d52a:	2043      	movs	r0, #67	@ 0x43
 800d52c:	f7f6 f93d 	bl	80037aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d530:	2043      	movs	r0, #67	@ 0x43
 800d532:	f7f6 f956 	bl	80037e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d536:	bf00      	nop
 800d538:	3728      	adds	r7, #40	@ 0x28
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}
 800d53e:	bf00      	nop
 800d540:	40023800 	.word	0x40023800
 800d544:	40020000 	.word	0x40020000

0800d548 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d548:	b580      	push	{r7, lr}
 800d54a:	b082      	sub	sp, #8
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d556:	4618      	mov	r0, r3
 800d558:	f7fe ff6d 	bl	800c436 <USBH_LL_IncTimer>
}
 800d55c:	bf00      	nop
 800d55e:	3708      	adds	r7, #8
 800d560:	46bd      	mov	sp, r7
 800d562:	bd80      	pop	{r7, pc}

0800d564 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b082      	sub	sp, #8
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d572:	4618      	mov	r0, r3
 800d574:	f7fe ffa9 	bl	800c4ca <USBH_LL_Connect>
}
 800d578:	bf00      	nop
 800d57a:	3708      	adds	r7, #8
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}

0800d580 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b082      	sub	sp, #8
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d58e:	4618      	mov	r0, r3
 800d590:	f7fe ffb2 	bl	800c4f8 <USBH_LL_Disconnect>
}
 800d594:	bf00      	nop
 800d596:	3708      	adds	r7, #8
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}

0800d59c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d59c:	b480      	push	{r7}
 800d59e:	b083      	sub	sp, #12
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
 800d5a4:	460b      	mov	r3, r1
 800d5a6:	70fb      	strb	r3, [r7, #3]
 800d5a8:	4613      	mov	r3, r2
 800d5aa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800d5ac:	bf00      	nop
 800d5ae:	370c      	adds	r7, #12
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b6:	4770      	bx	lr

0800d5b8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b082      	sub	sp, #8
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	f7fe ff5f 	bl	800c48a <USBH_LL_PortEnabled>
}
 800d5cc:	bf00      	nop
 800d5ce:	3708      	adds	r7, #8
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	bd80      	pop	{r7, pc}

0800d5d4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b082      	sub	sp, #8
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	f7fe ff5f 	bl	800c4a6 <USBH_LL_PortDisabled>
}
 800d5e8:	bf00      	nop
 800d5ea:	3708      	adds	r7, #8
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bd80      	pop	{r7, pc}

0800d5f0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b082      	sub	sp, #8
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d5fe:	2b01      	cmp	r3, #1
 800d600:	d12a      	bne.n	800d658 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d602:	4a18      	ldr	r2, [pc, #96]	@ (800d664 <USBH_LL_Init+0x74>)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4a15      	ldr	r2, [pc, #84]	@ (800d664 <USBH_LL_Init+0x74>)
 800d60e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d612:	4b14      	ldr	r3, [pc, #80]	@ (800d664 <USBH_LL_Init+0x74>)
 800d614:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d618:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d61a:	4b12      	ldr	r3, [pc, #72]	@ (800d664 <USBH_LL_Init+0x74>)
 800d61c:	2208      	movs	r2, #8
 800d61e:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d620:	4b10      	ldr	r3, [pc, #64]	@ (800d664 <USBH_LL_Init+0x74>)
 800d622:	2201      	movs	r2, #1
 800d624:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d626:	4b0f      	ldr	r3, [pc, #60]	@ (800d664 <USBH_LL_Init+0x74>)
 800d628:	2200      	movs	r2, #0
 800d62a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d62c:	4b0d      	ldr	r3, [pc, #52]	@ (800d664 <USBH_LL_Init+0x74>)
 800d62e:	2202      	movs	r2, #2
 800d630:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d632:	4b0c      	ldr	r3, [pc, #48]	@ (800d664 <USBH_LL_Init+0x74>)
 800d634:	2200      	movs	r2, #0
 800d636:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d638:	480a      	ldr	r0, [pc, #40]	@ (800d664 <USBH_LL_Init+0x74>)
 800d63a:	f7f6 fdae 	bl	800419a <HAL_HCD_Init>
 800d63e:	4603      	mov	r3, r0
 800d640:	2b00      	cmp	r3, #0
 800d642:	d001      	beq.n	800d648 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d644:	f7f5 f8ea 	bl	800281c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d648:	4806      	ldr	r0, [pc, #24]	@ (800d664 <USBH_LL_Init+0x74>)
 800d64a:	f7f7 f9eb 	bl	8004a24 <HAL_HCD_GetCurrentFrame>
 800d64e:	4603      	mov	r3, r0
 800d650:	4619      	mov	r1, r3
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	f7fe fee0 	bl	800c418 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d658:	2300      	movs	r3, #0
}
 800d65a:	4618      	mov	r0, r3
 800d65c:	3708      	adds	r7, #8
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}
 800d662:	bf00      	nop
 800d664:	200007a4 	.word	0x200007a4

0800d668 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b084      	sub	sp, #16
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d670:	2300      	movs	r3, #0
 800d672:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d674:	2300      	movs	r3, #0
 800d676:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d67e:	4618      	mov	r0, r3
 800d680:	f7f7 f958 	bl	8004934 <HAL_HCD_Start>
 800d684:	4603      	mov	r3, r0
 800d686:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d688:	7bfb      	ldrb	r3, [r7, #15]
 800d68a:	4618      	mov	r0, r3
 800d68c:	f000 f94c 	bl	800d928 <USBH_Get_USB_Status>
 800d690:	4603      	mov	r3, r0
 800d692:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d694:	7bbb      	ldrb	r3, [r7, #14]
}
 800d696:	4618      	mov	r0, r3
 800d698:	3710      	adds	r7, #16
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bd80      	pop	{r7, pc}

0800d69e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d69e:	b580      	push	{r7, lr}
 800d6a0:	b084      	sub	sp, #16
 800d6a2:	af00      	add	r7, sp, #0
 800d6a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	f7f7 f960 	bl	800497a <HAL_HCD_Stop>
 800d6ba:	4603      	mov	r3, r0
 800d6bc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d6be:	7bfb      	ldrb	r3, [r7, #15]
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f000 f931 	bl	800d928 <USBH_Get_USB_Status>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d6ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3710      	adds	r7, #16
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b084      	sub	sp, #16
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d6dc:	2301      	movs	r3, #1
 800d6de:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f7f7 f9aa 	bl	8004a40 <HAL_HCD_GetCurrentSpeed>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	2b02      	cmp	r3, #2
 800d6f0:	d00c      	beq.n	800d70c <USBH_LL_GetSpeed+0x38>
 800d6f2:	2b02      	cmp	r3, #2
 800d6f4:	d80d      	bhi.n	800d712 <USBH_LL_GetSpeed+0x3e>
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d002      	beq.n	800d700 <USBH_LL_GetSpeed+0x2c>
 800d6fa:	2b01      	cmp	r3, #1
 800d6fc:	d003      	beq.n	800d706 <USBH_LL_GetSpeed+0x32>
 800d6fe:	e008      	b.n	800d712 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d700:	2300      	movs	r3, #0
 800d702:	73fb      	strb	r3, [r7, #15]
    break;
 800d704:	e008      	b.n	800d718 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d706:	2301      	movs	r3, #1
 800d708:	73fb      	strb	r3, [r7, #15]
    break;
 800d70a:	e005      	b.n	800d718 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d70c:	2302      	movs	r3, #2
 800d70e:	73fb      	strb	r3, [r7, #15]
    break;
 800d710:	e002      	b.n	800d718 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d712:	2301      	movs	r3, #1
 800d714:	73fb      	strb	r3, [r7, #15]
    break;
 800d716:	bf00      	nop
  }
  return  speed;
 800d718:	7bfb      	ldrb	r3, [r7, #15]
}
 800d71a:	4618      	mov	r0, r3
 800d71c:	3710      	adds	r7, #16
 800d71e:	46bd      	mov	sp, r7
 800d720:	bd80      	pop	{r7, pc}

0800d722 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d722:	b580      	push	{r7, lr}
 800d724:	b084      	sub	sp, #16
 800d726:	af00      	add	r7, sp, #0
 800d728:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d72a:	2300      	movs	r3, #0
 800d72c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d72e:	2300      	movs	r3, #0
 800d730:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d738:	4618      	mov	r0, r3
 800d73a:	f7f7 f93b 	bl	80049b4 <HAL_HCD_ResetPort>
 800d73e:	4603      	mov	r3, r0
 800d740:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d742:	7bfb      	ldrb	r3, [r7, #15]
 800d744:	4618      	mov	r0, r3
 800d746:	f000 f8ef 	bl	800d928 <USBH_Get_USB_Status>
 800d74a:	4603      	mov	r3, r0
 800d74c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d74e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d750:	4618      	mov	r0, r3
 800d752:	3710      	adds	r7, #16
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}

0800d758 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b082      	sub	sp, #8
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
 800d760:	460b      	mov	r3, r1
 800d762:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d76a:	78fa      	ldrb	r2, [r7, #3]
 800d76c:	4611      	mov	r1, r2
 800d76e:	4618      	mov	r0, r3
 800d770:	f7f7 f943 	bl	80049fa <HAL_HCD_HC_GetXferCount>
 800d774:	4603      	mov	r3, r0
}
 800d776:	4618      	mov	r0, r3
 800d778:	3708      	adds	r7, #8
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bd80      	pop	{r7, pc}

0800d77e <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800d77e:	b590      	push	{r4, r7, lr}
 800d780:	b089      	sub	sp, #36	@ 0x24
 800d782:	af04      	add	r7, sp, #16
 800d784:	6078      	str	r0, [r7, #4]
 800d786:	4608      	mov	r0, r1
 800d788:	4611      	mov	r1, r2
 800d78a:	461a      	mov	r2, r3
 800d78c:	4603      	mov	r3, r0
 800d78e:	70fb      	strb	r3, [r7, #3]
 800d790:	460b      	mov	r3, r1
 800d792:	70bb      	strb	r3, [r7, #2]
 800d794:	4613      	mov	r3, r2
 800d796:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d798:	2300      	movs	r3, #0
 800d79a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d79c:	2300      	movs	r3, #0
 800d79e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d7a6:	787c      	ldrb	r4, [r7, #1]
 800d7a8:	78ba      	ldrb	r2, [r7, #2]
 800d7aa:	78f9      	ldrb	r1, [r7, #3]
 800d7ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d7ae:	9302      	str	r3, [sp, #8]
 800d7b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d7b4:	9301      	str	r3, [sp, #4]
 800d7b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d7ba:	9300      	str	r3, [sp, #0]
 800d7bc:	4623      	mov	r3, r4
 800d7be:	f7f6 fd53 	bl	8004268 <HAL_HCD_HC_Init>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d7c6:	7bfb      	ldrb	r3, [r7, #15]
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	f000 f8ad 	bl	800d928 <USBH_Get_USB_Status>
 800d7ce:	4603      	mov	r3, r0
 800d7d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d7d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	3714      	adds	r7, #20
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd90      	pop	{r4, r7, pc}

0800d7dc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b083      	sub	sp, #12
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	460b      	mov	r3, r1
 800d7e6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800d7e8:	2300      	movs	r3, #0
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	370c      	adds	r7, #12
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f4:	4770      	bx	lr

0800d7f6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d7f6:	b590      	push	{r4, r7, lr}
 800d7f8:	b089      	sub	sp, #36	@ 0x24
 800d7fa:	af04      	add	r7, sp, #16
 800d7fc:	6078      	str	r0, [r7, #4]
 800d7fe:	4608      	mov	r0, r1
 800d800:	4611      	mov	r1, r2
 800d802:	461a      	mov	r2, r3
 800d804:	4603      	mov	r3, r0
 800d806:	70fb      	strb	r3, [r7, #3]
 800d808:	460b      	mov	r3, r1
 800d80a:	70bb      	strb	r3, [r7, #2]
 800d80c:	4613      	mov	r3, r2
 800d80e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d810:	2300      	movs	r3, #0
 800d812:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d814:	2300      	movs	r3, #0
 800d816:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d81e:	787c      	ldrb	r4, [r7, #1]
 800d820:	78ba      	ldrb	r2, [r7, #2]
 800d822:	78f9      	ldrb	r1, [r7, #3]
 800d824:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d828:	9303      	str	r3, [sp, #12]
 800d82a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d82c:	9302      	str	r3, [sp, #8]
 800d82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d830:	9301      	str	r3, [sp, #4]
 800d832:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d836:	9300      	str	r3, [sp, #0]
 800d838:	4623      	mov	r3, r4
 800d83a:	f7f6 fdcd 	bl	80043d8 <HAL_HCD_HC_SubmitRequest>
 800d83e:	4603      	mov	r3, r0
 800d840:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d842:	7bfb      	ldrb	r3, [r7, #15]
 800d844:	4618      	mov	r0, r3
 800d846:	f000 f86f 	bl	800d928 <USBH_Get_USB_Status>
 800d84a:	4603      	mov	r3, r0
 800d84c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d84e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d850:	4618      	mov	r0, r3
 800d852:	3714      	adds	r7, #20
 800d854:	46bd      	mov	sp, r7
 800d856:	bd90      	pop	{r4, r7, pc}

0800d858 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b082      	sub	sp, #8
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
 800d860:	460b      	mov	r3, r1
 800d862:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d86a:	78fa      	ldrb	r2, [r7, #3]
 800d86c:	4611      	mov	r1, r2
 800d86e:	4618      	mov	r0, r3
 800d870:	f7f7 f8ae 	bl	80049d0 <HAL_HCD_HC_GetURBState>
 800d874:	4603      	mov	r3, r0
}
 800d876:	4618      	mov	r0, r3
 800d878:	3708      	adds	r7, #8
 800d87a:	46bd      	mov	sp, r7
 800d87c:	bd80      	pop	{r7, pc}

0800d87e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d87e:	b580      	push	{r7, lr}
 800d880:	b082      	sub	sp, #8
 800d882:	af00      	add	r7, sp, #0
 800d884:	6078      	str	r0, [r7, #4]
 800d886:	460b      	mov	r3, r1
 800d888:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d890:	2b01      	cmp	r3, #1
 800d892:	d103      	bne.n	800d89c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d894:	78fb      	ldrb	r3, [r7, #3]
 800d896:	4618      	mov	r0, r3
 800d898:	f000 f872 	bl	800d980 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d89c:	20c8      	movs	r0, #200	@ 0xc8
 800d89e:	f7f5 fe85 	bl	80035ac <HAL_Delay>
  return USBH_OK;
 800d8a2:	2300      	movs	r3, #0
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3708      	adds	r7, #8
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bd80      	pop	{r7, pc}

0800d8ac <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	b085      	sub	sp, #20
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	70fb      	strb	r3, [r7, #3]
 800d8b8:	4613      	mov	r3, r2
 800d8ba:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d8c2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d8c4:	78fa      	ldrb	r2, [r7, #3]
 800d8c6:	68f9      	ldr	r1, [r7, #12]
 800d8c8:	4613      	mov	r3, r2
 800d8ca:	011b      	lsls	r3, r3, #4
 800d8cc:	1a9b      	subs	r3, r3, r2
 800d8ce:	009b      	lsls	r3, r3, #2
 800d8d0:	440b      	add	r3, r1
 800d8d2:	3317      	adds	r3, #23
 800d8d4:	781b      	ldrb	r3, [r3, #0]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d00a      	beq.n	800d8f0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d8da:	78fa      	ldrb	r2, [r7, #3]
 800d8dc:	68f9      	ldr	r1, [r7, #12]
 800d8de:	4613      	mov	r3, r2
 800d8e0:	011b      	lsls	r3, r3, #4
 800d8e2:	1a9b      	subs	r3, r3, r2
 800d8e4:	009b      	lsls	r3, r3, #2
 800d8e6:	440b      	add	r3, r1
 800d8e8:	333c      	adds	r3, #60	@ 0x3c
 800d8ea:	78ba      	ldrb	r2, [r7, #2]
 800d8ec:	701a      	strb	r2, [r3, #0]
 800d8ee:	e009      	b.n	800d904 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d8f0:	78fa      	ldrb	r2, [r7, #3]
 800d8f2:	68f9      	ldr	r1, [r7, #12]
 800d8f4:	4613      	mov	r3, r2
 800d8f6:	011b      	lsls	r3, r3, #4
 800d8f8:	1a9b      	subs	r3, r3, r2
 800d8fa:	009b      	lsls	r3, r3, #2
 800d8fc:	440b      	add	r3, r1
 800d8fe:	333d      	adds	r3, #61	@ 0x3d
 800d900:	78ba      	ldrb	r2, [r7, #2]
 800d902:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d904:	2300      	movs	r3, #0
}
 800d906:	4618      	mov	r0, r3
 800d908:	3714      	adds	r7, #20
 800d90a:	46bd      	mov	sp, r7
 800d90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d910:	4770      	bx	lr

0800d912 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d912:	b580      	push	{r7, lr}
 800d914:	b082      	sub	sp, #8
 800d916:	af00      	add	r7, sp, #0
 800d918:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f7f5 fe46 	bl	80035ac <HAL_Delay>
}
 800d920:	bf00      	nop
 800d922:	3708      	adds	r7, #8
 800d924:	46bd      	mov	sp, r7
 800d926:	bd80      	pop	{r7, pc}

0800d928 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d928:	b480      	push	{r7}
 800d92a:	b085      	sub	sp, #20
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	4603      	mov	r3, r0
 800d930:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d932:	2300      	movs	r3, #0
 800d934:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d936:	79fb      	ldrb	r3, [r7, #7]
 800d938:	2b03      	cmp	r3, #3
 800d93a:	d817      	bhi.n	800d96c <USBH_Get_USB_Status+0x44>
 800d93c:	a201      	add	r2, pc, #4	@ (adr r2, 800d944 <USBH_Get_USB_Status+0x1c>)
 800d93e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d942:	bf00      	nop
 800d944:	0800d955 	.word	0x0800d955
 800d948:	0800d95b 	.word	0x0800d95b
 800d94c:	0800d961 	.word	0x0800d961
 800d950:	0800d967 	.word	0x0800d967
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d954:	2300      	movs	r3, #0
 800d956:	73fb      	strb	r3, [r7, #15]
    break;
 800d958:	e00b      	b.n	800d972 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d95a:	2302      	movs	r3, #2
 800d95c:	73fb      	strb	r3, [r7, #15]
    break;
 800d95e:	e008      	b.n	800d972 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d960:	2301      	movs	r3, #1
 800d962:	73fb      	strb	r3, [r7, #15]
    break;
 800d964:	e005      	b.n	800d972 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d966:	2302      	movs	r3, #2
 800d968:	73fb      	strb	r3, [r7, #15]
    break;
 800d96a:	e002      	b.n	800d972 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d96c:	2302      	movs	r3, #2
 800d96e:	73fb      	strb	r3, [r7, #15]
    break;
 800d970:	bf00      	nop
  }
  return usb_status;
 800d972:	7bfb      	ldrb	r3, [r7, #15]
}
 800d974:	4618      	mov	r0, r3
 800d976:	3714      	adds	r7, #20
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr

0800d980 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b084      	sub	sp, #16
 800d984:	af00      	add	r7, sp, #0
 800d986:	4603      	mov	r3, r0
 800d988:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d98a:	79fb      	ldrb	r3, [r7, #7]
 800d98c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d98e:	79fb      	ldrb	r3, [r7, #7]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d102      	bne.n	800d99a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800d994:	2300      	movs	r3, #0
 800d996:	73fb      	strb	r3, [r7, #15]
 800d998:	e001      	b.n	800d99e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800d99a:	2301      	movs	r3, #1
 800d99c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d99e:	7bfb      	ldrb	r3, [r7, #15]
 800d9a0:	461a      	mov	r2, r3
 800d9a2:	2101      	movs	r1, #1
 800d9a4:	4803      	ldr	r0, [pc, #12]	@ (800d9b4 <MX_DriverVbusFS+0x34>)
 800d9a6:	f7f6 fbdf 	bl	8004168 <HAL_GPIO_WritePin>
}
 800d9aa:	bf00      	nop
 800d9ac:	3710      	adds	r7, #16
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	bd80      	pop	{r7, pc}
 800d9b2:	bf00      	nop
 800d9b4:	40020800 	.word	0x40020800

0800d9b8 <malloc>:
 800d9b8:	4b02      	ldr	r3, [pc, #8]	@ (800d9c4 <malloc+0xc>)
 800d9ba:	4601      	mov	r1, r0
 800d9bc:	6818      	ldr	r0, [r3, #0]
 800d9be:	f000 b82d 	b.w	800da1c <_malloc_r>
 800d9c2:	bf00      	nop
 800d9c4:	20000030 	.word	0x20000030

0800d9c8 <free>:
 800d9c8:	4b02      	ldr	r3, [pc, #8]	@ (800d9d4 <free+0xc>)
 800d9ca:	4601      	mov	r1, r0
 800d9cc:	6818      	ldr	r0, [r3, #0]
 800d9ce:	f000 b903 	b.w	800dbd8 <_free_r>
 800d9d2:	bf00      	nop
 800d9d4:	20000030 	.word	0x20000030

0800d9d8 <sbrk_aligned>:
 800d9d8:	b570      	push	{r4, r5, r6, lr}
 800d9da:	4e0f      	ldr	r6, [pc, #60]	@ (800da18 <sbrk_aligned+0x40>)
 800d9dc:	460c      	mov	r4, r1
 800d9de:	6831      	ldr	r1, [r6, #0]
 800d9e0:	4605      	mov	r5, r0
 800d9e2:	b911      	cbnz	r1, 800d9ea <sbrk_aligned+0x12>
 800d9e4:	f000 f8ae 	bl	800db44 <_sbrk_r>
 800d9e8:	6030      	str	r0, [r6, #0]
 800d9ea:	4621      	mov	r1, r4
 800d9ec:	4628      	mov	r0, r5
 800d9ee:	f000 f8a9 	bl	800db44 <_sbrk_r>
 800d9f2:	1c43      	adds	r3, r0, #1
 800d9f4:	d103      	bne.n	800d9fe <sbrk_aligned+0x26>
 800d9f6:	f04f 34ff 	mov.w	r4, #4294967295
 800d9fa:	4620      	mov	r0, r4
 800d9fc:	bd70      	pop	{r4, r5, r6, pc}
 800d9fe:	1cc4      	adds	r4, r0, #3
 800da00:	f024 0403 	bic.w	r4, r4, #3
 800da04:	42a0      	cmp	r0, r4
 800da06:	d0f8      	beq.n	800d9fa <sbrk_aligned+0x22>
 800da08:	1a21      	subs	r1, r4, r0
 800da0a:	4628      	mov	r0, r5
 800da0c:	f000 f89a 	bl	800db44 <_sbrk_r>
 800da10:	3001      	adds	r0, #1
 800da12:	d1f2      	bne.n	800d9fa <sbrk_aligned+0x22>
 800da14:	e7ef      	b.n	800d9f6 <sbrk_aligned+0x1e>
 800da16:	bf00      	nop
 800da18:	20000b84 	.word	0x20000b84

0800da1c <_malloc_r>:
 800da1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da20:	1ccd      	adds	r5, r1, #3
 800da22:	f025 0503 	bic.w	r5, r5, #3
 800da26:	3508      	adds	r5, #8
 800da28:	2d0c      	cmp	r5, #12
 800da2a:	bf38      	it	cc
 800da2c:	250c      	movcc	r5, #12
 800da2e:	2d00      	cmp	r5, #0
 800da30:	4606      	mov	r6, r0
 800da32:	db01      	blt.n	800da38 <_malloc_r+0x1c>
 800da34:	42a9      	cmp	r1, r5
 800da36:	d904      	bls.n	800da42 <_malloc_r+0x26>
 800da38:	230c      	movs	r3, #12
 800da3a:	6033      	str	r3, [r6, #0]
 800da3c:	2000      	movs	r0, #0
 800da3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800db18 <_malloc_r+0xfc>
 800da46:	f000 f869 	bl	800db1c <__malloc_lock>
 800da4a:	f8d8 3000 	ldr.w	r3, [r8]
 800da4e:	461c      	mov	r4, r3
 800da50:	bb44      	cbnz	r4, 800daa4 <_malloc_r+0x88>
 800da52:	4629      	mov	r1, r5
 800da54:	4630      	mov	r0, r6
 800da56:	f7ff ffbf 	bl	800d9d8 <sbrk_aligned>
 800da5a:	1c43      	adds	r3, r0, #1
 800da5c:	4604      	mov	r4, r0
 800da5e:	d158      	bne.n	800db12 <_malloc_r+0xf6>
 800da60:	f8d8 4000 	ldr.w	r4, [r8]
 800da64:	4627      	mov	r7, r4
 800da66:	2f00      	cmp	r7, #0
 800da68:	d143      	bne.n	800daf2 <_malloc_r+0xd6>
 800da6a:	2c00      	cmp	r4, #0
 800da6c:	d04b      	beq.n	800db06 <_malloc_r+0xea>
 800da6e:	6823      	ldr	r3, [r4, #0]
 800da70:	4639      	mov	r1, r7
 800da72:	4630      	mov	r0, r6
 800da74:	eb04 0903 	add.w	r9, r4, r3
 800da78:	f000 f864 	bl	800db44 <_sbrk_r>
 800da7c:	4581      	cmp	r9, r0
 800da7e:	d142      	bne.n	800db06 <_malloc_r+0xea>
 800da80:	6821      	ldr	r1, [r4, #0]
 800da82:	1a6d      	subs	r5, r5, r1
 800da84:	4629      	mov	r1, r5
 800da86:	4630      	mov	r0, r6
 800da88:	f7ff ffa6 	bl	800d9d8 <sbrk_aligned>
 800da8c:	3001      	adds	r0, #1
 800da8e:	d03a      	beq.n	800db06 <_malloc_r+0xea>
 800da90:	6823      	ldr	r3, [r4, #0]
 800da92:	442b      	add	r3, r5
 800da94:	6023      	str	r3, [r4, #0]
 800da96:	f8d8 3000 	ldr.w	r3, [r8]
 800da9a:	685a      	ldr	r2, [r3, #4]
 800da9c:	bb62      	cbnz	r2, 800daf8 <_malloc_r+0xdc>
 800da9e:	f8c8 7000 	str.w	r7, [r8]
 800daa2:	e00f      	b.n	800dac4 <_malloc_r+0xa8>
 800daa4:	6822      	ldr	r2, [r4, #0]
 800daa6:	1b52      	subs	r2, r2, r5
 800daa8:	d420      	bmi.n	800daec <_malloc_r+0xd0>
 800daaa:	2a0b      	cmp	r2, #11
 800daac:	d917      	bls.n	800dade <_malloc_r+0xc2>
 800daae:	1961      	adds	r1, r4, r5
 800dab0:	42a3      	cmp	r3, r4
 800dab2:	6025      	str	r5, [r4, #0]
 800dab4:	bf18      	it	ne
 800dab6:	6059      	strne	r1, [r3, #4]
 800dab8:	6863      	ldr	r3, [r4, #4]
 800daba:	bf08      	it	eq
 800dabc:	f8c8 1000 	streq.w	r1, [r8]
 800dac0:	5162      	str	r2, [r4, r5]
 800dac2:	604b      	str	r3, [r1, #4]
 800dac4:	4630      	mov	r0, r6
 800dac6:	f000 f82f 	bl	800db28 <__malloc_unlock>
 800daca:	f104 000b 	add.w	r0, r4, #11
 800dace:	1d23      	adds	r3, r4, #4
 800dad0:	f020 0007 	bic.w	r0, r0, #7
 800dad4:	1ac2      	subs	r2, r0, r3
 800dad6:	bf1c      	itt	ne
 800dad8:	1a1b      	subne	r3, r3, r0
 800dada:	50a3      	strne	r3, [r4, r2]
 800dadc:	e7af      	b.n	800da3e <_malloc_r+0x22>
 800dade:	6862      	ldr	r2, [r4, #4]
 800dae0:	42a3      	cmp	r3, r4
 800dae2:	bf0c      	ite	eq
 800dae4:	f8c8 2000 	streq.w	r2, [r8]
 800dae8:	605a      	strne	r2, [r3, #4]
 800daea:	e7eb      	b.n	800dac4 <_malloc_r+0xa8>
 800daec:	4623      	mov	r3, r4
 800daee:	6864      	ldr	r4, [r4, #4]
 800daf0:	e7ae      	b.n	800da50 <_malloc_r+0x34>
 800daf2:	463c      	mov	r4, r7
 800daf4:	687f      	ldr	r7, [r7, #4]
 800daf6:	e7b6      	b.n	800da66 <_malloc_r+0x4a>
 800daf8:	461a      	mov	r2, r3
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	42a3      	cmp	r3, r4
 800dafe:	d1fb      	bne.n	800daf8 <_malloc_r+0xdc>
 800db00:	2300      	movs	r3, #0
 800db02:	6053      	str	r3, [r2, #4]
 800db04:	e7de      	b.n	800dac4 <_malloc_r+0xa8>
 800db06:	230c      	movs	r3, #12
 800db08:	6033      	str	r3, [r6, #0]
 800db0a:	4630      	mov	r0, r6
 800db0c:	f000 f80c 	bl	800db28 <__malloc_unlock>
 800db10:	e794      	b.n	800da3c <_malloc_r+0x20>
 800db12:	6005      	str	r5, [r0, #0]
 800db14:	e7d6      	b.n	800dac4 <_malloc_r+0xa8>
 800db16:	bf00      	nop
 800db18:	20000b88 	.word	0x20000b88

0800db1c <__malloc_lock>:
 800db1c:	4801      	ldr	r0, [pc, #4]	@ (800db24 <__malloc_lock+0x8>)
 800db1e:	f000 b84b 	b.w	800dbb8 <__retarget_lock_acquire_recursive>
 800db22:	bf00      	nop
 800db24:	20000cc8 	.word	0x20000cc8

0800db28 <__malloc_unlock>:
 800db28:	4801      	ldr	r0, [pc, #4]	@ (800db30 <__malloc_unlock+0x8>)
 800db2a:	f000 b846 	b.w	800dbba <__retarget_lock_release_recursive>
 800db2e:	bf00      	nop
 800db30:	20000cc8 	.word	0x20000cc8

0800db34 <memset>:
 800db34:	4402      	add	r2, r0
 800db36:	4603      	mov	r3, r0
 800db38:	4293      	cmp	r3, r2
 800db3a:	d100      	bne.n	800db3e <memset+0xa>
 800db3c:	4770      	bx	lr
 800db3e:	f803 1b01 	strb.w	r1, [r3], #1
 800db42:	e7f9      	b.n	800db38 <memset+0x4>

0800db44 <_sbrk_r>:
 800db44:	b538      	push	{r3, r4, r5, lr}
 800db46:	4d06      	ldr	r5, [pc, #24]	@ (800db60 <_sbrk_r+0x1c>)
 800db48:	2300      	movs	r3, #0
 800db4a:	4604      	mov	r4, r0
 800db4c:	4608      	mov	r0, r1
 800db4e:	602b      	str	r3, [r5, #0]
 800db50:	f7f5 fc48 	bl	80033e4 <_sbrk>
 800db54:	1c43      	adds	r3, r0, #1
 800db56:	d102      	bne.n	800db5e <_sbrk_r+0x1a>
 800db58:	682b      	ldr	r3, [r5, #0]
 800db5a:	b103      	cbz	r3, 800db5e <_sbrk_r+0x1a>
 800db5c:	6023      	str	r3, [r4, #0]
 800db5e:	bd38      	pop	{r3, r4, r5, pc}
 800db60:	20000cc4 	.word	0x20000cc4

0800db64 <__errno>:
 800db64:	4b01      	ldr	r3, [pc, #4]	@ (800db6c <__errno+0x8>)
 800db66:	6818      	ldr	r0, [r3, #0]
 800db68:	4770      	bx	lr
 800db6a:	bf00      	nop
 800db6c:	20000030 	.word	0x20000030

0800db70 <__libc_init_array>:
 800db70:	b570      	push	{r4, r5, r6, lr}
 800db72:	4d0d      	ldr	r5, [pc, #52]	@ (800dba8 <__libc_init_array+0x38>)
 800db74:	4c0d      	ldr	r4, [pc, #52]	@ (800dbac <__libc_init_array+0x3c>)
 800db76:	1b64      	subs	r4, r4, r5
 800db78:	10a4      	asrs	r4, r4, #2
 800db7a:	2600      	movs	r6, #0
 800db7c:	42a6      	cmp	r6, r4
 800db7e:	d109      	bne.n	800db94 <__libc_init_array+0x24>
 800db80:	4d0b      	ldr	r5, [pc, #44]	@ (800dbb0 <__libc_init_array+0x40>)
 800db82:	4c0c      	ldr	r4, [pc, #48]	@ (800dbb4 <__libc_init_array+0x44>)
 800db84:	f000 f872 	bl	800dc6c <_init>
 800db88:	1b64      	subs	r4, r4, r5
 800db8a:	10a4      	asrs	r4, r4, #2
 800db8c:	2600      	movs	r6, #0
 800db8e:	42a6      	cmp	r6, r4
 800db90:	d105      	bne.n	800db9e <__libc_init_array+0x2e>
 800db92:	bd70      	pop	{r4, r5, r6, pc}
 800db94:	f855 3b04 	ldr.w	r3, [r5], #4
 800db98:	4798      	blx	r3
 800db9a:	3601      	adds	r6, #1
 800db9c:	e7ee      	b.n	800db7c <__libc_init_array+0xc>
 800db9e:	f855 3b04 	ldr.w	r3, [r5], #4
 800dba2:	4798      	blx	r3
 800dba4:	3601      	adds	r6, #1
 800dba6:	e7f2      	b.n	800db8e <__libc_init_array+0x1e>
 800dba8:	0800dcb0 	.word	0x0800dcb0
 800dbac:	0800dcb0 	.word	0x0800dcb0
 800dbb0:	0800dcb0 	.word	0x0800dcb0
 800dbb4:	0800dcb4 	.word	0x0800dcb4

0800dbb8 <__retarget_lock_acquire_recursive>:
 800dbb8:	4770      	bx	lr

0800dbba <__retarget_lock_release_recursive>:
 800dbba:	4770      	bx	lr

0800dbbc <memcpy>:
 800dbbc:	440a      	add	r2, r1
 800dbbe:	4291      	cmp	r1, r2
 800dbc0:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbc4:	d100      	bne.n	800dbc8 <memcpy+0xc>
 800dbc6:	4770      	bx	lr
 800dbc8:	b510      	push	{r4, lr}
 800dbca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbd2:	4291      	cmp	r1, r2
 800dbd4:	d1f9      	bne.n	800dbca <memcpy+0xe>
 800dbd6:	bd10      	pop	{r4, pc}

0800dbd8 <_free_r>:
 800dbd8:	b538      	push	{r3, r4, r5, lr}
 800dbda:	4605      	mov	r5, r0
 800dbdc:	2900      	cmp	r1, #0
 800dbde:	d041      	beq.n	800dc64 <_free_r+0x8c>
 800dbe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbe4:	1f0c      	subs	r4, r1, #4
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	bfb8      	it	lt
 800dbea:	18e4      	addlt	r4, r4, r3
 800dbec:	f7ff ff96 	bl	800db1c <__malloc_lock>
 800dbf0:	4a1d      	ldr	r2, [pc, #116]	@ (800dc68 <_free_r+0x90>)
 800dbf2:	6813      	ldr	r3, [r2, #0]
 800dbf4:	b933      	cbnz	r3, 800dc04 <_free_r+0x2c>
 800dbf6:	6063      	str	r3, [r4, #4]
 800dbf8:	6014      	str	r4, [r2, #0]
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc00:	f7ff bf92 	b.w	800db28 <__malloc_unlock>
 800dc04:	42a3      	cmp	r3, r4
 800dc06:	d908      	bls.n	800dc1a <_free_r+0x42>
 800dc08:	6820      	ldr	r0, [r4, #0]
 800dc0a:	1821      	adds	r1, r4, r0
 800dc0c:	428b      	cmp	r3, r1
 800dc0e:	bf01      	itttt	eq
 800dc10:	6819      	ldreq	r1, [r3, #0]
 800dc12:	685b      	ldreq	r3, [r3, #4]
 800dc14:	1809      	addeq	r1, r1, r0
 800dc16:	6021      	streq	r1, [r4, #0]
 800dc18:	e7ed      	b.n	800dbf6 <_free_r+0x1e>
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	685b      	ldr	r3, [r3, #4]
 800dc1e:	b10b      	cbz	r3, 800dc24 <_free_r+0x4c>
 800dc20:	42a3      	cmp	r3, r4
 800dc22:	d9fa      	bls.n	800dc1a <_free_r+0x42>
 800dc24:	6811      	ldr	r1, [r2, #0]
 800dc26:	1850      	adds	r0, r2, r1
 800dc28:	42a0      	cmp	r0, r4
 800dc2a:	d10b      	bne.n	800dc44 <_free_r+0x6c>
 800dc2c:	6820      	ldr	r0, [r4, #0]
 800dc2e:	4401      	add	r1, r0
 800dc30:	1850      	adds	r0, r2, r1
 800dc32:	4283      	cmp	r3, r0
 800dc34:	6011      	str	r1, [r2, #0]
 800dc36:	d1e0      	bne.n	800dbfa <_free_r+0x22>
 800dc38:	6818      	ldr	r0, [r3, #0]
 800dc3a:	685b      	ldr	r3, [r3, #4]
 800dc3c:	6053      	str	r3, [r2, #4]
 800dc3e:	4408      	add	r0, r1
 800dc40:	6010      	str	r0, [r2, #0]
 800dc42:	e7da      	b.n	800dbfa <_free_r+0x22>
 800dc44:	d902      	bls.n	800dc4c <_free_r+0x74>
 800dc46:	230c      	movs	r3, #12
 800dc48:	602b      	str	r3, [r5, #0]
 800dc4a:	e7d6      	b.n	800dbfa <_free_r+0x22>
 800dc4c:	6820      	ldr	r0, [r4, #0]
 800dc4e:	1821      	adds	r1, r4, r0
 800dc50:	428b      	cmp	r3, r1
 800dc52:	bf04      	itt	eq
 800dc54:	6819      	ldreq	r1, [r3, #0]
 800dc56:	685b      	ldreq	r3, [r3, #4]
 800dc58:	6063      	str	r3, [r4, #4]
 800dc5a:	bf04      	itt	eq
 800dc5c:	1809      	addeq	r1, r1, r0
 800dc5e:	6021      	streq	r1, [r4, #0]
 800dc60:	6054      	str	r4, [r2, #4]
 800dc62:	e7ca      	b.n	800dbfa <_free_r+0x22>
 800dc64:	bd38      	pop	{r3, r4, r5, pc}
 800dc66:	bf00      	nop
 800dc68:	20000b88 	.word	0x20000b88

0800dc6c <_init>:
 800dc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc6e:	bf00      	nop
 800dc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc72:	bc08      	pop	{r3}
 800dc74:	469e      	mov	lr, r3
 800dc76:	4770      	bx	lr

0800dc78 <_fini>:
 800dc78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc7a:	bf00      	nop
 800dc7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc7e:	bc08      	pop	{r3}
 800dc80:	469e      	mov	lr, r3
 800dc82:	4770      	bx	lr
