{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636363521526 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636363521563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636363521579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636363521579 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636363521664 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636363521848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636363521848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636363521848 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636363521848 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636363521848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636363521848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636363521848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636363521848 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 16 " "No exact pin location assignment(s) for 2 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CODE\[8\] " "Pin CODE\[8\] not assigned to an exact location on the device" {  } { { "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CODE[8] } } } { "lab1.bdf" "" { Schematic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 336 -24 144 352 "CODE" "" } } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CODE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636363522227 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CODE\[9\] " "Pin CODE\[9\] not assigned to an exact location on the device" {  } { { "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CODE[9] } } } { "lab1.bdf" "" { Schematic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 336 -24 144 352 "CODE" "" } } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CODE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1636363522227 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1636363522227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636363522312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636363522312 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1636363522312 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1636363522312 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636363522696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "QUARZ (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node QUARZ (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[7\] " "Destination node lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_32k.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_32k.tdf" 78 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[6\] " "Destination node lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_32k.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_32k.tdf" 78 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[5\] " "Destination node lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_32k.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_32k.tdf" 78 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[4\] " "Destination node lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_32k.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_32k.tdf" 78 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[3\] " "Destination node lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_32k.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_32k.tdf" 78 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[2\] " "Destination node lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_32k.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_32k.tdf" 78 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[1\] " "Destination node lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_32k:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_32k.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_32k.tdf" 78 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_32k:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[11\] " "Destination node lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[11\]" {  } { { "db/cntr_qgj.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_qgj.tdf" 97 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_qgj:auto_generated|safe_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[10\] " "Destination node lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[10\]" {  } { { "db/cntr_qgj.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_qgj.tdf" 97 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_qgj:auto_generated|safe_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[9\] " "Destination node lpm_counter2:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_qgj:auto_generated\|counter_reg_bit1a\[9\]" {  } { { "db/cntr_qgj.tdf" "" { Text "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/db/cntr_qgj.tdf" 97 19 0 } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_qgj:auto_generated|safe_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1636363522728 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636363522728 ""}  } { { "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QUARZ } } } { "e:/cad/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/cad/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QUARZ" } } } } { "lab1.bdf" "" { Schematic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 104 -32 144 120 "QUARZ" "" } } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QUARZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636363522728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "t_1  " "Automatically promoted node t_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_1~0 " "Destination node t_1~0" {  } { { "lab1.bdf" "" { Schematic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 104 680 744 184 "t_1" "" } } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK " "Destination node SCK" {  } { { "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/cad/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SCK } } } { "e:/cad/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/cad/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCK" } } } } { "lab1.bdf" "" { Schematic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 120 896 1072 136 "SCK" "" } } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636363522728 ""}  } { { "lab1.bdf" "" { Schematic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 104 680 744 184 "t_1" "" } } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636363522728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636363522728 ""}  } { { "lab1.bdf" "" { Schematic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/lab1.bdf" { { 1056 400 464 1104 "inst6" "" } } } } { "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/cad/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636363522728 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636363522828 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636363522828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636363522828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636363522828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636363522828 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636363522828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636363522828 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636363522828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636363522843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1636363522843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636363522843 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1636363522843 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1636363522843 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1636363522843 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 27 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636363522843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 8 27 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636363522843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 35 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636363522843 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636363522843 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1636363522843 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1636363522843 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636363522859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636363523186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636363523502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636363523518 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636363523772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636363523772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636363523834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1636363524273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636363524273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636363524536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1636363524536 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636363524536 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1636363524536 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636363524536 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK 0 " "Pin \"SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636363524552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CS 0 " "Pin \"CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636363524552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI 0 " "Pin \"MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636363524552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLR 0 " "Pin \"CLR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636363524552 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC 0 " "Pin \"LDAC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1636363524552 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1636363524552 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636363524589 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636363524605 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636363524652 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636363524752 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1636363524784 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/output_files/lab1.fit.smsg " "Generated suppressed messages file F:/interfaces_08.11/sinus/spi_2_DAC_APPROVED/output_files/lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636363525317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636363526250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 08 12:25:26 2021 " "Processing ended: Mon Nov 08 12:25:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636363526250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636363526250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636363526250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636363526250 ""}
