{"course_name": "Digital Logic", "description": "This module provides a rigorous introduction to topics in digital logic design. Introductory topics include: classification of digital systems, number systems and binary arithmetic, error detection and correction, and switching algebra. Combinational design analysis and synthesis topics include: logic function optimization, arithmetic units such as adders and subtractors, and control units such as decoders and multiplexers. In-depth discussions on memory elements such as various types of latches and flip-flops, finite state machine analysis and design, random access memories, FPGAs, and high-level hardware description language programming such as VHDL or Verilog. Timing hazards, both static and dynamic, programmable logic devices, PLA, PAL and FPGA will also be covered. Prerequisite: None.\n\r      ", "classification": "CENG-SHU", "grading": "Ugrd Shanghai Graded", "class_name": "", "meet_data": "[{'start': '3.15 PM', 'end': '5.15 PM', 'day': 'Thu'}]", "notes": "", "instructors": [], "component": "Laboratory", "number": "201", "loc_code": "SH", "session": {"start": " 09/01/201", "end": " 12/12/2014", "day": ""}, "college": "NYU Shanghai", "location": "", "units": "4", "is_open": true, "section": "002"}
{"course_name": "Digital Logic", "description": "This module provides a rigorous introduction to topics in digital logic design. Introductory topics include: classification of digital systems, number systems and binary arithmetic, error detection and correction, and switching algebra. Combinational design analysis and synthesis topics include: logic function optimization, arithmetic units such as adders and subtractors, and control units such as decoders and multiplexers. In-depth discussions on memory elements such as various types of latches and flip-flops, finite state machine analysis and design, random access memories, FPGAs, and high-level hardware description language programming such as VHDL or Verilog. Timing hazards, both static and dynamic, programmable logic devices, PLA, PAL and FPGA will also be covered. Prerequisite: None.\n\r      ", "classification": "CENG-SHU", "grading": "Ugrd Shanghai Graded", "class_name": "", "meet_data": "[{'start': '11.15 AM', 'end': '12.30 PM', 'day': 'Tue'}, {'start': '11.15 AM', 'end': '12.30 PM', 'day': 'Thu'}]", "notes": "This course satisfies the following Major requirement(s): CENG; EE.\n\nStudy away students need permission to enroll in this course: please contact shanghai.advising@nyu.edu. Please include a note of endorsement from your academic advisor indicating your need for you to enroll in this course.", "instructors": [], "component": "Lecture", "number": "201", "loc_code": "SH", "session": {"start": " 09/01/201", "end": " 12/12/2014", "day": ""}, "college": "NYU Shanghai", "location": "", "units": "4", "is_open": true, "section": "001"}
