// Seed: 368599944
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  reg  id_4;
  wire id_5;
  wire id_6;
  always id_4 = id_4 > 1;
  reg  id_7;
  wire id_8;
  assign module_1.id_2 = 0;
  initial begin : LABEL_0
    id_4 <= id_7;
  end
endmodule
module module_1 (
    output logic id_0
);
  final
    if (1)
      if (1 + id_2)
        @(posedge id_2 or id_2) begin : LABEL_0
          if (1 > id_2) id_0 = 1'd0;
        end
      else begin : LABEL_0
        id_0 <= id_2;
      end
  module_0 modCall_1 ();
  wire id_3;
  wire id_4;
endmodule
