Oh no...

Cycle: 8
Incorrect Write to Memory
MARS instruction number: 8	Instruction: sw $18,4($16)
MARS: Memory Write to Addr: 0x10010004 Val: 0x00000001
Student: Memory Write to Addr: 0x10010004 Val: 0x10010000

Cycle: 11
Incorrect Write to Register File
MARS instruction number: 11	Instruction: lw $20,4($16)
MARS: Register Write to Reg: 0x14 Val: 0x00000001
Student: Register Write to Reg: 0x14 Val: 0x10010000

Cycle: 12
Incorrect Write to Register File
MARS instruction number: 12	Instruction: add $18,$19,$20
MARS: Register Write to Reg: 0x12 Val: 0x00000002
Student: Register Write to Reg: 0x12 Val: 0x00010001

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


