// Seed: 441561440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    output supply0 id_0,
    input  supply0 id_1,
    output supply0 _id_2
);
  localparam id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  id_5 :
  assert property (@(posedge id_4 <-> "" or posedge -1 != id_5 or posedge 1) id_1)
  else;
  logic [7:0] id_6;
  real id_7;
  ;
  assign id_2 = id_6;
endmodule
