# Copyright 2025 DeepMind Technologies Limited. All Rights Reserved.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ==============================================================================
"""Ragged dot Pallas-Mosaic-GPU Quantized Kernel (Blackwell)."""

import jax
from jax import lax
from jax.experimental import pallas as pl
from jax.experimental.pallas import mosaic_gpu as plgpu
from jax.extend import backend
import jax.numpy as jnp
from jaxtyping import Array, Float, Integer  # pylint: disable=g-multiple-import,g-importing-member
from jaxlib.mlir.dialects import arith
from jaxlib.mlir.dialects import memref
import qwix
from tokamax._src import jaxtyping
from tokamax._src.ops.ragged_dot import base
from tokamax._src.ops.ragged_dot import pallas_mosaic_gpu_common as common


# MMA + TMA
_MAIN_WG = 0
# Dequant WarpGroup
_DEQ_WG = 1
_STORE_WG = 2
# Warp in main WarpGroup
_MMA_WARP = 0
_W_TMA_WARP = 1
_X_TMA_WARP = 2
_TMEM = plgpu.Layout.TCGEN05_TMEM_NATIVE
_TCGEN05 = plgpu.Layout.TCGEN05
_TCGEN05_ROW = _TCGEN05.reduce(1)


def dequant(s_ref, w):
  """Dequantize the array `w` using a 1D ref `s_ref`."""

  @plgpu.inline_mgpu(
      arg_types=(plgpu.RefType(), _TMEM),
      return_type=plgpu.ShapeDtypeStruct(w.shape, s_ref.dtype, _TMEM),
  )
  def scaled_w(_, s_smem, w):
    def scale(w_val, idx):
      assert s_smem.type.shape == [w.shape[0]]
      return arith.mulf(memref.load(s_smem, (idx[0],)), w_val)

    return w.foreach(scale, create_array=True)

  return scaled_w(s_ref, w.astype(s_ref.dtype))


@jaxtyping.jaxtyped
def ragged_dot_gpu_quant_post_scale_blackwell_kernel(
    lhs: Float[Array, "M K"],
    rhs: Float[qwix.QArray, "G K N"],
    group_sizes: Integer[Array, "G"],
    out_dtype: jnp.dtype,
    config: common.Config,
    activation: base.ActivationFunction | None = None,
) -> Float[Array, "M N"]:
  """Pallas kernel for ragged dot with GPU quantization."""
  assert rhs.zero_point is None

  block_m = config.block_m
  block_n = config.block_n
  block_k = config.block_k
  num_stages = config.num_stages
  collective = config.collective
  # `tile` is for each block
  tile_m = block_m
  tile_n = block_n
  if collective:
    block_m *= 2
    block_n *= 2

  w, w_scales, x = (rhs.qvalue.mT, rhs.scale, lhs)

  (num_groups, n, k_w), (m, k_x) = w.shape, x.shape
  tile_k = k_w // w_scales.shape[1]
  if k_w != k_x:
    raise ValueError(
        f"Contraction dim mismatch: weights.shape[1]={k_w}, x.shape[-1]={k_x}"
    )
  if group_sizes.shape != (num_groups,):
    raise ValueError(
        "Expected group_sizes to have shape"
        f" {(num_groups,)} but got {group_sizes.shape}"
    )
  if (x.dtype, w.dtype) != (jnp.bfloat16, jnp.int4):
    raise ValueError(
        "Only mixed precision bfloat16 x int4 supported, got:"
        f" {x.dtype=} {w.dtype=}."
    )

  if config.split_m != 1:
    raise ValueError("Only split_m = 1 is supported.")

  try:
    swizzle = plgpu.find_swizzle(block_k * jnp.dtype(x.dtype).itemsize * 8)
  except ValueError as e:
    raise NotImplementedError("No possible swizzle.") from e

  swizzle_elems = swizzle // jnp.dtype(x.dtype).itemsize

  try:
    transforms = (
        plgpu.TilingTransform((8, swizzle_elems)),
        plgpu.SwizzleTransform(swizzle),
    )
  except ValueError as e:
    raise NotImplementedError(
        f"{swizzle=} {swizzle_elems=} unsupported."
    ) from e

  w_elem_bits = 4
  w_swizzle = plgpu.find_swizzle(block_k * w_elem_bits)  # n,k
  w_swizzle_elems = (w_swizzle * 8) // w_elem_bits
  # num_stages must be less than or equal to the number of blocks
  num_stages = min(num_stages, k_w // block_k)

  m_iters = pl.cdiv(m, block_m) + num_groups - 1
  n_iters = pl.cdiv(n, block_n)
  group_info = common.GroupInfo.create_aligned(
      group_sizes, block_m, m_iters
  )

  def kernel(*refs, scoped):
    (
        x_gmem,
        w_gmem,
        w_scales_gmem,
        _,
        group_id_gmem,
        start_within_block_gmem,
        actual_size_gmem,
        block_start_gmem,
        out_gmem,
    ) = refs
    (
        scratch_buffers,
        barriers,
    ) = scoped
    (x_smem, w_smem, w_bf16_tmem, out_smem, acc_tmem) = (
        scratch_buffers
    )
    (
        x_tma_barrier,
        w_tma_barrier,
        w_bf16_barrier,
        tcgen05_barrier,
        acc_consumed_barrier,
    ) = barriers

    m, k = x_gmem.shape
    num_k_iters = pl.cdiv(k, block_k)
    cluster_idx = lax.axis_index("x")

    @plgpu.nd_loop((m_iters * n_iters,), collective_axes=("sm",), init_carry=0)
    def mn_loop(loop_info: plgpu.NDLoopInfo, carry):
      (lin_idx,) = loop_info.index
      tid_m, ni = plgpu.planar_snake(
          lin_idx,
          (m_iters, n_iters),
          config.grid_minor_dim,
          config.grid_tile_width,
      )
      group_id = group_id_gmem[tid_m]
      start_within_block = start_within_block_gmem[tid_m]
      actual_size = actual_size_gmem[tid_m]
      block_start = block_start_gmem[tid_m]
      slice_m = pl.ds(block_start, block_m)
      slice_n = pl.ds(ni * block_n + cluster_idx * tile_n, tile_n)
      wg = jax.lax.axis_index("wg")

      is_lead_block = cluster_idx == 0

      @pl.when(actual_size > 0)
      def _body():
        @pl.when(wg == _MAIN_WG)
        def _():
          @pl.core_map(plgpu.WarpMesh(axis_name="warp"))
          def _per_warp():
            warp_id = lax.axis_index("warp")

            @pl.when(warp_id == _W_TMA_WARP)
            def w_tma_warp():
              def do_tma_w(ki, slot):
                plgpu.copy_gmem_to_smem(  # e,n,k
                    w_gmem.at[
                        group_id,
                        slice_n,
                        pl.ds(ki * block_k, block_k),
                    ],
                    w_smem.at[slot],
                    w_tma_barrier.at[slot],
                )

              def _iter_w(ki, _):
                slot = lax.rem(ki, num_stages)

                @pl.when((ki >= num_stages) | (carry > 0))
                def _():
                  plgpu.barrier_wait(w_bf16_barrier.at[slot])

                do_tma_w(ki, slot)

              lax.fori_loop(0, num_k_iters, _iter_w, None)

            @pl.when(warp_id == _X_TMA_WARP)
            def x_tma_warp():
              def do_tma_x(ki, slot):
                plgpu.copy_gmem_to_smem(  # m,k
                    x_gmem.at[
                        slice_m,
                        pl.ds(ki * block_k, block_k),
                    ],
                    x_smem.at[slot],
                    x_tma_barrier.at[slot],
                    partitioned_axis=0 if collective else None,
                    collective_axes="x" if collective else None,
                )

              def _iter_x(ki, _):
                slot = lax.rem(ki, num_stages)

                @pl.when((ki >= num_stages) | (carry > 0))
                def _():
                  # Wait for the previous mma to complete.
                  plgpu.barrier_wait(tcgen05_barrier.at[slot])

                do_tma_x(ki, slot)

              lax.fori_loop(0, num_k_iters, _iter_x, None)

            @pl.when(warp_id == _MMA_WARP)
            def mma_warp():
              def do_mma(ki, _):
                slot = lax.rem(ki, num_stages)

                with jax.named_scope("wait acc_consumed"):
                  @pl.when((ki >= num_stages) | (carry > 0))
                  def _():
                    # wait for the previous mma to complete
                    # to ensure the acc_tmem is consumed.
                    plgpu.barrier_wait(acc_consumed_barrier.at[slot])

                @pl.when(is_lead_block)
                def _():
                  with jax.named_scope("wait_x_tma"):
                    plgpu.barrier_wait(x_tma_barrier.at[slot])

                with jax.named_scope("wait_wbf16"):
                  plgpu.barrier_wait(w_bf16_barrier.at[slot])

                @pl.when(is_lead_block)
                def _():
                  with jax.named_scope("issuing mma"):
                    plgpu.tcgen05_mma(
                        acc_tmem.at[:, pl.ds(slot * block_m, block_m)],
                        w_bf16_tmem.at[:, pl.ds(slot * block_k, block_k)],
                        x_smem.at[slot].T,
                        tcgen05_barrier.at[slot],
                        accumulate=False,
                        collective_axis="x" if collective else None,
                    )

              lax.fori_loop(0, num_k_iters, do_mma, None)

        @pl.when(wg == _DEQ_WG)
        def _():
          def _deq(ki, _):
            slot = lax.rem(ki, num_stages)
            with jax.named_scope("wait w"):
              plgpu.barrier_wait(w_tma_barrier.at[slot])
            # S -> T
            with jax.named_scope("S->R"):
              w = plgpu.load(
                  w_smem.at[slot],
                  (),
                  layout=_TMEM(8),
                  optimized=False,
              )
            # dequant
            with jax.named_scope("upcast"):
              w_deq = w.astype(x_smem.dtype)
            with jax.named_scope("layout cast"):
              w_deq = plgpu.layout_cast(w_deq, _TMEM)

            with jax.named_scope("MMA"):
              @pl.when((ki >= num_stages) | (carry > 0))
              def _():
                # Wait for the previous mma to complete.
                plgpu.barrier_wait(tcgen05_barrier.at[slot])

            # R -> T
            plgpu.async_store_tmem(
                w_bf16_tmem.at[:, pl.ds(slot * block_k, block_k)], w_deq
            )
            plgpu.commit_tmem()

            with jax.named_scope("arrive bf16"):
              plgpu.barrier_arrive(w_bf16_barrier.at[slot])

          lax.fori_loop(0, num_k_iters, _deq, None)

        @pl.when(wg == _STORE_WG)
        def _():
          acc = plgpu.layout_cast(
              jnp.zeros((tile_n, block_m), dtype=jnp.float32),
              _TCGEN05,
          )
          def _loop_body(ki, acc):
            slot = lax.rem(ki, num_stages)
            scale = plgpu.load(
                w_scales_gmem,
                (
                    group_id,
                    lax.div((ki * block_k), tile_k),
                    slice_n,
                ),
                layout=_TCGEN05_ROW,
                optimized=False,
            ).astype(acc.dtype)
            scale = plgpu.layout_cast(
                lax.broadcast_in_dim(scale, acc.shape, [0]), _TCGEN05
            )
            with jax.named_scope("wait MMA"):
              plgpu.barrier_wait(tcgen05_barrier.at[slot])
            with jax.named_scope("scale acc"):
              local_acc = plgpu.async_load_tmem(
                  acc_tmem.at[:, pl.ds(slot * block_m, block_m)]
              )
              acc += local_acc * scale
            plgpu.wait_load_tmem()
            plgpu.barrier_arrive(acc_consumed_barrier.at[slot])
            return acc

          acc = lax.fori_loop(0, num_k_iters, _loop_body, acc)

          # Apply activation function to the output in dtype of acc if
          # provided.
          acc = (
              activation(acc) if activation is not None else acc
          )
          # acc -> SMEM
          with jax.named_scope("acc -> SMEM"):
            out_smem.T[...] = plgpu.layout_cast(
                acc.astype(out_smem.dtype), plgpu.Layout.TCGEN05_TRANSPOSED
            )
            plgpu.commit_smem()

          with jax.named_scope("SMEM -> GMEM"):
            # Write out the largest power of two rows first,
            # then the next largest, etc.
            # This allows us to coalesce writes as much as possible.
            offset = start_within_block
            size = 1 << (min(block_m, m).bit_length() - 1)
            while size > 0:

              @pl.when(actual_size & size != 0)
              def _():
                out_smem_slice = out_smem.at[pl.ds(offset, size)]
                o_gref_slice = out_gmem.at[
                    pl.ds(block_start + offset, size),
                    pl.ds(ni * block_n + cluster_idx * tile_n, tile_n),
                ]
                plgpu.copy_smem_to_gmem(
                    out_smem_slice, o_gref_slice, commit_group=False
                )

              offset += actual_size & size
              size //= 2
          plgpu.commit_smem_to_gmem_group()
          plgpu.wait_smem_to_gmem(0, wait_read_only=True)
      return carry + (actual_size > 0)

  def kernel_entry(*refs):
    x_smem = plgpu.SMEM(
        (num_stages, tile_m, block_k),
        dtype=x.dtype,
        transforms=transforms,
    )
    out_smem = plgpu.SMEM(
        (block_m, tile_n),
        dtype=out_dtype,
        # workaround for ValueError: Dynamic slice base index (which is a
        # dynamic value) cannot be statically proven to be divisible by
        # the tiling (8)
        transforms=(
            plgpu.TilingTransform((1, 128 // jnp.dtype(out_dtype).itemsize)),
            plgpu.SwizzleTransform(128),
        ),
    )
    w_smem = plgpu.SMEM(
        (num_stages, tile_n, block_k),
        dtype=w.dtype,
        transforms=(
            plgpu.TilingTransform((8, w_swizzle_elems)),
            plgpu.SwizzleTransform(w_swizzle),
        ),
    )
    w_bf16_tmem = plgpu.TMEM(
        (tile_n, num_stages * block_k),
        dtype=w_scales.dtype,
        packed=True,
        collective=collective,
    )
    acc_tmem = plgpu.TMEM(
        (tile_n, num_stages * block_m),
        dtype=jnp.float32,
        collective=collective,
    )
    x_tma_barrier = plgpu.Barrier(num_barriers=num_stages)
    w_tma_barrier = plgpu.Barrier(num_barriers=num_stages)
    if collective:
      w_bf16_barrier = plgpu.ClusterBarrier(
          num_barriers=num_stages,
          collective_axes=("x",),
          orders_tensor_core=True,
      )
      acc_consumed_barrier = plgpu.ClusterBarrier(
          num_barriers=num_stages,
          collective_axes=("x",),
          orders_tensor_core=True,
      )
    else:
      w_bf16_barrier = plgpu.Barrier(
          num_barriers=num_stages
      )
      acc_consumed_barrier = plgpu.Barrier(
          num_barriers=num_stages)

    tcgen05_barrier = plgpu.Barrier(
        num_barriers=num_stages, orders_tensor_core=True
    )
    pl.run_scoped(
        lambda *args: kernel(*refs, scoped=args),
        (
            x_smem,
            w_smem,
            w_bf16_tmem,
            out_smem,
            acc_tmem,
        ),
        (
            x_tma_barrier,
            w_tma_barrier,
            w_bf16_barrier,
            tcgen05_barrier,
            acc_consumed_barrier,
        ),
        collective_axes="wg",
    )

  num_sms = backend.get_default_device().core_count
  profile = False
  if profile:
    num_sms = 1 + collective
  f = plgpu.kernel(
      kernel_entry,
      out_shape=jax.ShapeDtypeStruct((m, n), jnp.bfloat16),
      num_threads=3,
      thread_name="wg",
      grid=(num_sms // (1 + collective),),
      grid_names=("sm",),
      cluster=(1 + collective,),
      cluster_names=("x",),
      compiler_params=plgpu.CompilerParams(
          approx_math=True,
          unsafe_no_auto_barriers=True,
          profile_space=160 if profile else 0,
          profile_dir="sponge" if profile else "",
      ),
  )
  return f(
      x,
      w,
      w_scales,
      group_info.block,
      group_info.group_id,
      group_info.start_within_block,
      group_info.actual_size,
      group_info.block_start,
  )
