
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116408                       # Number of seconds simulated
sim_ticks                                116407600827                       # Number of ticks simulated
final_tick                               1171238218906                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95076                       # Simulator instruction rate (inst/s)
host_op_rate                                   123269                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3461950                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906128                       # Number of bytes of host memory used
host_seconds                                 33624.86                       # Real time elapsed on the host
sim_insts                                  3196932954                       # Number of instructions simulated
sim_ops                                    4144913919                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       691456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1501312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1043200                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3241344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1379840                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1379840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5402                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11729                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8150                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25323                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10780                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10780                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5939956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12897027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8961614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27844780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11853522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11853522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11853522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5939956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12897027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8961614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39698301                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139745020                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23425118                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19004936                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001424                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9674811                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9022255                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2523525                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92487                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102400186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128060977                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23425118                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11545780                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28211003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6522360                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2619335                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11961043                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137725927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109514924     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1986096      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3647324      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3296254      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2102318      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1713833      1.24%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997362      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1038858      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13428958      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137725927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167628                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.916390                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101361067                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3976321                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27845789                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47562                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4495180                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4049261                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155067945                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1295                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4495180                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102178170                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1049950                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1768470                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27057804                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176345                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153362921                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        221281                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216891271                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    714191932                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    714191932                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45186702                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4234053                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14587118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7208710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81918                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610509                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150480419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139790302                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       157385                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26429352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     58150502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137725927                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.014989                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560466                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79176525     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24094649     17.49%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12667483      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7321246      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8110009      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3014658      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667482      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512269      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161606      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137725927                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559912     68.54%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        119081     14.58%     83.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137881     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117724638     84.22%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978101      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12898989      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7171668      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139790302                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.000324                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816874                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418280790                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176943790                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136722914                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140607176                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269057                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3393683                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117668                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4495180                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         682733                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103572                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150514231                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14587118                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7208710                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1117493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1122236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239729                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137481866                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12388135                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2308436                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19559449                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19565104                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7171314                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983805                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136848236                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136722914                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79811581                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224180029                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.978374                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356016                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27385231                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026560                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133230747                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924182                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694407                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82581350     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23468860     17.62%     79.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11654079      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3956640      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4885450      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1705505      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1210299      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997153      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771411      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133230747                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771411                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280973983                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305524656                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2019093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.397450                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.397450                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715589                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715589                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       619024968                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191385908                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144404508                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139745020                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20723973                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18168481                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1619728                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10264066                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10017054                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1437695                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        50388                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109408708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115205683                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20723973                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11454749                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23431957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5283238                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1761554                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12469937                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1023358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138256294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114824337     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1170318      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2167290      1.57%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1809621      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3322214      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3590438      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          781126      0.56%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          611329      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9979621      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138256294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148298                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.824399                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108565858                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2782192                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23235482                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23494                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3649260                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2216779                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4817                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129963575                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3649260                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109000267                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1289278                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       724143                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22813598                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       779740                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129036555                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82458                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       469234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    171372306                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    585450671                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    585450671                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    138308520                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33063773                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18402                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9206                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2475363                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21484666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4164731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75452                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       925230                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         127514815                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119793436                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88589                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21053001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45223600                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138256294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866459                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477510                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88370409     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20339912     14.71%     78.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10196111      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6687884      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6960093      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3609382      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1613873      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       401910      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76720      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138256294                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         299453     60.38%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        121711     24.54%     84.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        74815     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     94570327     78.94%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1002624      0.84%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9196      0.01%     79.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20076474     16.76%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4134815      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119793436                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857229                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             495979                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004140                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378427734                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148586512                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117120664                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     120289415                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       222958                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3855992                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       125903                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3649260                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         841312                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47648                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    127533217                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45446                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21484666                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4164731                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9206                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31551                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       786487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       959971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1746458                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    118520540                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19783576                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1272896                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23918267                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18261981                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4134691                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848120                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117225860                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117120664                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67660519                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        160530391                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838103                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421481                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92952171                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    105567969                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21966112                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1624125                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134607034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     95399920     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15211734     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11001951      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2460865      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2796267      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       985147      0.73%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4157561      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       835143      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1758446      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134607034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92952171                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     105567969                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21667498                       # Number of memory references committed
system.switch_cpus1.commit.loads             17628670                       # Number of loads committed
system.switch_cpus1.commit.membars               9196                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16534073                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         92147806                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1425026                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1758446                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260382669                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          258717522                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1488726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92952171                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            105567969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92952171                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.503408                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.503408                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.665156                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.665156                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       548426014                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      153854695                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136397870                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18392                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139745020                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21748550                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17929254                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1932385                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8721284                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8327942                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2276987                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85018                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105761147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119502114                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21748550                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10604929                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24953856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5740208                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3054604                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12268677                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1599914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137545025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.066601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.487007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112591169     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1287956      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1834306      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2404737      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2701474      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2014643      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1163711      0.85%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1702672      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11844357      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137545025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155630                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.855144                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104589431                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4616680                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24505911                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57821                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3775181                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3473432                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144166941                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3775181                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105312882                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1031178                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2279404                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23843084                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1303290                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143219563                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          888                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        262109                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       539129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          669                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    199701741                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    669099797                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    669099797                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163042000                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36659741                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37869                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21953                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3916818                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13601247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7072987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116881                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1545293                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139251827                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37838                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130211188                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25682                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20202387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47815527                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6006                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137545025                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.946680                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.506233                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82469021     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22166473     16.12%     76.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12275223      8.92%     85.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7935725      5.77%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7288610      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2913642      2.12%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1751046      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       504112      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       241173      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137545025                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          62454     22.58%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         93270     33.72%     56.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       120864     43.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109318109     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1992305      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15916      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11866054      9.11%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7018804      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130211188                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.931777                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             276588                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002124                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    398269671                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159492381                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127751732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130487776                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       318170                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2842257                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       176849                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3775181                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         775780                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       105515                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139289665                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1271791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13601247                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7072987                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21922                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1132277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1099309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2231586                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128475992                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11705323                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1735196                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18722633                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17995046                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7017310                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.919360                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127751972                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127751732                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         74834988                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        203340055                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.914177                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368029                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95485582                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117355578                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21941057                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1964194                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133769844                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.877295                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.684240                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86204343     64.44%     64.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22870865     17.10%     81.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8977714      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4623276      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4033908      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1935587      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1678228      1.25%     97.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       790862      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2655061      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133769844                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95485582                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117355578                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17655128                       # Number of memory references committed
system.switch_cpus2.commit.loads             10758990                       # Number of loads committed
system.switch_cpus2.commit.membars              15916                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16831330                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105780311                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2394533                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2655061                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           270411418                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          282368497                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2199995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95485582                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117355578                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95485582                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.463520                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.463520                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.683284                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.683284                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       578900202                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      177247525                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135069666                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31832                       # number of misc regfile writes
system.l2.replacements                          25324                       # number of replacements
system.l2.tagsinuse                      32767.985769                       # Cycle average of tags in use
system.l2.total_refs                           860637                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58092                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.815069                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1046.571509                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.671693                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2625.053747                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.077333                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5654.063367                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.466114                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3924.175690                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5118.558781                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7860.158248                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6504.189287                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031939                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.080110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000338                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.172548                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000350                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.119756                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.156206                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.239873                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.198492                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34155                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        41895                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  109492                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41997                       # number of Writeback hits
system.l2.Writeback_hits::total                 41997                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        41895                       # number of demand (read+write) hits
system.l2.demand_hits::total                   109492                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33442                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34155                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        41895                       # number of overall hits
system.l2.overall_hits::total                  109492                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5402                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11729                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8147                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25320                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5402                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11729                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8150                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25323                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5402                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11729                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8150                       # number of overall misses
system.l2.overall_misses::total                 25323                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2312651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1119249779                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2651260                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2324983400                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2241608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1629766773                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5081205471                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       570711                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        570711                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2312651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1119249779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2651260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2324983400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2241608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1630337484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5081776182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2312651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1119249779                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2651260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2324983400                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2241608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1630337484                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5081776182                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38844                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45884                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        50042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              134812                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41997                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41997                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38844                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45884                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        50045                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               134815                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38844                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45884                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        50045                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              134815                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.139069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.255623                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.162803                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.187817                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.139069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.255623                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.162853                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187835                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.139069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.255623                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.162853                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187835                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 165189.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207191.739911                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 189375.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198225.202490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160114.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 200045.019394                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200679.520972                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       190237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       190237                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 165189.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207191.739911                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 189375.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198225.202490                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160114.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 200041.409080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200678.283853                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 165189.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207191.739911                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 189375.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198225.202490                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160114.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 200041.409080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200678.283853                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10780                       # number of writebacks
system.l2.writebacks::total                     10780                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5402                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11729                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25320                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25323                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1495402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    804691602                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1833555                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1641581816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1424491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1154971699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3605998565                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       395768                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       395768                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1495402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    804691602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1833555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1641581816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1424491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1155367467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3606394333                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1495402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    804691602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1833555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1641581816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1424491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1155367467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3606394333                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.139069                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.255623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.162803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.187817                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.139069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.255623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.162853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.139069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.255623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.162853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187835                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 106814.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148961.792299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130968.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139959.230625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101749.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 141766.502884                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142417.004937                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 131922.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131922.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 106814.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148961.792299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 130968.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 139959.230625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 101749.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 141762.879387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142415.761679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 106814.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148961.792299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 130968.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 139959.230625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 101749.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 141762.879387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142415.761679                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996532                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011968676                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185677.485961                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996532                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11961027                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11961027                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11961027                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11961027                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11961027                       # number of overall hits
system.cpu0.icache.overall_hits::total       11961027                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2899591                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2899591                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2899591                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2899591                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2899591                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2899591                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11961043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11961043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11961043                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11961043                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11961043                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11961043                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 181224.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 181224.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 181224.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 181224.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 181224.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 181224.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2429051                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2429051                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2429051                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2429051                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2429051                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2429051                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 173503.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 173503.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 173503.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 173503.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 173503.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 173503.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38844                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168060231                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39100                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.215627                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608532                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391468                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904721                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095279                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9318355                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9318355                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16376132                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16376132                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16376132                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16376132                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117534                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117534                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117534                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117534                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117534                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12825903038                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12825903038                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12825903038                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12825903038                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12825903038                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12825903038                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9435889                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9435889                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16493666                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16493666                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16493666                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16493666                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012456                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012456                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007126                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007126                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007126                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007126                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109125.044991                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109125.044991                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109125.044991                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109125.044991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109125.044991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109125.044991                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8799                       # number of writebacks
system.cpu0.dcache.writebacks::total             8799                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78690                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78690                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78690                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78690                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38844                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38844                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3344667401                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3344667401                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3344667401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3344667401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3344667401                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3344667401                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86105.123082                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86105.123082                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86105.123082                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86105.123082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86105.123082                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86105.123082                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.419769                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920739462                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1701921.371534                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.419769                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021506                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866057                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12469921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12469921                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12469921                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12469921                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12469921                       # number of overall hits
system.cpu1.icache.overall_hits::total       12469921                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3166788                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3166788                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3166788                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3166788                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3166788                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3166788                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12469937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12469937                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12469937                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12469937                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12469937                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12469937                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197924.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197924.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197924.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197924.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197924.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197924.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2767460                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2767460                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2767460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2767460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2767460                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2767460                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197675.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197675.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197675.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197675.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197675.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197675.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45884                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               226305317                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46140                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4904.753294                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.569858                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.430142                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826445                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173555                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17905676                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17905676                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4020421                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4020421                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9208                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9208                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9196                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21926097                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21926097                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21926097                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21926097                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       168375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       168375                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       168375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        168375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       168375                       # number of overall misses
system.cpu1.dcache.overall_misses::total       168375                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19534956938                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19534956938                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19534956938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19534956938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19534956938                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19534956938                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18074051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18074051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4020421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4020421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22094472                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22094472                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22094472                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22094472                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009316                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009316                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007621                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007621                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116020.531183                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116020.531183                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116020.531183                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116020.531183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116020.531183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116020.531183                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10209                       # number of writebacks
system.cpu1.dcache.writebacks::total            10209                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       122491                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       122491                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       122491                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       122491                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       122491                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       122491                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45884                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45884                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45884                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45884                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45884                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45884                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4655464589                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4655464589                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4655464589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4655464589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4655464589                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4655464589                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101461.611651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101461.611651                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101461.611651                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101461.611651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101461.611651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101461.611651                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996444                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012534047                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037291.845070                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996444                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12268660                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12268660                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12268660                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12268660                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12268660                       # number of overall hits
system.cpu2.icache.overall_hits::total       12268660                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2954882                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2954882                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2954882                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2954882                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2954882                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2954882                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12268677                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12268677                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12268677                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12268677                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12268677                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12268677                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 173816.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 173816.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 173816.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 173816.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 173816.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 173816.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2358008                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2358008                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2358008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2358008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2358008                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2358008                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168429.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 168429.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 168429.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 168429.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 168429.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 168429.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50045                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171621717                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50301                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3411.894734                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.280218                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.719782                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911251                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088749                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8715572                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8715572                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6860552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6860552                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16788                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16788                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15916                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15916                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15576124                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15576124                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15576124                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15576124                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       144571                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       144571                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2786                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2786                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       147357                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        147357                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       147357                       # number of overall misses
system.cpu2.dcache.overall_misses::total       147357                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15576104531                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15576104531                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    415237784                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    415237784                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15991342315                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15991342315                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15991342315                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15991342315                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8860143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8860143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6863338                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6863338                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15916                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15916                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15723481                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15723481                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15723481                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15723481                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016317                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016317                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000406                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009372                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009372                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009372                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009372                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107740.172863                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107740.172863                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 149044.430725                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 149044.430725                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108521.090379                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108521.090379                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108521.090379                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108521.090379                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1414894                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       108838                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22989                       # number of writebacks
system.cpu2.dcache.writebacks::total            22989                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        94529                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        94529                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2783                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2783                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        97312                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        97312                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        97312                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        97312                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50042                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50042                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50045                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50045                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50045                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50045                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4446163012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4446163012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       595611                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       595611                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4446758623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4446758623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4446758623                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4446758623                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003183                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003183                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88848.627393                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88848.627393                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       198537                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       198537                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88855.202778                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88855.202778                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88855.202778                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88855.202778                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
