
*** Running vivado
    with args -log conv_simple.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_simple.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source conv_simple.tcl -notrace
Command: synth_design -top conv_simple -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19222
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7446 ; free virtual = 37961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv_simple' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_simple.v:3]
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter KERNEL_BW bound to: 5 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter DELAY_NB bound to: 27 - type: integer 
	Parameter DELAY_NB_CON bound to: 133 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_single_row' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter CONV_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (1#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (17) of module 'processing_element' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:48]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized0' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 17 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized0' (1#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (17) of module 'processing_element__parameterized0' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (18) of module 'processing_element__parameterized0' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized1' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 18 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized1' (1#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (18) of module 'processing_element__parameterized1' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (19) of module 'processing_element__parameterized1' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized2' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 19 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized2' (1#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (19) of module 'processing_element__parameterized2' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (20) of module 'processing_element__parameterized2' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized3' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 20 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized3' (1#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (20) of module 'processing_element__parameterized3' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
INFO: [Synth 8-6157] synthesizing module 'saturation' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/saturation.v:3]
	Parameter I_SUM_BW bound to: 21 - type: integer 
	Parameter O_SUM_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'saturation' (2#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/saturation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv_single_row' (3#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/delay.v:3]
	Parameter DELAY_NB bound to: 27 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/delay.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_single_row__parameterized0' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter CONV_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized4' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized4' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (17) of module 'processing_element__parameterized4' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:48]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized5' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 17 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized5' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (17) of module 'processing_element__parameterized5' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (18) of module 'processing_element__parameterized5' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized6' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 18 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized6' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (18) of module 'processing_element__parameterized6' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (19) of module 'processing_element__parameterized6' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized7' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 19 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized7' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (19) of module 'processing_element__parameterized7' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (20) of module 'processing_element__parameterized7' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized8' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 20 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized8' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (20) of module 'processing_element__parameterized8' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
INFO: [Synth 8-6155] done synthesizing module 'conv_single_row__parameterized0' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_single_row__parameterized1' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter CONV_ADDR bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized9' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized9' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (17) of module 'processing_element__parameterized9' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:48]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized10' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 17 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized10' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (17) of module 'processing_element__parameterized10' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (18) of module 'processing_element__parameterized10' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized11' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 18 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized11' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (18) of module 'processing_element__parameterized11' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (19) of module 'processing_element__parameterized11' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized12' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 19 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized12' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (19) of module 'processing_element__parameterized12' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (20) of module 'processing_element__parameterized12' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized13' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 20 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized13' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (20) of module 'processing_element__parameterized13' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
INFO: [Synth 8-6155] done synthesizing module 'conv_single_row__parameterized1' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_single_row__parameterized2' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter CONV_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized14' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized14' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (17) of module 'processing_element__parameterized14' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:48]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized15' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 17 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized15' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (17) of module 'processing_element__parameterized15' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (18) of module 'processing_element__parameterized15' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized16' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 18 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized16' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (18) of module 'processing_element__parameterized16' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (19) of module 'processing_element__parameterized16' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized17' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 19 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized17' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (19) of module 'processing_element__parameterized17' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (20) of module 'processing_element__parameterized17' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized18' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 20 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized18' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (20) of module 'processing_element__parameterized18' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
INFO: [Synth 8-6155] done synthesizing module 'conv_single_row__parameterized2' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_single_row__parameterized3' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter CONV_ADDR bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized19' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 16 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized19' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (17) of module 'processing_element__parameterized19' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:48]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized20' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 17 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized20' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (17) of module 'processing_element__parameterized20' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (18) of module 'processing_element__parameterized20' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized21' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 18 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized21' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (18) of module 'processing_element__parameterized21' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (19) of module 'processing_element__parameterized21' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized22' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 19 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized22' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (19) of module 'processing_element__parameterized22' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'o_psum' does not match port width (20) of module 'processing_element__parameterized22' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:70]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized23' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
	Parameter WEIGHT_BW bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter SUM_BW bound to: 20 - type: integer 
	Parameter ADDR_BW bound to: 5 - type: integer 
	Parameter ELEMENT_ADDR bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized23' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/processing_element.v:3]
WARNING: [Synth 8-689] width (21) of port connection 'i_psum' does not match port width (20) of module 'processing_element__parameterized23' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:67]
INFO: [Synth 8-6155] done synthesizing module 'conv_single_row__parameterized3' (4#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_single_row.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_preprocessing' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/data_preprocessing.v:3]
	Parameter DATA_BW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_preprocessing' (5#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/data_preprocessing.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/control_unit.v:3]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 5 - type: integer 
	Parameter KERNEL_BW bound to: 5 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/delay.v:3]
	Parameter DELAY_NB bound to: 133 - type: integer 
	Parameter SUM_BW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (6#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/delay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv_simple' (7#1) [/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.srcs/sources_1/imports/conv_simple/conv_simple.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 6985 ; free virtual = 37500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7205 ; free virtual = 37720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7278 ; free virtual = 37793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7627 ; free virtual = 38142
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 5     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 5     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 108   
	                8 Bit    Registers := 26    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7388 ; free virtual = 37903
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7394 ; free virtual = 37909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7372 ; free virtual = 37887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7270 ; free virtual = 37784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7270 ; free virtual = 37784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7270 ; free virtual = 37784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7270 ; free virtual = 37784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7270 ; free virtual = 37785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7270 ; free virtual = 37785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv_simple | CONV_SINGLE[0].DLY/sum_d[26].buffer_reg[26][15] | 27     | 64    | YES          | NO                 | YES               | 0      | 64      | 
|conv_simple | DLY_CON/sum_d[132].buffer_reg[132][0]           | 133    | 1     | YES          | NO                 | YES               | 0      | 5       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   450|
|3     |LUT1    |    27|
|4     |LUT2    |  1165|
|5     |LUT3    |   154|
|6     |LUT4    |   642|
|7     |LUT5    |   154|
|8     |LUT6    |   681|
|9     |SRLC32E |    69|
|10    |FDCE    |   912|
|11    |FDRE    |    65|
|12    |IBUF    |    25|
|13    |OBUF    |    17|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------------+------+
|      |Instance                       |Module                              |Cells |
+------+-------------------------------+------------------------------------+------+
|1     |top                            |                                    |  4362|
|2     |  CONTROL                      |control_unit                        |    25|
|3     |  \CONV_SINGLE[0].DLY          |delay                               |    81|
|4     |  \CONV_SINGLE[0].conv_single  |conv_single_row                     |   560|
|5     |    \PE[0].pe                  |processing_element                  |   101|
|6     |    \PE[1].pe                  |processing_element__parameterized0  |   112|
|7     |    \PE[2].pe                  |processing_element__parameterized1  |   114|
|8     |    \PE[3].pe                  |processing_element__parameterized2  |   116|
|9     |    \PE[4].pe                  |processing_element__parameterized3  |   117|
|10    |  \CONV_SINGLE[1].DLY          |delay_0                             |    81|
|11    |  \CONV_SINGLE[1].conv_single  |conv_single_row__parameterized0     |   566|
|12    |    \PE[0].pe                  |processing_element__parameterized4  |   107|
|13    |    \PE[1].pe                  |processing_element__parameterized5  |   112|
|14    |    \PE[2].pe                  |processing_element__parameterized6  |   114|
|15    |    \PE[3].pe                  |processing_element__parameterized7  |   116|
|16    |    \PE[4].pe                  |processing_element__parameterized8  |   117|
|17    |  \CONV_SINGLE[2].DLY          |delay_1                             |    81|
|18    |  \CONV_SINGLE[2].conv_single  |conv_single_row__parameterized1     |   566|
|19    |    \PE[0].pe                  |processing_element__parameterized9  |   107|
|20    |    \PE[1].pe                  |processing_element__parameterized10 |   112|
|21    |    \PE[2].pe                  |processing_element__parameterized11 |   114|
|22    |    \PE[3].pe                  |processing_element__parameterized12 |   116|
|23    |    \PE[4].pe                  |processing_element__parameterized13 |   117|
|24    |  \CONV_SINGLE[3].DLY          |delay_2                             |    81|
|25    |  \CONV_SINGLE[3].conv_single  |conv_single_row__parameterized2     |   566|
|26    |    \PE[0].pe                  |processing_element__parameterized14 |   107|
|27    |    \PE[1].pe                  |processing_element__parameterized15 |   112|
|28    |    \PE[2].pe                  |processing_element__parameterized16 |   114|
|29    |    \PE[3].pe                  |processing_element__parameterized17 |   116|
|30    |    \PE[4].pe                  |processing_element__parameterized18 |   117|
|31    |  \CONV_SINGLE[4].conv_single  |conv_single_row__parameterized3     |   567|
|32    |    \PE[0].pe                  |processing_element__parameterized19 |   107|
|33    |    \PE[1].pe                  |processing_element__parameterized20 |   112|
|34    |    \PE[2].pe                  |processing_element__parameterized21 |   114|
|35    |    \PE[3].pe                  |processing_element__parameterized22 |   116|
|36    |    \PE[4].pe                  |processing_element__parameterized23 |   118|
|37    |  DLY_CON                      |delay__parameterized0               |   140|
|38    |  PREPROCESSING                |data_preprocessing                  |  1005|
+------+-------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7270 ; free virtual = 37785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7281 ; free virtual = 37796
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7281 ; free virtual = 37796
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7354 ; free virtual = 37869
INFO: [Netlist 29-17] Analyzing 450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7250 ; free virtual = 37765
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7396 ; free virtual = 37911
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/projects/verilog/conv_simple/conv_project/conv_project.runs/synth_1/conv_simple.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_simple_utilization_synth.rpt -pb conv_simple_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 23 22:12:54 2021...
