read -sv run_verilog_mid/adder_32b_8_96_96e2a2f5fd442c1d01ac23c340eee4a2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_96_96e2a2f5fd442c1d01ac23c340eee4a2_yosys.v
