#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* up */
up__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
up__0__MASK EQU 0x10
up__0__PC EQU CYREG_PRT3_PC4
up__0__PORT EQU 3
up__0__SHIFT EQU 4
up__AG EQU CYREG_PRT3_AG
up__AMUX EQU CYREG_PRT3_AMUX
up__BIE EQU CYREG_PRT3_BIE
up__BIT_MASK EQU CYREG_PRT3_BIT_MASK
up__BYP EQU CYREG_PRT3_BYP
up__CTL EQU CYREG_PRT3_CTL
up__DM0 EQU CYREG_PRT3_DM0
up__DM1 EQU CYREG_PRT3_DM1
up__DM2 EQU CYREG_PRT3_DM2
up__DR EQU CYREG_PRT3_DR
up__INP_DIS EQU CYREG_PRT3_INP_DIS
up__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
up__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
up__LCD_EN EQU CYREG_PRT3_LCD_EN
up__MASK EQU 0x10
up__PORT EQU 3
up__PRT EQU CYREG_PRT3_PRT
up__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
up__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
up__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
up__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
up__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
up__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
up__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
up__PS EQU CYREG_PRT3_PS
up__SHIFT EQU 4
up__SLW EQU CYREG_PRT3_SLW

/* ADC_ADC_SAR */
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_theACLK */
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__INDEX EQU 0x01
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_theACLK__PM_ACT_MSK EQU 0x02
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_theACLK__PM_STBY_MSK EQU 0x02

/* DAC_viDAC8 */
DAC_viDAC8__CR0 EQU CYREG_DAC0_CR0
DAC_viDAC8__CR1 EQU CYREG_DAC0_CR1
DAC_viDAC8__D EQU CYREG_DAC0_D
DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_viDAC8__PM_ACT_MSK EQU 0x01
DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_viDAC8__PM_STBY_MSK EQU 0x01
DAC_viDAC8__STROBE EQU CYREG_DAC0_STROBE
DAC_viDAC8__SW0 EQU CYREG_DAC0_SW0
DAC_viDAC8__SW2 EQU CYREG_DAC0_SW2
DAC_viDAC8__SW3 EQU CYREG_DAC0_SW3
DAC_viDAC8__SW4 EQU CYREG_DAC0_SW4
DAC_viDAC8__TR EQU CYREG_DAC0_TR
DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
DAC_viDAC8__TST EQU CYREG_DAC0_TST

/* PWM_PWMUDB */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

/* clk */
clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clk__CFG2_SRC_SEL_MASK EQU 0x07
clk__INDEX EQU 0x00
clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk__PM_ACT_MSK EQU 0x01
clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk__PM_STBY_MSK EQU 0x01

/* drv */
drv__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
drv__0__MASK EQU 0x80
drv__0__PC EQU CYREG_PRT12_PC7
drv__0__PORT EQU 12
drv__0__SHIFT EQU 7
drv__AG EQU CYREG_PRT12_AG
drv__BIE EQU CYREG_PRT12_BIE
drv__BIT_MASK EQU CYREG_PRT12_BIT_MASK
drv__BYP EQU CYREG_PRT12_BYP
drv__DM0 EQU CYREG_PRT12_DM0
drv__DM1 EQU CYREG_PRT12_DM1
drv__DM2 EQU CYREG_PRT12_DM2
drv__DR EQU CYREG_PRT12_DR
drv__INP_DIS EQU CYREG_PRT12_INP_DIS
drv__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
drv__MASK EQU 0x80
drv__PORT EQU 12
drv__PRT EQU CYREG_PRT12_PRT
drv__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
drv__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
drv__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
drv__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
drv__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
drv__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
drv__PS EQU CYREG_PRT12_PS
drv__SHIFT EQU 7
drv__SIO_CFG EQU CYREG_PRT12_SIO_CFG
drv__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
drv__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
drv__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
drv__SLW EQU CYREG_PRT12_SLW

/* isr */
isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr__INTC_MASK EQU 0x02
isr__INTC_NUMBER EQU 1
isr__INTC_PRIOR_NUM EQU 7
isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DMA1 */
DMA1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA1__DRQ_NUMBER EQU 0
DMA1__NUMBEROF_TDS EQU 0
DMA1__PRIORITY EQU 2
DMA1__TERMIN_EN EQU 0
DMA1__TERMIN_SEL EQU 0
DMA1__TERMOUT0_EN EQU 1
DMA1__TERMOUT0_SEL EQU 0
DMA1__TERMOUT1_EN EQU 0
DMA1__TERMOUT1_SEL EQU 0

/* DMA2 */
DMA2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA2__DRQ_NUMBER EQU 1
DMA2__NUMBEROF_TDS EQU 0
DMA2__PRIORITY EQU 2
DMA2__TERMIN_EN EQU 0
DMA2__TERMIN_SEL EQU 0
DMA2__TERMOUT0_EN EQU 0
DMA2__TERMOUT0_SEL EQU 0
DMA2__TERMOUT1_EN EQU 0
DMA2__TERMOUT1_SEL EQU 0

/* down */
down__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
down__0__MASK EQU 0x20
down__0__PC EQU CYREG_PRT3_PC5
down__0__PORT EQU 3
down__0__SHIFT EQU 5
down__AG EQU CYREG_PRT3_AG
down__AMUX EQU CYREG_PRT3_AMUX
down__BIE EQU CYREG_PRT3_BIE
down__BIT_MASK EQU CYREG_PRT3_BIT_MASK
down__BYP EQU CYREG_PRT3_BYP
down__CTL EQU CYREG_PRT3_CTL
down__DM0 EQU CYREG_PRT3_DM0
down__DM1 EQU CYREG_PRT3_DM1
down__DM2 EQU CYREG_PRT3_DM2
down__DR EQU CYREG_PRT3_DR
down__INP_DIS EQU CYREG_PRT3_INP_DIS
down__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
down__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
down__LCD_EN EQU CYREG_PRT3_LCD_EN
down__MASK EQU 0x20
down__PORT EQU 3
down__PRT EQU CYREG_PRT3_PRT
down__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
down__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
down__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
down__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
down__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
down__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
down__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
down__PS EQU CYREG_PRT3_PS
down__SHIFT EQU 5
down__SLW EQU CYREG_PRT3_SLW

/* mode */
mode__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
mode__0__MASK EQU 0x08
mode__0__PC EQU CYREG_PRT3_PC3
mode__0__PORT EQU 3
mode__0__SHIFT EQU 3
mode__AG EQU CYREG_PRT3_AG
mode__AMUX EQU CYREG_PRT3_AMUX
mode__BIE EQU CYREG_PRT3_BIE
mode__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mode__BYP EQU CYREG_PRT3_BYP
mode__CTL EQU CYREG_PRT3_CTL
mode__DM0 EQU CYREG_PRT3_DM0
mode__DM1 EQU CYREG_PRT3_DM1
mode__DM2 EQU CYREG_PRT3_DM2
mode__DR EQU CYREG_PRT3_DR
mode__INP_DIS EQU CYREG_PRT3_INP_DIS
mode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mode__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mode__LCD_EN EQU CYREG_PRT3_LCD_EN
mode__MASK EQU 0x08
mode__PORT EQU 3
mode__PRT EQU CYREG_PRT3_PRT
mode__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mode__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mode__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mode__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mode__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mode__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mode__PS EQU CYREG_PRT3_PS
mode__SHIFT EQU 3
mode__SLW EQU CYREG_PRT3_SLW

/* seg0 */
seg0__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
seg0__0__MASK EQU 0x20
seg0__0__PC EQU CYREG_PRT12_PC5
seg0__0__PORT EQU 12
seg0__0__SHIFT EQU 5
seg0__AG EQU CYREG_PRT12_AG
seg0__BIE EQU CYREG_PRT12_BIE
seg0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
seg0__BYP EQU CYREG_PRT12_BYP
seg0__DM0 EQU CYREG_PRT12_DM0
seg0__DM1 EQU CYREG_PRT12_DM1
seg0__DM2 EQU CYREG_PRT12_DM2
seg0__DR EQU CYREG_PRT12_DR
seg0__INP_DIS EQU CYREG_PRT12_INP_DIS
seg0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
seg0__MASK EQU 0x20
seg0__PORT EQU 12
seg0__PRT EQU CYREG_PRT12_PRT
seg0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
seg0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
seg0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
seg0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
seg0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
seg0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
seg0__PS EQU CYREG_PRT12_PS
seg0__SHIFT EQU 5
seg0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
seg0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
seg0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
seg0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
seg0__SLW EQU CYREG_PRT12_SLW

/* seg1 */
seg1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
seg1__0__MASK EQU 0x10
seg1__0__PC EQU CYREG_PRT12_PC4
seg1__0__PORT EQU 12
seg1__0__SHIFT EQU 4
seg1__AG EQU CYREG_PRT12_AG
seg1__BIE EQU CYREG_PRT12_BIE
seg1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
seg1__BYP EQU CYREG_PRT12_BYP
seg1__DM0 EQU CYREG_PRT12_DM0
seg1__DM1 EQU CYREG_PRT12_DM1
seg1__DM2 EQU CYREG_PRT12_DM2
seg1__DR EQU CYREG_PRT12_DR
seg1__INP_DIS EQU CYREG_PRT12_INP_DIS
seg1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
seg1__MASK EQU 0x10
seg1__PORT EQU 12
seg1__PRT EQU CYREG_PRT12_PRT
seg1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
seg1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
seg1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
seg1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
seg1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
seg1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
seg1__PS EQU CYREG_PRT12_PS
seg1__SHIFT EQU 4
seg1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
seg1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
seg1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
seg1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
seg1__SLW EQU CYREG_PRT12_SLW

/* seg2 */
seg2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
seg2__0__MASK EQU 0x80
seg2__0__PC EQU CYREG_PRT2_PC7
seg2__0__PORT EQU 2
seg2__0__SHIFT EQU 7
seg2__AG EQU CYREG_PRT2_AG
seg2__AMUX EQU CYREG_PRT2_AMUX
seg2__BIE EQU CYREG_PRT2_BIE
seg2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg2__BYP EQU CYREG_PRT2_BYP
seg2__CTL EQU CYREG_PRT2_CTL
seg2__DM0 EQU CYREG_PRT2_DM0
seg2__DM1 EQU CYREG_PRT2_DM1
seg2__DM2 EQU CYREG_PRT2_DM2
seg2__DR EQU CYREG_PRT2_DR
seg2__INP_DIS EQU CYREG_PRT2_INP_DIS
seg2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
seg2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg2__LCD_EN EQU CYREG_PRT2_LCD_EN
seg2__MASK EQU 0x80
seg2__PORT EQU 2
seg2__PRT EQU CYREG_PRT2_PRT
seg2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg2__PS EQU CYREG_PRT2_PS
seg2__SHIFT EQU 7
seg2__SLW EQU CYREG_PRT2_SLW

/* seg3 */
seg3__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
seg3__0__MASK EQU 0x40
seg3__0__PC EQU CYREG_PRT2_PC6
seg3__0__PORT EQU 2
seg3__0__SHIFT EQU 6
seg3__AG EQU CYREG_PRT2_AG
seg3__AMUX EQU CYREG_PRT2_AMUX
seg3__BIE EQU CYREG_PRT2_BIE
seg3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg3__BYP EQU CYREG_PRT2_BYP
seg3__CTL EQU CYREG_PRT2_CTL
seg3__DM0 EQU CYREG_PRT2_DM0
seg3__DM1 EQU CYREG_PRT2_DM1
seg3__DM2 EQU CYREG_PRT2_DM2
seg3__DR EQU CYREG_PRT2_DR
seg3__INP_DIS EQU CYREG_PRT2_INP_DIS
seg3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
seg3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg3__LCD_EN EQU CYREG_PRT2_LCD_EN
seg3__MASK EQU 0x40
seg3__PORT EQU 2
seg3__PRT EQU CYREG_PRT2_PRT
seg3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg3__PS EQU CYREG_PRT2_PS
seg3__SHIFT EQU 6
seg3__SLW EQU CYREG_PRT2_SLW

/* seg4 */
seg4__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
seg4__0__MASK EQU 0x10
seg4__0__PC EQU CYREG_PRT2_PC4
seg4__0__PORT EQU 2
seg4__0__SHIFT EQU 4
seg4__AG EQU CYREG_PRT2_AG
seg4__AMUX EQU CYREG_PRT2_AMUX
seg4__BIE EQU CYREG_PRT2_BIE
seg4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg4__BYP EQU CYREG_PRT2_BYP
seg4__CTL EQU CYREG_PRT2_CTL
seg4__DM0 EQU CYREG_PRT2_DM0
seg4__DM1 EQU CYREG_PRT2_DM1
seg4__DM2 EQU CYREG_PRT2_DM2
seg4__DR EQU CYREG_PRT2_DR
seg4__INP_DIS EQU CYREG_PRT2_INP_DIS
seg4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
seg4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg4__LCD_EN EQU CYREG_PRT2_LCD_EN
seg4__MASK EQU 0x10
seg4__PORT EQU 2
seg4__PRT EQU CYREG_PRT2_PRT
seg4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg4__PS EQU CYREG_PRT2_PS
seg4__SHIFT EQU 4
seg4__SLW EQU CYREG_PRT2_SLW

/* seg5 */
seg5__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
seg5__0__MASK EQU 0x08
seg5__0__PC EQU CYREG_PRT2_PC3
seg5__0__PORT EQU 2
seg5__0__SHIFT EQU 3
seg5__AG EQU CYREG_PRT2_AG
seg5__AMUX EQU CYREG_PRT2_AMUX
seg5__BIE EQU CYREG_PRT2_BIE
seg5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg5__BYP EQU CYREG_PRT2_BYP
seg5__CTL EQU CYREG_PRT2_CTL
seg5__DM0 EQU CYREG_PRT2_DM0
seg5__DM1 EQU CYREG_PRT2_DM1
seg5__DM2 EQU CYREG_PRT2_DM2
seg5__DR EQU CYREG_PRT2_DR
seg5__INP_DIS EQU CYREG_PRT2_INP_DIS
seg5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
seg5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg5__LCD_EN EQU CYREG_PRT2_LCD_EN
seg5__MASK EQU 0x08
seg5__PORT EQU 2
seg5__PRT EQU CYREG_PRT2_PRT
seg5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg5__PS EQU CYREG_PRT2_PS
seg5__SHIFT EQU 3
seg5__SLW EQU CYREG_PRT2_SLW

/* seg6 */
seg6__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
seg6__0__MASK EQU 0x04
seg6__0__PC EQU CYREG_PRT2_PC2
seg6__0__PORT EQU 2
seg6__0__SHIFT EQU 2
seg6__AG EQU CYREG_PRT2_AG
seg6__AMUX EQU CYREG_PRT2_AMUX
seg6__BIE EQU CYREG_PRT2_BIE
seg6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg6__BYP EQU CYREG_PRT2_BYP
seg6__CTL EQU CYREG_PRT2_CTL
seg6__DM0 EQU CYREG_PRT2_DM0
seg6__DM1 EQU CYREG_PRT2_DM1
seg6__DM2 EQU CYREG_PRT2_DM2
seg6__DR EQU CYREG_PRT2_DR
seg6__INP_DIS EQU CYREG_PRT2_INP_DIS
seg6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
seg6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg6__LCD_EN EQU CYREG_PRT2_LCD_EN
seg6__MASK EQU 0x04
seg6__PORT EQU 2
seg6__PRT EQU CYREG_PRT2_PRT
seg6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg6__PS EQU CYREG_PRT2_PS
seg6__SHIFT EQU 2
seg6__SLW EQU CYREG_PRT2_SLW

/* seg7 */
seg7__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
seg7__0__MASK EQU 0x02
seg7__0__PC EQU CYREG_PRT2_PC1
seg7__0__PORT EQU 2
seg7__0__SHIFT EQU 1
seg7__AG EQU CYREG_PRT2_AG
seg7__AMUX EQU CYREG_PRT2_AMUX
seg7__BIE EQU CYREG_PRT2_BIE
seg7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg7__BYP EQU CYREG_PRT2_BYP
seg7__CTL EQU CYREG_PRT2_CTL
seg7__DM0 EQU CYREG_PRT2_DM0
seg7__DM1 EQU CYREG_PRT2_DM1
seg7__DM2 EQU CYREG_PRT2_DM2
seg7__DR EQU CYREG_PRT2_DR
seg7__INP_DIS EQU CYREG_PRT2_INP_DIS
seg7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
seg7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg7__LCD_EN EQU CYREG_PRT2_LCD_EN
seg7__MASK EQU 0x02
seg7__PORT EQU 2
seg7__PRT EQU CYREG_PRT2_PRT
seg7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg7__PS EQU CYREG_PRT2_PS
seg7__SHIFT EQU 1
seg7__SLW EQU CYREG_PRT2_SLW

/* vout */
vout__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
vout__0__MASK EQU 0x02
vout__0__PC EQU CYREG_PRT3_PC1
vout__0__PORT EQU 3
vout__0__SHIFT EQU 1
vout__AG EQU CYREG_PRT3_AG
vout__AMUX EQU CYREG_PRT3_AMUX
vout__BIE EQU CYREG_PRT3_BIE
vout__BIT_MASK EQU CYREG_PRT3_BIT_MASK
vout__BYP EQU CYREG_PRT3_BYP
vout__CTL EQU CYREG_PRT3_CTL
vout__DM0 EQU CYREG_PRT3_DM0
vout__DM1 EQU CYREG_PRT3_DM1
vout__DM2 EQU CYREG_PRT3_DM2
vout__DR EQU CYREG_PRT3_DR
vout__INP_DIS EQU CYREG_PRT3_INP_DIS
vout__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
vout__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
vout__LCD_EN EQU CYREG_PRT3_LCD_EN
vout__MASK EQU 0x02
vout__PORT EQU 3
vout__PRT EQU CYREG_PRT3_PRT
vout__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
vout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
vout__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
vout__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
vout__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
vout__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
vout__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
vout__PS EQU CYREG_PRT3_PS
vout__SHIFT EQU 1
vout__SLW EQU CYREG_PRT3_SLW

/* grid1 */
grid1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
grid1__0__MASK EQU 0x10
grid1__0__PC EQU CYREG_PRT1_PC4
grid1__0__PORT EQU 1
grid1__0__SHIFT EQU 4
grid1__AG EQU CYREG_PRT1_AG
grid1__AMUX EQU CYREG_PRT1_AMUX
grid1__BIE EQU CYREG_PRT1_BIE
grid1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
grid1__BYP EQU CYREG_PRT1_BYP
grid1__CTL EQU CYREG_PRT1_CTL
grid1__DM0 EQU CYREG_PRT1_DM0
grid1__DM1 EQU CYREG_PRT1_DM1
grid1__DM2 EQU CYREG_PRT1_DM2
grid1__DR EQU CYREG_PRT1_DR
grid1__INP_DIS EQU CYREG_PRT1_INP_DIS
grid1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
grid1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
grid1__LCD_EN EQU CYREG_PRT1_LCD_EN
grid1__MASK EQU 0x10
grid1__PORT EQU 1
grid1__PRT EQU CYREG_PRT1_PRT
grid1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
grid1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
grid1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
grid1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
grid1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
grid1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
grid1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
grid1__PS EQU CYREG_PRT1_PS
grid1__SHIFT EQU 4
grid1__SLW EQU CYREG_PRT1_SLW

/* grid2 */
grid2__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
grid2__0__MASK EQU 0x08
grid2__0__PC EQU CYREG_PRT1_PC3
grid2__0__PORT EQU 1
grid2__0__SHIFT EQU 3
grid2__AG EQU CYREG_PRT1_AG
grid2__AMUX EQU CYREG_PRT1_AMUX
grid2__BIE EQU CYREG_PRT1_BIE
grid2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
grid2__BYP EQU CYREG_PRT1_BYP
grid2__CTL EQU CYREG_PRT1_CTL
grid2__DM0 EQU CYREG_PRT1_DM0
grid2__DM1 EQU CYREG_PRT1_DM1
grid2__DM2 EQU CYREG_PRT1_DM2
grid2__DR EQU CYREG_PRT1_DR
grid2__INP_DIS EQU CYREG_PRT1_INP_DIS
grid2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
grid2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
grid2__LCD_EN EQU CYREG_PRT1_LCD_EN
grid2__MASK EQU 0x08
grid2__PORT EQU 1
grid2__PRT EQU CYREG_PRT1_PRT
grid2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
grid2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
grid2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
grid2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
grid2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
grid2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
grid2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
grid2__PS EQU CYREG_PRT1_PS
grid2__SHIFT EQU 3
grid2__SLW EQU CYREG_PRT1_SLW

/* grid3 */
grid3__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
grid3__0__MASK EQU 0x80
grid3__0__PC EQU CYREG_PRT1_PC7
grid3__0__PORT EQU 1
grid3__0__SHIFT EQU 7
grid3__AG EQU CYREG_PRT1_AG
grid3__AMUX EQU CYREG_PRT1_AMUX
grid3__BIE EQU CYREG_PRT1_BIE
grid3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
grid3__BYP EQU CYREG_PRT1_BYP
grid3__CTL EQU CYREG_PRT1_CTL
grid3__DM0 EQU CYREG_PRT1_DM0
grid3__DM1 EQU CYREG_PRT1_DM1
grid3__DM2 EQU CYREG_PRT1_DM2
grid3__DR EQU CYREG_PRT1_DR
grid3__INP_DIS EQU CYREG_PRT1_INP_DIS
grid3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
grid3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
grid3__LCD_EN EQU CYREG_PRT1_LCD_EN
grid3__MASK EQU 0x80
grid3__PORT EQU 1
grid3__PRT EQU CYREG_PRT1_PRT
grid3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
grid3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
grid3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
grid3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
grid3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
grid3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
grid3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
grid3__PS EQU CYREG_PRT1_PS
grid3__SHIFT EQU 7
grid3__SLW EQU CYREG_PRT1_SLW

/* grid4 */
grid4__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
grid4__0__MASK EQU 0x40
grid4__0__PC EQU CYREG_PRT1_PC6
grid4__0__PORT EQU 1
grid4__0__SHIFT EQU 6
grid4__AG EQU CYREG_PRT1_AG
grid4__AMUX EQU CYREG_PRT1_AMUX
grid4__BIE EQU CYREG_PRT1_BIE
grid4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
grid4__BYP EQU CYREG_PRT1_BYP
grid4__CTL EQU CYREG_PRT1_CTL
grid4__DM0 EQU CYREG_PRT1_DM0
grid4__DM1 EQU CYREG_PRT1_DM1
grid4__DM2 EQU CYREG_PRT1_DM2
grid4__DR EQU CYREG_PRT1_DR
grid4__INP_DIS EQU CYREG_PRT1_INP_DIS
grid4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
grid4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
grid4__LCD_EN EQU CYREG_PRT1_LCD_EN
grid4__MASK EQU 0x40
grid4__PORT EQU 1
grid4__PRT EQU CYREG_PRT1_PRT
grid4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
grid4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
grid4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
grid4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
grid4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
grid4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
grid4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
grid4__PS EQU CYREG_PRT1_PS
grid4__SHIFT EQU 6
grid4__SLW EQU CYREG_PRT1_SLW

/* sense */
sense__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
sense__0__MASK EQU 0x02
sense__0__PC EQU CYREG_IO_PC_PRT15_PC1
sense__0__PORT EQU 15
sense__0__SHIFT EQU 1
sense__AG EQU CYREG_PRT15_AG
sense__AMUX EQU CYREG_PRT15_AMUX
sense__BIE EQU CYREG_PRT15_BIE
sense__BIT_MASK EQU CYREG_PRT15_BIT_MASK
sense__BYP EQU CYREG_PRT15_BYP
sense__CTL EQU CYREG_PRT15_CTL
sense__DM0 EQU CYREG_PRT15_DM0
sense__DM1 EQU CYREG_PRT15_DM1
sense__DM2 EQU CYREG_PRT15_DM2
sense__DR EQU CYREG_PRT15_DR
sense__INP_DIS EQU CYREG_PRT15_INP_DIS
sense__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
sense__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
sense__LCD_EN EQU CYREG_PRT15_LCD_EN
sense__MASK EQU 0x02
sense__PORT EQU 15
sense__PRT EQU CYREG_PRT15_PRT
sense__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
sense__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
sense__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
sense__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
sense__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
sense__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
sense__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
sense__PS EQU CYREG_PRT15_PS
sense__SHIFT EQU 1
sense__SLW EQU CYREG_PRT15_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E11E069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
