<root><simulation><result_generated_time />2023-05-17 19:22:46<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [96, 1, 1], 'O': [3, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 3)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 3)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('OX', 3), ('FX', 3)], [('FY', 3), ('C', 2), ('C', 4)], []]<I />[[('K', 4), ('K', 4), ('OX', 3), ('FX', 3), ('FY', 3), ('C', 2)], [('C', 4)], []]<O />[[('K', 4), ('K', 4), ('OX', 3), ('FX', 3), ('FY', 3), ('C', 2), ('C', 4)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [3.0, 3, 1, 1], 'I': [1.0, 16.0, 1.0, 1.0], 'O': [32.0, 72, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 294912, 294912], 'I': [432, 165888, 165888], 'O': [384, 1152, 1152], 'O_partial': [384, 0, 0], 'O_final': [0, 1152, 1152]}<actual_mem_utilization_individual />{'W': [0.75, 0.01, 0.0], 'I': [0.84, 0.0, 0.0], 'O': [0.75, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.01, 0.0], 'I': [0.84, 0.01, 0.0], 'O': [0.75, 0.01, 0.0]}<effective_mem_size_bit />{'W': [128, 98304, 294912], 'I': [216, 41472, 165888], 'O': [384, 1152, 1152], 'O_partial': [384, 0, 0], 'O_final': [0, 1152, 1152]}<total_unit_count />{'W': [96, 32, 1, 1], 'I': [96, 96, 1, 1], 'O': [96, 3, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [96, 96, 1, 1], 'O': [3, 3, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 36864], [36864, 36864], [36864, 0]]<I />[[20736, 20736], [20736, 20736], [20736, 0]]<O />[[(10224, 10368), (144, 0)], [(0, 144), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(10224, 10368), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (144, 0)], [(0, 144), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 4608], [576, 576], [144, 0]]<I />[[2592, 2592], [324, 324], [81, 0]]<O />[[(1278, 1296), (18, 0)], [(0, 2), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([1278, 1296], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [18, 0]), ([0, 2], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />3207168</mac_count></basic_info><energy><total_energy />886109.0<mem_energy_breakdown><W />[6.3, 114.2, 191.8]<I />[1.8, 64.2, 107.9]<O />[0.9, 0.4, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />160358.4<total />885620.7000000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.074<utilization_without_data_loading />0.0938<utilization_spatial />0.0938<utilization_temporal_with_data_loading />0.789<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />4380<latency_cycle_without_data_loading />3456<ideal_computing_cycle />3456<data_loading><load_cycle_total />924<load_cycle_individual />{'W': [24, 576, 0], 'I': [81, 324, 0]}<load_cycle_combined />{'W': 576, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3455], [-3174, -2760], [-3456, -3456]], 'I': [[-3455], [-2571, -2349], [-3456, -3456]], 'O': [[-3456], [-42, -46], [-3454, -3455]]}<mem_stall_cycle_shared />{'W': [[-3455], [-3174, 0], [0, 0]], 'I': [[-3455], [-2571, 0], [0, 0]], 'O': [[-3456], [-42, -46], [-3454, -3455]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 294912, 294912], 'I': [432, 165888, 165888], 'O': [384, 1152, 1152], 'O_partial': [384, 0, 0], 'O_final': [0, 1152, 1152]}<data_size_each_level_total />{'W': [12288, 294912, 294912], 'I': [41472, 165888, 165888], 'O': [1152, 1152, 1152]}<loop_cycles_each_level />{'W': [144, 3456, 3456], 'I': [864, 3456, 3456], 'O': [3456, 3456, 3456]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [72, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 85.3]], 'I': [[8.0, 0.5], [48.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 0.1], [0.3, 0.3], [0.3, 0.3]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 85.3]], 'I': [[8.0, 0.5], [48.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 8.0], [24.0, 0.3], [0.3, 0.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 0]], 'I': [[8.0, 0.5], [48.0, 48.0], [48.0, 0]], 'O': [[8.0, 8.0], [24.0, 0.3], [0.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [133.7, 157.3], [133.3, 0.3]], 'I': [[8.0, 0.5], [133.7, 157.3], [133.3, 0.3]], 'O': [[8.0, 8.0], [133.7, 157.3], [133.3, 0.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3456], [144, 144, 24], [3456, 3456, 1]], 'I': [[1, 1, 3456], [864, 864, 4], [3456, 3456, 1]], 'O': [[1, 1, 3456], [48, 3456, 1], [3456, 3456, 1]]}<trans_time_real />{'W': [[0, 1, 3456], [[6, 144, 24], [24, 144, 24]], [[576, 3456, 1], [144, 3456, 1]]], 'I': [[0, 1, 3456], [[7, 864, 4], [81, 864, 4]], [[324, 3456, 1], [81, 3456, 1]]], 'O': [[0, 1, 3456], [[6, 3456, 1], [2, 3456, 1]], [[2, 3456, 1], [1, 3456, 1]]]}<single_stall_cycle />{'W': [[-1], [-138, -120], [-2880, -3312]], 'I': [[-1], [-857, -783], [-3132, -3375]], 'O': [[-1], [-42, -46], [-3454, -3455]]}<single_stall_count />{'W': [3455, 23, 0], 'I': [3455, 3, 0], 'O': [3456, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [552, 0], 'I': [243, 0], 'O': [6, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3456, -3456], [-3454, -3456]], 1: [[-2661, -3456], [-3450, -3454]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0</simulation></root>