

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
f5ca7e8e223ac7da4148d4b139d4d72a  /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/RAY
Running md5sum using "md5sum /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/RAY "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/jaineshdoshi/Documents/GPGPU-sim/gpgpu-sim/ispass2009-benchmarks/bin/release/RAY > _cuobjdump_complete_output_qYRRS7"
Parsing file _cuobjdump_complete_output_qYRRS7
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40a2e0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "MView" from 0x100 to 0x130 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cnode" from 0x180 to 0x220 (global memory space) 2
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z9normalize6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_2" from 0x28 to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:122) @%p3 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d8 (_1.ptx:129) @%p4 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_2" from 0x28 to 0x34
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c0 (_1.ptx:185) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z11getNormaleP6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_0" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_1" from 0x3c to 0x48
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_0" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_1" from 0x40 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z14rgbaFloatToInt6float4_param_0" from 0x4 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_1" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_2" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_3" from 0x24 to 0x28
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c8 (_1.ptx:471) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x810 (_1.ptx:486) @%p3 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x868 (_1.ptx:505) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d8 (_1.ptx:529) @%p6 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f8 (_1.ptx:536) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x928 (_1.ptx:545) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x948 (_1.ptx:554) @%p8 bra BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x988 (_1.ptx:563) @%p9 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x998 (_1.ptx:567) bra.uni BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9d0 (_1.ptx:581) @%p12 bra BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (_1.ptx:584) selp.u32 %r14, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow20f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow50f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot12" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd18 (_1.ptx:737) @%p10 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_1.ptx:851) @%p12 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xff8 (_1.ptx:866) @%p13 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1050 (_1.ptx:885) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10c0 (_1.ptx:909) @%p16 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e0 (_1.ptx:916) @%p17 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1110 (_1.ptx:925) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1160 (_1.ptx:942) @%p21 bra BB12_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11a8 (_1.ptx:957) @%p22 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1200 (_1.ptx:976) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1270 (_1.ptx:1000) @%p25 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1290 (_1.ptx:1007) @%p26 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x12c0 (_1.ptx:1016) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1310 (_1.ptx:1033) @%p30 bra BB12_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1358 (_1.ptx:1048) @%p31 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x13b0 (_1.ptx:1067) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1420 (_1.ptx:1091) @%p34 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1440 (_1.ptx:1098) @%p35 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1470 (_1.ptx:1107) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1124) @%p39 bra BB12_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1508 (_1.ptx:1139) @%p40 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1560 (_1.ptx:1158) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x15d0 (_1.ptx:1182) @%p43 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1189) @%p44 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1620 (_1.ptx:1198) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1670 (_1.ptx:1214) @%p50 bra BB12_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1678 (_1.ptx:1215) bra.uni BB12_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x17b0 (_1.ptx:1267) @%p51 bra BB12_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1275) bra.uni BB12_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1301) @%p52 bra BB12_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1888 (_1.ptx:1306) bra.uni BB12_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1930 (_1.ptx:1334) @%p53 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1998 (_1.ptx:1355) @%p54 bra BB12_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19e0 (_1.ptx:1370) @%p55 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a38 (_1.ptx:1389) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1aa8 (_1.ptx:1413) @%p58 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1420) @%p59 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1429) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1b18 (_1.ptx:1438) @%p60 bra BB12_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1447) @%p61 bra BB12_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1b68 (_1.ptx:1451) bra.uni BB12_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1465) @%p64 bra BB12_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (_1.ptx:1468) setp.neu.f32 %p65, %f170, 0f00000000;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:1469) @%p65 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1cd0 (_1.ptx:1516) @%p66 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1522) @%p67 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1d00 (_1.ptx:1528) @%p68 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1d10 (_1.ptx:1532) @%p69 bra BB12_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1d20 (_1.ptx:1537) @%p70 bra BB12_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1549) @%p71 bra BB12_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1d68 (_1.ptx:1554) @%p72 bra BB12_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1d80 (_1.ptx:1559) @%p73 bra BB12_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1d98 (_1.ptx:1565) @%p74 bra BB12_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x20d8 (_1.ptx:1740) @%p81 bra BB12_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x20e0 (_1.ptx:1741) bra.uni BB12_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2120 (_1.ptx:1757) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2138 (_1.ptx:1763) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2170 (_1.ptx:1776) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2190 (_1.ptx:1783) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x21a0 (_1.ptx:1788) @%p83 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x21c8 (_1.ptx:1796) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x21d8 (_1.ptx:1800) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x21f0 (_1.ptx:1806) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2318 (_1.ptx:1863) @%p87 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2320 (_1.ptx:1865) add.s32 %r94, %r132, -1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2330 (_1.ptx:1868) @%p88 bra BB12_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x23b0 (_1.ptx:1889) @%p89 bra BB12_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_1" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_2" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_3" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_64XilS"
Running: cat _ptx_64XilS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_MPTLNC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_MPTLNC --output-file  /dev/null 2> _ptx_64XilSinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=43, lmem=0, smem=0, cmem=324
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_64XilS _ptx2_MPTLNC _ptx_64XilSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x643740; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x643780; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x643780
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x643780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x643780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x643740
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x643740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x643740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40a2e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 9600 (ipc=19.2) sim_rate=9600 (inst/sec) elapsed = 0:0:00:01 / Mon Jun  6 22:50:15 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 163776 (ipc=163.8) sim_rate=81888 (inst/sec) elapsed = 0:0:00:02 / Mon Jun  6 22:50:16 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 241664 (ipc=161.1) sim_rate=60416 (inst/sec) elapsed = 0:0:00:04 / Mon Jun  6 22:50:18 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 282880 (ipc=141.4) sim_rate=56576 (inst/sec) elapsed = 0:0:00:05 / Mon Jun  6 22:50:19 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 325024 (ipc=130.0) sim_rate=46432 (inst/sec) elapsed = 0:0:00:07 / Mon Jun  6 22:50:21 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 496480 (ipc=165.5) sim_rate=55164 (inst/sec) elapsed = 0:0:00:09 / Mon Jun  6 22:50:23 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(14,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 688864 (ipc=196.8) sim_rate=57405 (inst/sec) elapsed = 0:0:00:12 / Mon Jun  6 22:50:26 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(13,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 844896 (ipc=211.2) sim_rate=64992 (inst/sec) elapsed = 0:0:00:13 / Mon Jun  6 22:50:27 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 995808 (ipc=221.3) sim_rate=62238 (inst/sec) elapsed = 0:0:00:16 / Mon Jun  6 22:50:30 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(3,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(13,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1227392 (ipc=245.5) sim_rate=64599 (inst/sec) elapsed = 0:0:00:19 / Mon Jun  6 22:50:33 2016
GPGPU-Sim PTX: WARNING (_1.ptx:936) ** reading undefined register '%r129' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1319744 (ipc=240.0) sim_rate=65987 (inst/sec) elapsed = 0:0:00:20 / Mon Jun  6 22:50:34 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(10,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1534336 (ipc=255.7) sim_rate=66710 (inst/sec) elapsed = 0:0:00:23 / Mon Jun  6 22:50:37 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(11,3,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1574400 (ipc=242.2) sim_rate=65600 (inst/sec) elapsed = 0:0:00:24 / Mon Jun  6 22:50:38 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1737056 (ipc=248.2) sim_rate=64335 (inst/sec) elapsed = 0:0:00:27 / Mon Jun  6 22:50:41 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1833600 (ipc=244.5) sim_rate=65485 (inst/sec) elapsed = 0:0:00:28 / Mon Jun  6 22:50:42 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(15,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(8,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1952000 (ipc=244.0) sim_rate=62967 (inst/sec) elapsed = 0:0:00:31 / Mon Jun  6 22:50:45 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2092800 (ipc=246.2) sim_rate=63418 (inst/sec) elapsed = 0:0:00:33 / Mon Jun  6 22:50:47 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(11,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2266848 (ipc=251.9) sim_rate=64767 (inst/sec) elapsed = 0:0:00:35 / Mon Jun  6 22:50:49 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2453344 (ipc=258.2) sim_rate=64561 (inst/sec) elapsed = 0:0:00:38 / Mon Jun  6 22:50:52 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,3,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2592000 (ipc=259.2) sim_rate=64800 (inst/sec) elapsed = 0:0:00:40 / Mon Jun  6 22:50:54 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(11,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2719904 (ipc=259.0) sim_rate=64759 (inst/sec) elapsed = 0:0:00:42 / Mon Jun  6 22:50:56 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(9,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(9,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,2,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2921408 (ipc=265.6) sim_rate=64920 (inst/sec) elapsed = 0:0:00:45 / Mon Jun  6 22:50:59 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3043200 (ipc=264.6) sim_rate=64748 (inst/sec) elapsed = 0:0:00:47 / Mon Jun  6 22:51:01 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(10,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3167488 (ipc=264.0) sim_rate=64642 (inst/sec) elapsed = 0:0:00:49 / Mon Jun  6 22:51:03 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(7,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(10,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(15,0,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3402513 (ipc=272.2) sim_rate=65432 (inst/sec) elapsed = 0:0:00:52 / Mon Jun  6 22:51:06 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(10,4,0) tid=(15,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(15,6,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(5,3,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3767988 (ipc=289.8) sim_rate=67285 (inst/sec) elapsed = 0:0:00:56 / Mon Jun  6 22:51:10 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,4,0) tid=(15,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,0,0) tid=(15,6,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(15,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(13,3,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 4141304 (ipc=306.8) sim_rate=70191 (inst/sec) elapsed = 0:0:00:59 / Mon Jun  6 22:51:13 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(10,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(7,2,0) tid=(8,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(10,4,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4383179 (ipc=313.1) sim_rate=69574 (inst/sec) elapsed = 0:0:01:03 / Mon Jun  6 22:51:17 2016
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 4435435 (ipc=305.9) sim_rate=68237 (inst/sec) elapsed = 0:0:01:05 / Mon Jun  6 22:51:19 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(9,0,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4464075 (ipc=297.6) sim_rate=66627 (inst/sec) elapsed = 0:0:01:07 / Mon Jun  6 22:51:21 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(11,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4596779 (ipc=296.6) sim_rate=65668 (inst/sec) elapsed = 0:0:01:10 / Mon Jun  6 22:51:24 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(6,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(7,4,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4789259 (ipc=299.3) sim_rate=65606 (inst/sec) elapsed = 0:0:01:13 / Mon Jun  6 22:51:27 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(6,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,3,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4968523 (ipc=301.1) sim_rate=65375 (inst/sec) elapsed = 0:0:01:16 / Mon Jun  6 22:51:30 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(11,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,4,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5133355 (ipc=302.0) sim_rate=65812 (inst/sec) elapsed = 0:0:01:18 / Mon Jun  6 22:51:32 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(9,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(7,0,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5368427 (ipc=306.8) sim_rate=67105 (inst/sec) elapsed = 0:0:01:20 / Mon Jun  6 22:51:34 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,1,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5570219 (ipc=309.5) sim_rate=67111 (inst/sec) elapsed = 0:0:01:23 / Mon Jun  6 22:51:37 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,1,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5720619 (ipc=309.2) sim_rate=67301 (inst/sec) elapsed = 0:0:01:25 / Mon Jun  6 22:51:39 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,3,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 5848235 (ipc=307.8) sim_rate=67221 (inst/sec) elapsed = 0:0:01:27 / Mon Jun  6 22:51:41 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(7,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(11,2,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6074027 (ipc=311.5) sim_rate=68247 (inst/sec) elapsed = 0:0:01:29 / Mon Jun  6 22:51:43 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(7,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,4,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6199179 (ipc=310.0) sim_rate=68122 (inst/sec) elapsed = 0:0:01:31 / Mon Jun  6 22:51:45 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(6,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(9,4,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 6419883 (ipc=313.2) sim_rate=67577 (inst/sec) elapsed = 0:0:01:35 / Mon Jun  6 22:51:49 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(12,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(15,3,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 6655144 (ipc=316.9) sim_rate=67909 (inst/sec) elapsed = 0:0:01:38 / Mon Jun  6 22:51:52 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,2,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 6793439 (ipc=316.0) sim_rate=67934 (inst/sec) elapsed = 0:0:01:40 / Mon Jun  6 22:51:54 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(13,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6973180 (ipc=317.0) sim_rate=67700 (inst/sec) elapsed = 0:0:01:43 / Mon Jun  6 22:51:57 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,1,0) tid=(1,2,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(9,1,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 7200912 (ipc=320.0) sim_rate=67933 (inst/sec) elapsed = 0:0:01:46 / Mon Jun  6 22:52:00 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(12,3,0) tid=(9,3,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(13,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 7405477 (ipc=322.0) sim_rate=68569 (inst/sec) elapsed = 0:0:01:48 / Mon Jun  6 22:52:02 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(13,2,0) tid=(13,2,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(11,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 7576387 (ipc=322.4) sim_rate=68876 (inst/sec) elapsed = 0:0:01:50 / Mon Jun  6 22:52:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23728,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23729,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23780,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23780,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23781,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23781,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23782,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23783,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23806,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23807,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23810,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23811,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23814,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23815,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23850,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(23851,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23869,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23870,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23878,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23879,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23881,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23882,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23895,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23896,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23905,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23906,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(15,3,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23928,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23929,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23949,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23950,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23954,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23955,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23959,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23960,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23999,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24000,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7647545 (ipc=318.6) sim_rate=68281 (inst/sec) elapsed = 0:0:01:52 / Mon Jun  6 22:52:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24042,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24043,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24090,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(24091,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24091,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24092,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24106,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(24107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24108,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(24109,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24138,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24139,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24141,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (24141,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24142,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(24143,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24154,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(24155,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24158,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24159,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24162,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24163,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24172,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24173,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24175,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24176,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24180,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24181,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24184,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(24185,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24190,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24191,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24202,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24203,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24241,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24242,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24282,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(24283,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(11,0,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24353,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24354,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24399,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24400,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 7800407 (ipc=318.4) sim_rate=68424 (inst/sec) elapsed = 0:0:01:54 / Mon Jun  6 22:52:08 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 7979650 (ipc=319.2) sim_rate=68790 (inst/sec) elapsed = 0:0:01:56 / Mon Jun  6 22:52:10 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(8,0,0) tid=(0,4,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(10,6,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 8235651 (ipc=323.0) sim_rate=69793 (inst/sec) elapsed = 0:0:01:58 / Mon Jun  6 22:52:12 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,6,0) tid=(14,3,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(12,6,0) tid=(9,4,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(15,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 8523574 (ipc=327.8) sim_rate=70442 (inst/sec) elapsed = 0:0:02:01 / Mon Jun  6 22:52:15 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,6,0) tid=(11,3,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(2,6,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 8773668 (ipc=331.1) sim_rate=71330 (inst/sec) elapsed = 0:0:02:03 / Mon Jun  6 22:52:17 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,6,0) tid=(8,3,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 8990947 (ipc=333.0) sim_rate=71927 (inst/sec) elapsed = 0:0:02:05 / Mon Jun  6 22:52:19 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(6,5,0) tid=(9,4,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(12,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9163047 (ipc=333.2) sim_rate=72149 (inst/sec) elapsed = 0:0:02:07 / Mon Jun  6 22:52:21 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(13,4,0) tid=(2,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 9342611 (ipc=333.7) sim_rate=72423 (inst/sec) elapsed = 0:0:02:09 / Mon Jun  6 22:52:23 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,6,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28358,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28359,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,7,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 9522771 (ipc=334.1) sim_rate=73252 (inst/sec) elapsed = 0:0:02:10 / Mon Jun  6 22:52:24 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,7,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28725,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28726,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(11,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 9722788 (ipc=335.3) sim_rate=73657 (inst/sec) elapsed = 0:0:02:12 / Mon Jun  6 22:52:26 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(7,4,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 9896823 (ipc=335.5) sim_rate=74412 (inst/sec) elapsed = 0:0:02:13 / Mon Jun  6 22:52:27 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(8,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(10,0,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 10095231 (ipc=336.5) sim_rate=74779 (inst/sec) elapsed = 0:0:02:15 / Mon Jun  6 22:52:29 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,5,0) tid=(8,4,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 10338137 (ipc=339.0) sim_rate=75460 (inst/sec) elapsed = 0:0:02:17 / Mon Jun  6 22:52:31 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(7,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,7,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 10590656 (ipc=341.6) sim_rate=76743 (inst/sec) elapsed = 0:0:02:18 / Mon Jun  6 22:52:32 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,6,0) tid=(10,2,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(7,2,0) tid=(13,3,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,6,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 10837249 (ipc=344.0) sim_rate=77408 (inst/sec) elapsed = 0:0:02:20 / Mon Jun  6 22:52:34 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(15,4,0) tid=(3,7,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11076555 (ipc=346.1) sim_rate=78003 (inst/sec) elapsed = 0:0:02:22 / Mon Jun  6 22:52:36 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(14,6,0) tid=(10,7,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(14,4,0) tid=(13,2,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(9,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 11300674 (ipc=347.7) sim_rate=78476 (inst/sec) elapsed = 0:0:02:24 / Mon Jun  6 22:52:38 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(13,4,0) tid=(4,4,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(6,3,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 11518773 (ipc=349.1) sim_rate=79439 (inst/sec) elapsed = 0:0:02:25 / Mon Jun  6 22:52:39 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(9,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 11732886 (ipc=350.2) sim_rate=79815 (inst/sec) elapsed = 0:0:02:27 / Mon Jun  6 22:52:41 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(6,5,0) tid=(13,4,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 11945535 (ipc=351.3) sim_rate=80171 (inst/sec) elapsed = 0:0:02:29 / Mon Jun  6 22:52:43 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(7,2,0) tid=(12,3,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(9,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 12169996 (ipc=352.8) sim_rate=80596 (inst/sec) elapsed = 0:0:02:31 / Mon Jun  6 22:52:45 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34725,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34726,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(8,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(9,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 12360066 (ipc=353.1) sim_rate=81316 (inst/sec) elapsed = 0:0:02:32 / Mon Jun  6 22:52:46 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35099,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35100,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,7,0) tid=(14,6,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,7,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 12577532 (ipc=354.3) sim_rate=81672 (inst/sec) elapsed = 0:0:02:34 / Mon Jun  6 22:52:48 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(14,6,0) tid=(2,2,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 12772418 (ipc=354.8) sim_rate=82402 (inst/sec) elapsed = 0:0:02:35 / Mon Jun  6 22:52:49 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(11,5,0) tid=(3,2,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(12,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 12959087 (ipc=355.0) sim_rate=82541 (inst/sec) elapsed = 0:0:02:37 / Mon Jun  6 22:52:51 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(12,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,2,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 13147748 (ipc=355.3) sim_rate=83213 (inst/sec) elapsed = 0:0:02:38 / Mon Jun  6 22:52:52 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 13317533 (ipc=355.1) sim_rate=83234 (inst/sec) elapsed = 0:0:02:40 / Mon Jun  6 22:52:54 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(15,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37639,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37640,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37711,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37712,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37878,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37879,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37947,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37948,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 13484256 (ipc=354.8) sim_rate=83753 (inst/sec) elapsed = 0:0:02:41 / Mon Jun  6 22:52:55 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38252,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38253,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38296,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38297,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38312,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38313,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38319,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38320,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38368,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38369,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38374,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38375,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38424,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38425,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38440,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38441,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38452,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38453,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38497,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38498,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 13627179 (ipc=354.0) sim_rate=83602 (inst/sec) elapsed = 0:0:02:43 / Mon Jun  6 22:52:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38532,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38533,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(9,3,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38825,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38826,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38866,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38867,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(12,0,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 13815070 (ipc=354.2) sim_rate=84238 (inst/sec) elapsed = 0:0:02:44 / Mon Jun  6 22:52:58 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(13,7,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39392,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39393,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39433,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39434,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39495,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39496,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 13982510 (ipc=354.0) sim_rate=84231 (inst/sec) elapsed = 0:0:02:46 / Mon Jun  6 22:53:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39532,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39533,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39552,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39553,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39554,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39555,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39558,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39559,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39562,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39563,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39568,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39569,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(7,7,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39616,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39617,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39625,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39626,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39629,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39630,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39636,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39637,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39647,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39648,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39663,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39664,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39681,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39682,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39683,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39684,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39708,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39709,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39732,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39733,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39783,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39784,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39830,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39831,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39862,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39863,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(8,9,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39891,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39892,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39927,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39928,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 14153525 (ipc=353.8) sim_rate=84247 (inst/sec) elapsed = 0:0:02:48 / Mon Jun  6 22:53:02 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,2,0) tid=(13,3,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,8,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 14341117 (ipc=354.1) sim_rate=84359 (inst/sec) elapsed = 0:0:02:50 / Mon Jun  6 22:53:04 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(4,7,0) tid=(12,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(8,8,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 14560646 (ipc=355.1) sim_rate=85149 (inst/sec) elapsed = 0:0:02:51 / Mon Jun  6 22:53:05 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(11,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(12,9,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 14769172 (ipc=355.9) sim_rate=85370 (inst/sec) elapsed = 0:0:02:53 / Mon Jun  6 22:53:07 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(10,8,0) tid=(3,2,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(12,9,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 14967058 (ipc=356.4) sim_rate=85526 (inst/sec) elapsed = 0:0:02:55 / Mon Jun  6 22:53:09 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,5,0) tid=(12,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(6,9,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 15156192 (ipc=356.6) sim_rate=85628 (inst/sec) elapsed = 0:0:02:57 / Mon Jun  6 22:53:11 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,7,0) tid=(9,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(7,2,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 15324096 (ipc=356.4) sim_rate=86090 (inst/sec) elapsed = 0:0:02:58 / Mon Jun  6 22:53:12 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,9,0) tid=(13,1,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 15500286 (ipc=356.3) sim_rate=86112 (inst/sec) elapsed = 0:0:03:00 / Mon Jun  6 22:53:14 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,9,0) tid=(6,5,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(10,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 15678719 (ipc=356.3) sim_rate=86622 (inst/sec) elapsed = 0:0:03:01 / Mon Jun  6 22:53:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (44134,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(44135,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44145,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44146,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44187,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44188,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(5,7,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44448,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(44449,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(11,9,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 15851354 (ipc=356.2) sim_rate=86619 (inst/sec) elapsed = 0:0:03:03 / Mon Jun  6 22:53:17 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(8,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(7,5,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 16055138 (ipc=356.8) sim_rate=86784 (inst/sec) elapsed = 0:0:03:05 / Mon Jun  6 22:53:19 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(8,7,0) tid=(8,4,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(7,9,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 16242168 (ipc=357.0) sim_rate=87323 (inst/sec) elapsed = 0:0:03:06 / Mon Jun  6 22:53:20 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,8,0) tid=(9,3,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,8,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 16465760 (ipc=358.0) sim_rate=87583 (inst/sec) elapsed = 0:0:03:08 / Mon Jun  6 22:53:22 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(7,9,0) tid=(15,6,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(12,8,0) tid=(10,3,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,9,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 16716683 (ipc=359.5) sim_rate=87982 (inst/sec) elapsed = 0:0:03:10 / Mon Jun  6 22:53:24 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(6,9,0) tid=(9,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(8,8,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 16972152 (ipc=361.1) sim_rate=88396 (inst/sec) elapsed = 0:0:03:12 / Mon Jun  6 22:53:26 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(8,9,0) tid=(2,5,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(11,8,0) tid=(0,4,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(10,9,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 17198867 (ipc=362.1) sim_rate=89113 (inst/sec) elapsed = 0:0:03:13 / Mon Jun  6 22:53:27 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(6,8,0) tid=(3,5,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(9,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 17391023 (ipc=362.3) sim_rate=89184 (inst/sec) elapsed = 0:0:03:15 / Mon Jun  6 22:53:29 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(8,9,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48393,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48394,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(13,9,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 17586692 (ipc=362.6) sim_rate=89272 (inst/sec) elapsed = 0:0:03:17 / Mon Jun  6 22:53:31 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(3,9,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 17788307 (ipc=363.0) sim_rate=89388 (inst/sec) elapsed = 0:0:03:19 / Mon Jun  6 22:53:33 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(9,8,0) tid=(2,1,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,8,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 17978688 (ipc=363.2) sim_rate=89893 (inst/sec) elapsed = 0:0:03:20 / Mon Jun  6 22:53:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (49510,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(49511,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (49640,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(49641,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(14,9,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (49941,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(49942,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 18149967 (ipc=363.0) sim_rate=89851 (inst/sec) elapsed = 0:0:03:22 / Mon Jun  6 22:53:36 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(9,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(15,9,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 18334481 (ipc=363.1) sim_rate=90317 (inst/sec) elapsed = 0:0:03:23 / Mon Jun  6 22:53:37 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(5,10,0) tid=(3,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(10,0,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50859,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50860,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 18513547 (ipc=363.0) sim_rate=90309 (inst/sec) elapsed = 0:0:03:25 / Mon Jun  6 22:53:39 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,9,0) tid=(11,1,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(6,8,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 18683002 (ipc=362.8) sim_rate=90694 (inst/sec) elapsed = 0:0:03:26 / Mon Jun  6 22:53:40 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(6,9,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (51714,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(51715,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(3,10,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 18862423 (ipc=362.7) sim_rate=90684 (inst/sec) elapsed = 0:0:03:28 / Mon Jun  6 22:53:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (52026,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(52027,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (52086,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(52087,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (52118,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(52119,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (52134,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(52135,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (52193,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(52194,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (52226,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(52227,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(11,8,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 19003455 (ipc=362.0) sim_rate=90492 (inst/sec) elapsed = 0:0:03:30 / Mon Jun  6 22:53:44 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(15,9,0) tid=(5,6,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(9,8,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 19175193 (ipc=361.8) sim_rate=90877 (inst/sec) elapsed = 0:0:03:31 / Mon Jun  6 22:53:45 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (53046,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(53047,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (53054,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(53055,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (53079,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(53080,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(10,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (53140,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(53141,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(7,10,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 19364670 (ipc=362.0) sim_rate=90913 (inst/sec) elapsed = 0:0:03:33 / Mon Jun  6 22:53:47 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(8,6,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (53746,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(53747,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (53758,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(53759,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (53799,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(53800,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53808,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53809,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53874,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53875,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (53883,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(53884,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53894,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(53895,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(6,10,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53922,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53923,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53946,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53947,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (53954,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(53955,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (53967,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(53968,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 19533089 (ipc=361.7) sim_rate=90851 (inst/sec) elapsed = 0:0:03:35 / Mon Jun  6 22:53:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54202,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(54203,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(13,10,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54240,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54241,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54249,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54250,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (54250,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(54251,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (54257,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(54258,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54290,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(54291,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54311,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54312,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (54319,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(54320,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (54327,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(54328,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (54335,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(54336,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54365,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54366,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54373,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(54374,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (54410,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(54411,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54427,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(54428,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (54469,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54470,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 19699916 (ipc=361.5) sim_rate=90783 (inst/sec) elapsed = 0:0:03:37 / Mon Jun  6 22:53:51 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(12,10,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (54519,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(54520,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54753,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54754,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (54755,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(54756,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54768,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54769,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(7,12,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54787,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54788,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54830,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(54831,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (54843,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(54844,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (54874,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(54875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (54988,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(54989,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 19876319 (ipc=361.4) sim_rate=90759 (inst/sec) elapsed = 0:0:03:39 / Mon Jun  6 22:53:53 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (55030,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(55031,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(4,10,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55224,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(55225,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55280,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55281,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (55309,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(55310,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(6,12,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (55421,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(55422,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 20079089 (ipc=361.8) sim_rate=90855 (inst/sec) elapsed = 0:0:03:41 / Mon Jun  6 22:53:55 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1,13,0) tid=(15,1,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(10,0,0) tid=(2,7,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(3,12,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 20324135 (ipc=362.9) sim_rate=91139 (inst/sec) elapsed = 0:0:03:43 / Mon Jun  6 22:53:57 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(3,13,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56175,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56176,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56194,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(56195,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(12,13,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (56495,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(56496,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 20548776 (ipc=363.7) sim_rate=91735 (inst/sec) elapsed = 0:0:03:44 / Mon Jun  6 22:53:58 2016
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1,13,0) tid=(0,2,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(5,10,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 20764116 (ipc=364.3) sim_rate=91876 (inst/sec) elapsed = 0:0:03:46 / Mon Jun  6 22:54:00 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,13,0) tid=(13,7,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(11,13,0) tid=(14,4,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 20962646 (ipc=364.6) sim_rate=91941 (inst/sec) elapsed = 0:0:03:48 / Mon Jun  6 22:54:02 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(12,13,0) tid=(14,3,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(13,12,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 21157116 (ipc=364.8) sim_rate=92389 (inst/sec) elapsed = 0:0:03:49 / Mon Jun  6 22:54:03 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(14,11,0) tid=(2,7,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1,13,0) tid=(7,2,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(13,10,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 21361483 (ipc=365.2) sim_rate=92473 (inst/sec) elapsed = 0:0:03:51 / Mon Jun  6 22:54:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58603,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58604,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58714,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58715,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(3,11,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (58731,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(58732,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58733,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(58734,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (58885,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(58886,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58889,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(58890,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(14,11,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 21578544 (ipc=365.7) sim_rate=93010 (inst/sec) elapsed = 0:0:03:52 / Mon Jun  6 22:54:06 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(5,12,0) tid=(5,5,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2,14,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 21798530 (ipc=366.4) sim_rate=93156 (inst/sec) elapsed = 0:0:03:54 / Mon Jun  6 22:54:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59551,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59552,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(7,12,0) tid=(3,2,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(14,12,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (59934,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(59935,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 22018733 (ipc=367.0) sim_rate=93299 (inst/sec) elapsed = 0:0:03:56 / Mon Jun  6 22:54:10 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(4,11,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (60155,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(60156,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (60187,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(60188,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(5,11,0) tid=(1,2,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(8,11,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 22236652 (ipc=367.5) sim_rate=93431 (inst/sec) elapsed = 0:0:03:58 / Mon Jun  6 22:54:12 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(4,14,0) tid=(0,6,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(15,10,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60927,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(60928,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 22475807 (ipc=368.5) sim_rate=93649 (inst/sec) elapsed = 0:0:04:00 / Mon Jun  6 22:54:14 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,13,0) tid=(15,1,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,14,0) tid=(3,6,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(8,12,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 22729311 (ipc=369.6) sim_rate=93922 (inst/sec) elapsed = 0:0:04:02 / Mon Jun  6 22:54:16 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(8,14,0) tid=(3,7,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(10,12,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 22973120 (ipc=370.5) sim_rate=94152 (inst/sec) elapsed = 0:0:04:04 / Mon Jun  6 22:54:18 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,12,0) tid=(8,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(13,10,0) tid=(10,4,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(12,12,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 23224693 (ipc=371.6) sim_rate=94409 (inst/sec) elapsed = 0:0:04:06 / Mon Jun  6 22:54:20 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(7,14,0) tid=(7,4,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(1,13,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (62823,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(62824,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(4,13,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 23472425 (ipc=372.6) sim_rate=94266 (inst/sec) elapsed = 0:0:04:09 / Mon Jun  6 22:54:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (63079,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(63080,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(8,13,0) tid=(13,2,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(9,11,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 23701281 (ipc=373.2) sim_rate=94427 (inst/sec) elapsed = 0:0:04:11 / Mon Jun  6 22:54:25 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(8,13,0) tid=(11,4,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(5,11,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 23919063 (ipc=373.7) sim_rate=94541 (inst/sec) elapsed = 0:0:04:13 / Mon Jun  6 22:54:27 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(11,12,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64210,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(64211,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(10,13,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (64393,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(64394,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (64402,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(64403,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64438,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(64439,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 24104197 (ipc=373.7) sim_rate=94526 (inst/sec) elapsed = 0:0:04:15 / Mon Jun  6 22:54:29 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(12,11,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64663,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(64664,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(14,11,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 24324279 (ipc=374.2) sim_rate=94647 (inst/sec) elapsed = 0:0:04:17 / Mon Jun  6 22:54:31 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(11,14,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (65229,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(65230,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (65260,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(65261,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(9,11,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (65339,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(65340,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 24524184 (ipc=374.4) sim_rate=94687 (inst/sec) elapsed = 0:0:04:19 / Mon Jun  6 22:54:33 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,5,0) tid=(14,2,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(15,11,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (65824,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(65825,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65962,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(65963,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(12,11,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (65986,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(65987,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (65996,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(65997,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 24735510 (ipc=374.8) sim_rate=95136 (inst/sec) elapsed = 0:0:04:20 / Mon Jun  6 22:54:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (66004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(66005,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (66046,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(66047,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (66160,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(66161,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(11,14,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (66268,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(66269,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (66357,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(66358,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (66415,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(66416,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (66461,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(66462,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(1,14,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 24933044 (ipc=374.9) sim_rate=95164 (inst/sec) elapsed = 0:0:04:22 / Mon Jun  6 22:54:36 2016
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(13,12,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (66876,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(66877,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66900,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(66901,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(7,15,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 25134481 (ipc=375.1) sim_rate=95206 (inst/sec) elapsed = 0:0:04:24 / Mon Jun  6 22:54:38 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(0,12,0) tid=(11,7,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(15,11,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 25334623 (ipc=375.3) sim_rate=95602 (inst/sec) elapsed = 0:0:04:25 / Mon Jun  6 22:54:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (67679,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(67680,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(5,13,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (67839,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(67840,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (67907,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(67908,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(4,11,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 25534613 (ipc=375.5) sim_rate=95635 (inst/sec) elapsed = 0:0:04:27 / Mon Jun  6 22:54:41 2016
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(15,15,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (68283,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(68284,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (68372,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(68373,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (68380,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(68381,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (68410,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(68411,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(10,15,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (68442,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(68443,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 25730548 (ipc=375.6) sim_rate=95652 (inst/sec) elapsed = 0:0:04:29 / Mon Jun  6 22:54:43 2016
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(11,12,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (68748,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(68749,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (68781,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(68782,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (68789,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(68790,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (68794,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(68795,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (68807,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(68808,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(1,15,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 25922821 (ipc=375.7) sim_rate=95656 (inst/sec) elapsed = 0:0:04:31 / Mon Jun  6 22:54:45 2016
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(7,16,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (69292,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(69293,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (69310,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(69311,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (69318,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(69319,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (69336,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(69337,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (69394,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(69395,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (69402,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(69403,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(8,12,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 26112185 (ipc=375.7) sim_rate=95649 (inst/sec) elapsed = 0:0:04:33 / Mon Jun  6 22:54:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (69587,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(69588,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (69639,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(69640,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (69653,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(69654,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (69705,0), 4 CTAs running
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(15,15,0) tid=(15,7,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(69706,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (69868,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(69869,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (69874,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(69875,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69878,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69879,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (69879,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(69880,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(8,15,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (69964,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(69965,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (69999,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(70000,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 26300739 (ipc=375.7) sim_rate=95639 (inst/sec) elapsed = 0:0:04:35 / Mon Jun  6 22:54:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (70010,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(70011,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(9,15,0) tid=(12,3,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,15,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 26532525 (ipc=376.3) sim_rate=95440 (inst/sec) elapsed = 0:0:04:38 / Mon Jun  6 22:54:52 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(10,14,0) tid=(13,1,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(15,16,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (70843,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(70844,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70852,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70853,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 26764489 (ipc=377.0) sim_rate=95587 (inst/sec) elapsed = 0:0:04:40 / Mon Jun  6 22:54:54 2016
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(1,16,0) tid=(1,7,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(14,16,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (71359,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(71360,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71374,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(71375,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(1,17,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 26983248 (ipc=377.4) sim_rate=95685 (inst/sec) elapsed = 0:0:04:42 / Mon Jun  6 22:54:56 2016
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,18,0) tid=(15,3,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(9,17,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 27186877 (ipc=377.6) sim_rate=95728 (inst/sec) elapsed = 0:0:04:44 / Mon Jun  6 22:54:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (72067,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(72068,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(11,17,0) tid=(6,3,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(1,14,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 27392010 (ipc=377.8) sim_rate=95776 (inst/sec) elapsed = 0:0:04:46 / Mon Jun  6 22:55:00 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(10,15,0) tid=(4,6,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(2,16,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (72949,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(72950,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 27617358 (ipc=378.3) sim_rate=95893 (inst/sec) elapsed = 0:0:04:48 / Mon Jun  6 22:55:02 2016
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,18,0) tid=(2,2,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(4,14,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 27837834 (ipc=378.7) sim_rate=95992 (inst/sec) elapsed = 0:0:04:50 / Mon Jun  6 22:55:04 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(11,17,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73616,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(73617,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (73712,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(73713,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(5,14,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (73783,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(73784,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(6,18,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 28049129 (ipc=379.0) sim_rate=96058 (inst/sec) elapsed = 0:0:04:52 / Mon Jun  6 22:55:06 2016
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(13,16,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (74318,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(74319,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(2,16,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 28277785 (ipc=379.6) sim_rate=96182 (inst/sec) elapsed = 0:0:04:54 / Mon Jun  6 22:55:08 2016
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(8,17,0) tid=(12,5,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(13,15,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (74879,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(74880,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(8,16,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 28511006 (ipc=380.1) sim_rate=96320 (inst/sec) elapsed = 0:0:04:56 / Mon Jun  6 22:55:10 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(15,15,0) tid=(8,4,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,17,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 28739075 (ipc=380.6) sim_rate=96439 (inst/sec) elapsed = 0:0:04:58 / Mon Jun  6 22:55:12 2016
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(13,17,0) tid=(7,7,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(13,17,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 28951249 (ipc=380.9) sim_rate=96504 (inst/sec) elapsed = 0:0:05:00 / Mon Jun  6 22:55:14 2016
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(15,16,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (76180,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(76181,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (76196,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(76197,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,14,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 29161598 (ipc=381.2) sim_rate=96561 (inst/sec) elapsed = 0:0:05:02 / Mon Jun  6 22:55:16 2016
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(13,17,0) tid=(7,5,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(9,17,0) tid=(11,2,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(15,14,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 29402007 (ipc=381.8) sim_rate=96717 (inst/sec) elapsed = 0:0:05:04 / Mon Jun  6 22:55:18 2016
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(13,17,0) tid=(6,7,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(14,17,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 29642133 (ipc=382.5) sim_rate=96869 (inst/sec) elapsed = 0:0:05:06 / Mon Jun  6 22:55:20 2016
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(3,17,0) tid=(15,2,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(13,17,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 29859571 (ipc=382.8) sim_rate=96946 (inst/sec) elapsed = 0:0:05:08 / Mon Jun  6 22:55:22 2016
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(8,18,0) tid=(2,7,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,15,0) tid=(5,3,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(11,17,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 30063255 (ipc=383.0) sim_rate=96978 (inst/sec) elapsed = 0:0:05:10 / Mon Jun  6 22:55:24 2016
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(10,18,0) tid=(6,6,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(5,18,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 30260022 (ipc=383.0) sim_rate=97299 (inst/sec) elapsed = 0:0:05:11 / Mon Jun  6 22:55:25 2016
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(8,17,0) tid=(15,7,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(12,17,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 30469265 (ipc=383.3) sim_rate=97345 (inst/sec) elapsed = 0:0:05:13 / Mon Jun  6 22:55:27 2016
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(7,15,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (79804,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(79805,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(15,15,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 30688229 (ipc=383.6) sim_rate=97422 (inst/sec) elapsed = 0:0:05:15 / Mon Jun  6 22:55:29 2016
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(10,18,0) tid=(3,6,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(5,18,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 30903487 (ipc=383.9) sim_rate=97487 (inst/sec) elapsed = 0:0:05:17 / Mon Jun  6 22:55:31 2016
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,16,0) tid=(13,7,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(10,16,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (80900,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(80901,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 31114308 (ipc=384.1) sim_rate=97537 (inst/sec) elapsed = 0:0:05:19 / Mon Jun  6 22:55:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (81000,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(81001,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(15,15,0) tid=(10,5,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(12,17,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 31312752 (ipc=384.2) sim_rate=97244 (inst/sec) elapsed = 0:0:05:22 / Mon Jun  6 22:55:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (81500,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(81501,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(6,17,0) tid=(5,6,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(2,18,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (81924,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(81925,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(12,15,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 31515990 (ipc=384.3) sim_rate=97271 (inst/sec) elapsed = 0:0:05:24 / Mon Jun  6 22:55:38 2016
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(4,16,0) tid=(14,6,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(14,17,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 31716230 (ipc=384.4) sim_rate=97289 (inst/sec) elapsed = 0:0:05:26 / Mon Jun  6 22:55:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (82608,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(82609,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(4,14,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (82862,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(82863,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(13,17,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 31923223 (ipc=384.6) sim_rate=97326 (inst/sec) elapsed = 0:0:05:28 / Mon Jun  6 22:55:42 2016
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(7,17,0) tid=(14,1,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(13,18,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 32110181 (ipc=384.6) sim_rate=97599 (inst/sec) elapsed = 0:0:05:29 / Mon Jun  6 22:55:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (83606,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(83607,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(5,16,0) tid=(5,5,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(13,18,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 32325532 (ipc=384.8) sim_rate=97366 (inst/sec) elapsed = 0:0:05:32 / Mon Jun  6 22:55:46 2016
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(8,17,0) tid=(3,7,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(14,18,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (84442,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(84443,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 32530694 (ipc=385.0) sim_rate=97397 (inst/sec) elapsed = 0:0:05:34 / Mon Jun  6 22:55:48 2016
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(7,16,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (84711,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(84712,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (84726,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(84727,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(5,19,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 32723813 (ipc=385.0) sim_rate=97392 (inst/sec) elapsed = 0:0:05:36 / Mon Jun  6 22:55:50 2016
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(2,15,0) tid=(15,6,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(12,14,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 32922288 (ipc=385.1) sim_rate=97692 (inst/sec) elapsed = 0:0:05:37 / Mon Jun  6 22:55:51 2016
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(6,17,0) tid=(14,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(2,17,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 33123422 (ipc=385.2) sim_rate=97421 (inst/sec) elapsed = 0:0:05:40 / Mon Jun  6 22:55:54 2016
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(8,17,0) tid=(8,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(12,17,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 33329316 (ipc=385.3) sim_rate=97454 (inst/sec) elapsed = 0:0:05:42 / Mon Jun  6 22:55:56 2016
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(7,18,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (86733,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(86734,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(4,14,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (86788,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(86789,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 33524582 (ipc=385.3) sim_rate=97455 (inst/sec) elapsed = 0:0:05:44 / Mon Jun  6 22:55:58 2016
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,17,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (87132,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(87133,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (87159,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(87160,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(9,16,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 33706398 (ipc=385.2) sim_rate=97417 (inst/sec) elapsed = 0:0:05:46 / Mon Jun  6 22:56:00 2016
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(7,16,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (87616,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(87617,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(11,16,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 33895061 (ipc=385.2) sim_rate=97399 (inst/sec) elapsed = 0:0:05:48 / Mon Jun  6 22:56:02 2016
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(13,15,0) tid=(13,6,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(3,19,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 34071732 (ipc=385.0) sim_rate=97347 (inst/sec) elapsed = 0:0:05:50 / Mon Jun  6 22:56:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (88567,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(88568,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(4,15,0) tid=(7,6,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(10,19,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 34265487 (ipc=385.0) sim_rate=97069 (inst/sec) elapsed = 0:0:05:53 / Mon Jun  6 22:56:07 2016
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(1,18,0) tid=(14,0,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(9,18,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 34485105 (ipc=385.3) sim_rate=97141 (inst/sec) elapsed = 0:0:05:55 / Mon Jun  6 22:56:09 2016
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(8,17,0) tid=(9,7,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(5,15,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (89801,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(89802,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(14,18,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 34700043 (ipc=385.6) sim_rate=96927 (inst/sec) elapsed = 0:0:05:58 / Mon Jun  6 22:56:12 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (90168,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(90169,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(6,16,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 34889339 (ipc=385.5) sim_rate=96914 (inst/sec) elapsed = 0:0:06:00 / Mon Jun  6 22:56:14 2016
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(9,17,0) tid=(7,1,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(15,18,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (90812,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(90813,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (90837,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(90838,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (90845,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(90846,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (90915,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(90916,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 35067686 (ipc=385.4) sim_rate=96872 (inst/sec) elapsed = 0:0:06:02 / Mon Jun  6 22:56:16 2016
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(2,16,0) tid=(12,6,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(8,18,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (91413,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(91414,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (91440,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(91441,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 35234789 (ipc=385.1) sim_rate=97065 (inst/sec) elapsed = 0:0:06:03 / Mon Jun  6 22:56:17 2016
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,18,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (91784,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(91785,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (91834,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(91835,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (91854,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(91855,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,19,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 35417495 (ipc=385.0) sim_rate=97034 (inst/sec) elapsed = 0:0:06:05 / Mon Jun  6 22:56:19 2016
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,19,0) tid=(0,0,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(6,19,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 35603397 (ipc=384.9) sim_rate=97011 (inst/sec) elapsed = 0:0:06:07 / Mon Jun  6 22:56:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (92588,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(92589,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(7,18,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (92801,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(92802,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (92927,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(92928,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(10,18,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 35785289 (ipc=384.8) sim_rate=96979 (inst/sec) elapsed = 0:0:06:09 / Mon Jun  6 22:56:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (93045,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(93046,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(7,19,0) tid=(1,0,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(1,18,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 35984284 (ipc=384.9) sim_rate=96992 (inst/sec) elapsed = 0:0:06:11 / Mon Jun  6 22:56:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (93630,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(93631,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,20,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (93712,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(93713,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (93861,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(93862,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (93910,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(93911,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(11,20,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (93965,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(93966,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (93974,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(93975,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 36169508 (ipc=384.8) sim_rate=96709 (inst/sec) elapsed = 0:0:06:14 / Mon Jun  6 22:56:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (94025,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(94026,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (94130,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(94131,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (94206,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(94207,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(6,20,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (94233,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(94234,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,21,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 36354194 (ipc=384.7) sim_rate=96686 (inst/sec) elapsed = 0:0:06:16 / Mon Jun  6 22:56:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (94687,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(94688,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (94705,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(94706,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(1,21,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (94819,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(94820,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (94888,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(94889,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (94941,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(94942,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 36531706 (ipc=384.5) sim_rate=96644 (inst/sec) elapsed = 0:0:06:18 / Mon Jun  6 22:56:32 2016
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(1,21,0) tid=(13,6,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,19,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 36695960 (ipc=384.3) sim_rate=96568 (inst/sec) elapsed = 0:0:06:20 / Mon Jun  6 22:56:34 2016
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(13,19,0) tid=(10,1,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(0,20,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 36878888 (ipc=384.2) sim_rate=96541 (inst/sec) elapsed = 0:0:06:22 / Mon Jun  6 22:56:36 2016
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(11,20,0) tid=(9,0,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(11,20,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 37062117 (ipc=384.1) sim_rate=96515 (inst/sec) elapsed = 0:0:06:24 / Mon Jun  6 22:56:38 2016
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(6,19,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (96950,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(96951,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 37218710 (ipc=383.7) sim_rate=96421 (inst/sec) elapsed = 0:0:06:26 / Mon Jun  6 22:56:40 2016
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(9,20,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (97016,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(97017,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (97148,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(97149,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(9,19,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 37385472 (ipc=383.4) sim_rate=96354 (inst/sec) elapsed = 0:0:06:28 / Mon Jun  6 22:56:42 2016
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(9,17,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (97783,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(97784,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (97800,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(97801,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(10,18,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 37549606 (ipc=383.2) sim_rate=96281 (inst/sec) elapsed = 0:0:06:30 / Mon Jun  6 22:56:44 2016
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(6,20,0) tid=(12,1,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(8,21,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 37718182 (ipc=382.9) sim_rate=95975 (inst/sec) elapsed = 0:0:06:33 / Mon Jun  6 22:56:47 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (98618,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(98619,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(13,21,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (98896,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(98897,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (98943,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(98944,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,20,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 37905770 (ipc=382.9) sim_rate=95963 (inst/sec) elapsed = 0:0:06:35 / Mon Jun  6 22:56:49 2016
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(7,15,0) tid=(9,7,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(7,21,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 38104286 (ipc=383.0) sim_rate=95980 (inst/sec) elapsed = 0:0:06:37 / Mon Jun  6 22:56:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (99631,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(99632,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (99662,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(99663,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(15,20,0) tid=(0,1,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(10,20,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 38311403 (ipc=383.1) sim_rate=95778 (inst/sec) elapsed = 0:0:06:40 / Mon Jun  6 22:56:54 2016
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(13,21,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (100210,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(100211,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(6,20,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 38498357 (ipc=383.1) sim_rate=95767 (inst/sec) elapsed = 0:0:06:42 / Mon Jun  6 22:56:56 2016
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(3,22,0) tid=(13,7,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(14,21,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 38692649 (ipc=383.1) sim_rate=95773 (inst/sec) elapsed = 0:0:06:44 / Mon Jun  6 22:56:58 2016
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(3,21,0) tid=(9,2,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(7,20,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 38881912 (ipc=383.1) sim_rate=95768 (inst/sec) elapsed = 0:0:06:46 / Mon Jun  6 22:57:00 2016
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(10,20,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (101905,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(101906,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(5,21,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 39064806 (ipc=383.0) sim_rate=95747 (inst/sec) elapsed = 0:0:06:48 / Mon Jun  6 22:57:02 2016
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(4,20,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (102339,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(102340,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(6,22,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 39252205 (ipc=382.9) sim_rate=95971 (inst/sec) elapsed = 0:0:06:49 / Mon Jun  6 22:57:03 2016
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(9,21,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 39419439 (ipc=382.7) sim_rate=95678 (inst/sec) elapsed = 0:0:06:52 / Mon Jun  6 22:57:06 2016
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(6,21,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (103247,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(103248,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(2,20,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (103436,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(103437,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 39583780 (ipc=382.5) sim_rate=95612 (inst/sec) elapsed = 0:0:06:54 / Mon Jun  6 22:57:08 2016
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,20,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (103711,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(103712,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(9,18,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 39757740 (ipc=382.3) sim_rate=95801 (inst/sec) elapsed = 0:0:06:55 / Mon Jun  6 22:57:09 2016
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(2,22,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (104330,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(104331,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(15,21,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 39936830 (ipc=382.2) sim_rate=95771 (inst/sec) elapsed = 0:0:06:57 / Mon Jun  6 22:57:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (104695,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(104696,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(3,21,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 40093093 (ipc=381.8) sim_rate=95687 (inst/sec) elapsed = 0:0:06:59 / Mon Jun  6 22:57:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105071,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(105072,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(15,21,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (105329,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(105330,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(15,20,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 40247640 (ipc=381.5) sim_rate=95827 (inst/sec) elapsed = 0:0:07:00 / Mon Jun  6 22:57:14 2016
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(6,22,0) tid=(13,3,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(12,22,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 40409113 (ipc=381.2) sim_rate=95756 (inst/sec) elapsed = 0:0:07:02 / Mon Jun  6 22:57:16 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (106203,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(106204,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (106227,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(106228,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(11,22,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 40565446 (ipc=380.9) sim_rate=95673 (inst/sec) elapsed = 0:0:07:04 / Mon Jun  6 22:57:18 2016
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(8,20,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (106829,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(106830,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 40698578 (ipc=380.4) sim_rate=95536 (inst/sec) elapsed = 0:0:07:06 / Mon Jun  6 22:57:20 2016
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(7,18,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (107130,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(107131,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(11,20,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (107468,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(107469,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (107489,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(107490,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 40830939 (ipc=379.8) sim_rate=95399 (inst/sec) elapsed = 0:0:07:08 / Mon Jun  6 22:57:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (107545,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(107546,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (107553,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(107554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (107587,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (107587,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(107588,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(107588,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (107603,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(107604,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (107648,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(107649,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(15,21,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 40951945 (ipc=379.2) sim_rate=95237 (inst/sec) elapsed = 0:0:07:10 / Mon Jun  6 22:57:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (108134,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(108135,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(15,21,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (108166,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(108167,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 41089748 (ipc=378.7) sim_rate=95115 (inst/sec) elapsed = 0:0:07:12 / Mon Jun  6 22:57:26 2016
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(5,23,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (108691,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(108692,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(6,22,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 41229352 (ipc=378.3) sim_rate=94780 (inst/sec) elapsed = 0:0:07:15 / Mon Jun  6 22:57:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (109174,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(109175,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(3,23,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (109393,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(109394,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (109409,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(109410,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 41381623 (ipc=377.9) sim_rate=94694 (inst/sec) elapsed = 0:0:07:17 / Mon Jun  6 22:57:31 2016
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(13,22,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (109513,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(109514,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (109609,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(109610,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,23,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (109903,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(109904,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (109925,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(109926,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (109991,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(109992,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (109999,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(110000,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 41529420 (ipc=377.5) sim_rate=94600 (inst/sec) elapsed = 0:0:07:19 / Mon Jun  6 22:57:33 2016
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(1,23,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 41674676 (ipc=377.1) sim_rate=94500 (inst/sec) elapsed = 0:0:07:21 / Mon Jun  6 22:57:35 2016
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(14,23,0) tid=(5,6,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(5,23,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 41806143 (ipc=376.6) sim_rate=94370 (inst/sec) elapsed = 0:0:07:23 / Mon Jun  6 22:57:37 2016
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(11,23,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (111224,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(111225,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 41938624 (ipc=376.1) sim_rate=94244 (inst/sec) elapsed = 0:0:07:25 / Mon Jun  6 22:57:39 2016
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(10,16,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (111683,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(111684,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (111719,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(111720,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(10,18,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 42068547 (ipc=375.6) sim_rate=94113 (inst/sec) elapsed = 0:0:07:27 / Mon Jun  6 22:57:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (112157,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(112158,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (112160,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(112161,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (112165,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(112166,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (112172,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(112173,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (112220,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(112221,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(10,22,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (112466,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(112467,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 42182134 (ipc=375.0) sim_rate=94156 (inst/sec) elapsed = 0:0:07:28 / Mon Jun  6 22:57:42 2016
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(8,22,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (112868,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(112869,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 42310498 (ipc=374.4) sim_rate=94023 (inst/sec) elapsed = 0:0:07:30 / Mon Jun  6 22:57:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113010,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(113011,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (113076,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(113077,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (113086,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(113087,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(14,22,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (113255,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(113256,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (113263,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(113264,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (113320,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(113321,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 42441609 (ipc=373.9) sim_rate=93897 (inst/sec) elapsed = 0:0:07:32 / Mon Jun  6 22:57:46 2016
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(14,24,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (113817,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(113818,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (113831,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(113832,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (113875,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(113876,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (113901,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(113902,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(12,24,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 42583867 (ipc=373.5) sim_rate=93797 (inst/sec) elapsed = 0:0:07:34 / Mon Jun  6 22:57:48 2016
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(3,25,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (114467,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(114468,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 42736832 (ipc=373.2) sim_rate=93721 (inst/sec) elapsed = 0:0:07:36 / Mon Jun  6 22:57:50 2016
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(9,25,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114780,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(114781,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (114788,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(114789,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (114828,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(114829,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (114836,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(114837,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(8,22,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 42881160 (ipc=372.9) sim_rate=93626 (inst/sec) elapsed = 0:0:07:38 / Mon Jun  6 22:57:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (115029,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(115030,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115087,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(115088,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (115092,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(115093,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (115131,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(115132,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (115137,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(115138,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (115177,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(115178,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (115185,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(115186,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(10,25,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115406,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(115407,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (115414,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(115415,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (115437,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(115438,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (115440,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(115441,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (115448,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(115449,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (115450,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(115451,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 43013232 (ipc=372.4) sim_rate=93507 (inst/sec) elapsed = 0:0:07:40 / Mon Jun  6 22:57:54 2016
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(8,15,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (115721,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(115722,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (115802,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(115803,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(8,26,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 43190593 (ipc=372.3) sim_rate=93486 (inst/sec) elapsed = 0:0:07:42 / Mon Jun  6 22:57:56 2016
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(6,25,0) tid=(10,1,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(12,26,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 43376319 (ipc=372.3) sim_rate=93483 (inst/sec) elapsed = 0:0:07:44 / Mon Jun  6 22:57:58 2016
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(8,26,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (116732,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(116733,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (116744,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(116745,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (116776,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(116777,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (116802,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(116803,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (116853,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(116854,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,27,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 43546269 (ipc=372.2) sim_rate=93647 (inst/sec) elapsed = 0:0:07:45 / Mon Jun  6 22:57:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (117139,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(117140,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (117149,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(117150,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(8,26,0) tid=(6,5,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(9,24,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 43745400 (ipc=372.3) sim_rate=93673 (inst/sec) elapsed = 0:0:07:47 / Mon Jun  6 22:58:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117519,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(117520,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (117531,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(117532,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117556,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(117557,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117557,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(117558,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (117670,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(117671,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117677,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(117678,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,27,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (117698,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(117699,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (117700,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(117701,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (117791,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(117792,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (117798,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(117799,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (117806,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(117807,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117852,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(117853,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (117898,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(117899,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (117926,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(117927,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (117972,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (117972,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(117973,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(117973,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (117985,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(117986,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(2,26,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 43912931 (ipc=372.1) sim_rate=93630 (inst/sec) elapsed = 0:0:07:49 / Mon Jun  6 22:58:03 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118045,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(118046,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (118126,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(118127,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (118147,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(118148,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118157,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(118158,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (118189,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(118190,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(6,18,0) tid=(5,3,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(5,28,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 44105327 (ipc=372.2) sim_rate=93641 (inst/sec) elapsed = 0:0:07:51 / Mon Jun  6 22:58:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (118627,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(118628,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (118630,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(118631,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (118637,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(118638,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (118665,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(118666,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(8,28,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118791,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(118792,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(14,26,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (118976,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(118977,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 44314272 (ipc=372.4) sim_rate=93687 (inst/sec) elapsed = 0:0:07:53 / Mon Jun  6 22:58:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (119034,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(119035,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(13,27,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (119266,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(119267,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (119299,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(119300,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (119307,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(119308,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,29,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 44516799 (ipc=372.5) sim_rate=93719 (inst/sec) elapsed = 0:0:07:55 / Mon Jun  6 22:58:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (119554,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(119555,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (119586,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(119587,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (119596,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(119597,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (119606,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(119607,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (119638,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(119639,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(10,27,0) tid=(8,5,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(5,29,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 44726608 (ipc=372.7) sim_rate=93766 (inst/sec) elapsed = 0:0:07:57 / Mon Jun  6 22:58:11 2016
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,28,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (120290,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(120291,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (120341,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(120342,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (120381,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(120382,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(8,27,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 44936763 (ipc=372.9) sim_rate=93813 (inst/sec) elapsed = 0:0:07:59 / Mon Jun  6 22:58:13 2016
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(13,26,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (120673,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(120674,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (120694,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(120695,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (120804,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(120805,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (120824,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(120825,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (120832,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(120833,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(4,27,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (120891,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(120892,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (120899,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(120900,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (120987,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(120988,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 45119301 (ipc=372.9) sim_rate=93803 (inst/sec) elapsed = 0:0:08:01 / Mon Jun  6 22:58:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (121071,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(121072,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (121099,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(121100,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (121117,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(121118,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (121131,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(121132,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(2,27,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (121293,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(121294,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (121298,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(121299,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (121303,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(121304,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (121338,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(121339,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (121378,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(121379,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(13,29,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (121406,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(121407,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (121426,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(121427,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (121428,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(121429,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (121450,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(121451,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (121451,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(121452,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (121474,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(121475,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (121486,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(121487,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 45314486 (ipc=373.0) sim_rate=93818 (inst/sec) elapsed = 0:0:08:03 / Mon Jun  6 22:58:17 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121540,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(121541,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (121561,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(121562,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (121599,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(121600,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (121635,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(121636,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(9,30,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (121653,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(121654,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (121705,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(121706,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (121713,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(121714,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121739,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121740,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (121777,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(121778,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (121785,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(121786,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(9,27,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 45532176 (ipc=373.2) sim_rate=93880 (inst/sec) elapsed = 0:0:08:05 / Mon Jun  6 22:58:19 2016
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(10,27,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122263,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(122264,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(5,31,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (122318,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (122340,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (122370,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 45757647 (ipc=373.5) sim_rate=93958 (inst/sec) elapsed = 0:0:08:07 / Mon Jun  6 22:58:21 2016
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(15,31,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (122570,0), 3 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(8,31,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (122739,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (122761,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (122805,0), 3 CTAs running
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,29,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 45990148 (ipc=373.9) sim_rate=94049 (inst/sec) elapsed = 0:0:08:09 / Mon Jun  6 22:58:23 2016
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(9,30,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (123292,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (123294,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (123306,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (123395,0), 4 CTAs running
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,29,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (123443,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123445,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (123451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (123469,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (123483,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 46173378 (ipc=373.9) sim_rate=94039 (inst/sec) elapsed = 0:0:08:11 / Mon Jun  6 22:58:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (123513,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123527,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (123545,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (123588,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (123613,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (123656,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (123696,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123704,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (123723,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (123731,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (123763,0), 2 CTAs running
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(15,29,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 46304513 (ipc=373.4) sim_rate=94114 (inst/sec) elapsed = 0:0:08:12 / Mon Jun  6 22:58:26 2016
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(6,30,0) tid=(13,2,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,31,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 46447138 (ipc=373.1) sim_rate=94213 (inst/sec) elapsed = 0:0:08:13 / Mon Jun  6 22:58:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (124725,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (124865,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (124869,0), 4 CTAs running
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(5,31,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 46548167 (ipc=372.4) sim_rate=94227 (inst/sec) elapsed = 0:0:08:14 / Mon Jun  6 22:58:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (125143,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (125151,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (125175,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (125199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (125321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (125329,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (125337,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(9,31,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 46644644 (ipc=371.7) sim_rate=94231 (inst/sec) elapsed = 0:0:08:15 / Mon Jun  6 22:58:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (125622,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (125630,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (125690,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (125700,0), 1 CTAs running
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(11,31,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 46743612 (ipc=371.0) sim_rate=94241 (inst/sec) elapsed = 0:0:08:16 / Mon Jun  6 22:58:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (126276,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (126337,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (126345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (126389,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (126393,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (126397,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (126431,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 46801867 (ipc=370.0) sim_rate=94168 (inst/sec) elapsed = 0:0:08:17 / Mon Jun  6 22:58:31 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (126534,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (126614,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126626,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (126634,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (126703,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (126711,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(13,30,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (126861,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (126869,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (126901,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (127287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (127299,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (127305,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (127306,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (127326,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (127342,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (127411,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (127419,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (127427,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (127435,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (127435,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (127443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (127451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (127459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (127467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 46863845 (ipc=367.6) sim_rate=94104 (inst/sec) elapsed = 0:0:08:18 / Mon Jun  6 22:58:32 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (127983,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (128016,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 12.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 128017
gpu_sim_insn = 46866782
gpu_ipc =     366.0981
gpu_tot_sim_cycle = 128017
gpu_tot_sim_insn = 46866782
gpu_tot_ipc =     366.0981
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10468
gpu_stall_icnt2sh    = 9441
gpu_total_sim_rate=94110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1080885
	L1I_total_cache_misses = 114596
	L1I_total_cache_miss_rate = 0.1060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 125621
L1D_cache:
	L1D_cache_core[0]: Access = 3789, Miss = 1633, Miss_rate = 0.431, Pending_hits = 66, Reservation_fails = 3870
	L1D_cache_core[1]: Access = 3655, Miss = 1523, Miss_rate = 0.417, Pending_hits = 37, Reservation_fails = 3084
	L1D_cache_core[2]: Access = 3645, Miss = 1518, Miss_rate = 0.416, Pending_hits = 33, Reservation_fails = 3308
	L1D_cache_core[3]: Access = 3719, Miss = 1562, Miss_rate = 0.420, Pending_hits = 45, Reservation_fails = 4283
	L1D_cache_core[4]: Access = 3704, Miss = 1591, Miss_rate = 0.430, Pending_hits = 63, Reservation_fails = 3767
	L1D_cache_core[5]: Access = 3543, Miss = 1400, Miss_rate = 0.395, Pending_hits = 63, Reservation_fails = 2855
	L1D_cache_core[6]: Access = 3794, Miss = 1591, Miss_rate = 0.419, Pending_hits = 44, Reservation_fails = 3013
	L1D_cache_core[7]: Access = 3504, Miss = 1452, Miss_rate = 0.414, Pending_hits = 50, Reservation_fails = 3044
	L1D_cache_core[8]: Access = 3605, Miss = 1434, Miss_rate = 0.398, Pending_hits = 29, Reservation_fails = 3524
	L1D_cache_core[9]: Access = 3606, Miss = 1475, Miss_rate = 0.409, Pending_hits = 53, Reservation_fails = 3065
	L1D_cache_core[10]: Access = 3629, Miss = 1579, Miss_rate = 0.435, Pending_hits = 71, Reservation_fails = 3137
	L1D_cache_core[11]: Access = 3760, Miss = 1521, Miss_rate = 0.405, Pending_hits = 34, Reservation_fails = 2497
	L1D_cache_core[12]: Access = 3547, Miss = 1379, Miss_rate = 0.389, Pending_hits = 42, Reservation_fails = 2482
	L1D_cache_core[13]: Access = 3268, Miss = 1325, Miss_rate = 0.405, Pending_hits = 42, Reservation_fails = 2765
	L1D_cache_core[14]: Access = 3330, Miss = 1388, Miss_rate = 0.417, Pending_hits = 32, Reservation_fails = 2672
	L1D_total_cache_accesses = 54098
	L1D_total_cache_misses = 22371
	L1D_total_cache_miss_rate = 0.4135
	L1D_total_cache_pending_hits = 704
	L1D_total_cache_reservation_fails = 47366
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 121980
	L1C_total_cache_misses = 2001
	L1C_total_cache_miss_rate = 0.0164
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 8858
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8186
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7407
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 5727
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 190
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119979
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2001
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15124
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 20008
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 8452
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 23866
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966289
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 114596
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 125621
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
6521, 6521, 6528, 6518, 6500, 6494, 6511, 5958, 6421, 6431, 5909, 4881, 6312, 6313, 6325, 6342, 6040, 6025, 5999, 5985, 
gpgpu_n_tot_thrd_icount = 56382912
gpgpu_n_tot_w_icount = 1761966
gpgpu_n_stall_shd_mem = 66877
gpgpu_n_mem_read_local = 5727
gpgpu_n_mem_write_local = 8452
gpgpu_n_mem_read_global = 3608
gpgpu_n_mem_write_global = 12707
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 75
gpgpu_n_load_insn  = 365898
gpgpu_n_store_insn = 892172
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2147259
gpgpu_n_param_mem_insn = 1317341
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 11342
gpgpu_stall_shd_mem[c_mem][bk_conf] = 11342
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 55535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:228082	W0_Idle:761874	W0_Scoreboard:1020730	W1:39446	W2:26763	W3:17364	W4:19019	W5:19348	W6:15778	W7:19607	W8:16661	W9:15879	W10:17663	W11:11114	W12:9456	W13:14349	W14:9276	W15:9720	W16:16334	W17:10050	W18:8647	W19:7341	W20:9689	W21:7379	W22:7110	W23:8405	W24:6654	W25:7059	W26:9262	W27:9839	W28:9536	W29:9195	W30:10284	W31:10761	W32:1352978
traffic_breakdown_coretomem[CONST_ACC_R] = 600 {8:75,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28864 {8:3608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 110480 {8:13810,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 614040 {136:4515,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 45816 {8:5727,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 1141184 {40:83,72:5,136:8364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5400 {72:75,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 490688 {136:3608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1878160 {136:13810,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 778872 {136:5727,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 67616 {8:8452,}
maxmrqlatency = 667 
maxdqlatency = 0 
maxmflatency = 1661 
averagemflatency = 236 
max_icnt2mem_latency = 867 
max_icnt2sh_latency = 128016 
mrq_lat_table:5773 	336 	540 	1157 	1285 	951 	826 	477 	144 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18464 	5897 	1589 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23126 	7685 	7105 	5115 	766 	443 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5603 	2974 	785 	48 	0 	0 	0 	620 	1480 	0 	300 	1598 	3838 	8808 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	209 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        48        40        40        32        32        41        27        54        57        68        64        71        48        20        11 
dram[1]:        24        48        40        40        32        32        40        58        52        53        69        67        56        48        48        16 
dram[2]:        38        48        40        40        32        33        44        31        52        86        66        50        48        48        22        51 
dram[3]:        52        48        40        40        32        32        52        32        78        57        59        43        48        48        20        31 
dram[4]:        52        48        40        40        32        32        40        25        44        77        63        42        49        51        20        12 
dram[5]:        52        48        40        40        32        32        32        40        84        76        66        54        61        49        34        75 
maximum service time to same row:
dram[0]:     56500     28031     18283     86547     58145     77136     51756     45670     37670     30098     31865     26493     46315     47034    112214     55706 
dram[1]:     76445     62271     83518     18275     70481     45855     46521     45799     32272     29607     32644     26059     52318     52206    109669     41735 
dram[2]:     61756     60247     86226     64347     52732     51546     41318     43864     31481     38919     25261     26191     46522     45726    105743     46215 
dram[3]:     63447     67220     58525     67602     48688     50632     48591     42484     32519     30235     37594     32984     46102     45792    107217     36724 
dram[4]:     53596     58413     90629     34597     28948     61378     78968     32339     30466     37916     26087     24851     44806     44494     55515     45021 
dram[5]:     60750     66274     94355     86229     72844     60972     63836     70324     35142     34316     25199     25540     45847     50650     51843     44990 
average row accesses per activate:
dram[0]:  7.583333  5.823529 24.666666 14.333333  9.444445  7.000000 10.312500  9.529411 13.000000 16.111111 14.875000 11.818182 22.142857 14.300000 53.500000 15.714286 
dram[1]:  7.333333  7.818182  9.333333 26.000000  9.875000 10.625000 14.909091  8.100000 10.714286 14.400000 13.777778 18.714285 23.833334 16.750000 20.799999 26.000000 
dram[2]:  7.166667  6.615385 16.400000 17.000000  5.600000  5.444445  7.809524  8.473684 13.272727 15.200000 15.500000  8.533334 12.333333 18.875000 14.250000  9.666667 
dram[3]: 10.111111  6.428571 13.666667 16.200001  8.300000  6.846154 11.928572 10.857142 20.000000 11.846154 10.307693  9.615385 12.181818 13.090909 22.000000  8.461538 
dram[4]:  6.785714  9.555555 21.000000 14.000000  5.444445  6.000000 16.799999  6.560000 13.333333 15.777778 14.444445  8.857142 17.555555 18.375000 23.200001 12.000000 
dram[5]:  7.666667  8.900000 20.750000 21.250000 10.500000  5.411765  8.400000  8.736842 21.714285 12.333333 13.900000  9.928572 21.285715 12.818182  8.714286 11.200000 
average row locality = 11497/1021 = 11.260529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        59        58        54        59        52        61        77        74        78        79        65        77        73        68        50        54 
dram[1]:        56        54        58        58        53        57        77        74        79        79        67        71        68        67        50        50 
dram[2]:        53        52        58        61        54        59        75        72        78        81        72        77        72        69        52        56 
dram[3]:        58        53        58        60        51        60        75        70        76        82        72        69        66        69        53        55 
dram[4]:        57        56        62        61        61        58        72        74        82        78        77        74        74        74        59        53 
dram[5]:        53        57        61        61        56        59        75        73        81        82        80        78        74        74        62        57 
total reads: 6279
bank skew: 82/50 = 1.64
chip skew: 1083/1018 = 1.06
number of total write accesses:
dram[0]:        32        41        20        27        33        23        88        88        78        66        54        53        82        75        57        56 
dram[1]:        32        32        26        20        26        28        87        88        71        65        57        60        75        67        54        54 
dram[2]:        33        34        24        24        30        39        89        89        68        71        52        51        76        82        62        60 
dram[3]:        33        37        24        21        32        29        92        82        64        72        62        56        68        75        57        55 
dram[4]:        38        30        22        23        37        32        96        90        78        64        53        50        84        73        57        55 
dram[5]:        39        32        22        24        28        33        93        93        71        66        59        61        75        67        60        55 
total reads: 5218
bank skew: 96/20 = 4.80
chip skew: 884/842 = 1.05
average mf latency per bank:
dram[0]:        522       392       675       563       653       598       717       624       468       515       519       474       536       560       415       403
dram[1]:        707       413       604       654       636       620       686       599       496       518       510       461       592       597       420       416
dram[2]:        509       456       624       616       581       651       631       714       518       498       501       487       556       549       395       375
dram[3]:        502       418       611       604       665       598       663       675       528       485       472       490       599       566       411       399
dram[4]:        451       485       586       628       570       624       671       597       470       524       483       489       507       566       399       404
dram[5]:        446       428       573       538       593       553       586       574       478       485       460       427       542       551       390       402
maximum mf latency per bank:
dram[0]:        828      1016       882       848       824       808      1112      1234       713       888       887       731       872       928       796       377
dram[1]:        899       976       955       812      1082       937      1377       913       960       739       988       612       993       860       585       338
dram[2]:        938       921      1165       972      1247      1661      1265      1440       938      1034       825      1040       918       978       649       361
dram[3]:       1101      1033      1003       953      1316      1105      1333      1255      1048       827      1363       991       981       967       554       338
dram[4]:        949      1041       832      1067       958      1177      1498      1209      1188      1213      1008      1015       962      1110       617       347
dram[5]:        922       921       760       778       980       896      1187       898       752       818      1015       752       977       847       933       363

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168982 n_nop=165408 n_act=158 n_pre=142 n_req=1911 n_rd=2076 n_write=1198 bw_util=0.03875
n_activity=19994 dram_eff=0.3275
bk0: 118a 166346i bk1: 116a 166336i bk2: 108a 167196i bk3: 118a 166726i bk4: 104a 167545i bk5: 122a 166874i bk6: 154a 164526i bk7: 148a 164930i bk8: 156a 166464i bk9: 158a 166676i bk10: 130a 167397i bk11: 154a 167342i bk12: 146a 166109i bk13: 136a 166082i bk14: 100a 168035i bk15: 108a 167959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.392781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168982 n_nop=165519 n_act=145 n_pre=129 n_req=1860 n_rd=2036 n_write=1153 bw_util=0.03774
n_activity=19247 dram_eff=0.3314
bk0: 112a 166531i bk1: 108a 166705i bk2: 116a 167257i bk3: 116a 167255i bk4: 106a 167532i bk5: 114a 167171i bk6: 154a 164933i bk7: 148a 164817i bk8: 158a 166694i bk9: 158a 166610i bk10: 134a 167332i bk11: 142a 167466i bk12: 136a 166329i bk13: 134a 166303i bk14: 100a 167882i bk15: 100a 168025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.352091
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168982 n_nop=165316 n_act=192 n_pre=176 n_req=1925 n_rd=2082 n_write=1216 bw_util=0.03903
n_activity=20304 dram_eff=0.3249
bk0: 106a 166284i bk1: 104a 166575i bk2: 116a 167040i bk3: 122a 166829i bk4: 108a 167100i bk5: 118a 166644i bk6: 150a 164379i bk7: 144a 164503i bk8: 156a 166505i bk9: 162a 166661i bk10: 144a 167359i bk11: 154a 167170i bk12: 144a 165869i bk13: 138a 165886i bk14: 104a 167851i bk15: 112a 167791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.416849
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168982 n_nop=165421 n_act=171 n_pre=155 n_req=1886 n_rd=2054 n_write=1181 bw_util=0.03829
n_activity=19913 dram_eff=0.3249
bk0: 116a 166254i bk1: 106a 166333i bk2: 116a 166996i bk3: 120a 167122i bk4: 102a 167304i bk5: 120a 166947i bk6: 150a 164337i bk7: 140a 165060i bk8: 152a 166811i bk9: 164a 166351i bk10: 144a 167365i bk11: 138a 167290i bk12: 132a 165735i bk13: 138a 166237i bk14: 106a 167825i bk15: 110a 167736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.384047
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168982 n_nop=165283 n_act=176 n_pre=160 n_req=1954 n_rd=2144 n_write=1219 bw_util=0.0398
n_activity=20869 dram_eff=0.3223
bk0: 114a 166407i bk1: 112a 166813i bk2: 124a 167100i bk3: 122a 166825i bk4: 122a 166941i bk5: 116a 166829i bk6: 144a 164554i bk7: 148a 164588i bk8: 164a 166345i bk9: 156a 166633i bk10: 154a 167313i bk11: 148a 167397i bk12: 148a 165948i bk13: 148a 166319i bk14: 118a 167833i bk15: 106a 167828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.406824
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=168982 n_nop=165253 n_act=179 n_pre=163 n_req=1961 n_rd=2166 n_write=1221 bw_util=0.04009
n_activity=21342 dram_eff=0.3174
bk0: 106a 166235i bk1: 114a 166422i bk2: 122a 167021i bk3: 122a 167221i bk4: 112a 167212i bk5: 118a 166612i bk6: 150a 164451i bk7: 146a 164666i bk8: 162a 166728i bk9: 164a 166520i bk10: 160a 167268i bk11: 156a 167261i bk12: 148a 165847i bk13: 148a 165763i bk14: 124a 167536i bk15: 114a 167768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.367808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4194, Miss = 508, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 753
L2_cache_bank[1]: Access = 3814, Miss = 530, Miss_rate = 0.139, Pending_hits = 105, Reservation_fails = 390
L2_cache_bank[2]: Access = 3645, Miss = 508, Miss_rate = 0.139, Pending_hits = 113, Reservation_fails = 1080
L2_cache_bank[3]: Access = 3771, Miss = 510, Miss_rate = 0.135, Pending_hits = 108, Reservation_fails = 413
L2_cache_bank[4]: Access = 3456, Miss = 514, Miss_rate = 0.149, Pending_hits = 109, Reservation_fails = 824
L2_cache_bank[5]: Access = 3781, Miss = 527, Miss_rate = 0.139, Pending_hits = 128, Reservation_fails = 404
L2_cache_bank[6]: Access = 3617, Miss = 509, Miss_rate = 0.141, Pending_hits = 108, Reservation_fails = 419
L2_cache_bank[7]: Access = 3442, Miss = 518, Miss_rate = 0.150, Pending_hits = 108, Reservation_fails = 312
L2_cache_bank[8]: Access = 3440, Miss = 544, Miss_rate = 0.158, Pending_hits = 122, Reservation_fails = 291
L2_cache_bank[9]: Access = 4019, Miss = 528, Miss_rate = 0.131, Pending_hits = 102, Reservation_fails = 394
L2_cache_bank[10]: Access = 3481, Miss = 542, Miss_rate = 0.156, Pending_hits = 112, Reservation_fails = 275
L2_cache_bank[11]: Access = 3719, Miss = 541, Miss_rate = 0.145, Pending_hits = 102, Reservation_fails = 363
L2_total_cache_accesses = 44379
L2_total_cache_misses = 6279
L2_total_cache_miss_rate = 0.1415
L2_total_cache_pending_hits = 1353
L2_total_cache_reservation_fails = 5918
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3107
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 2620
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 59
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6950
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1502
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 141
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 4457
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13622
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 47
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5408
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=132594
icnt_total_pkts_simt_to_mem=112372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9233
	minimum = 6
	maximum = 600
Network latency average = 11.4909
	minimum = 6
	maximum = 554
Slowest packet = 1551
Flit latency average = 9.9642
	minimum = 6
	maximum = 550
Slowest flit = 5448
Fragmentation average = 0.039944
	minimum = 0
	maximum = 507
Injected packet rate average = 0.0243726
	minimum = 0.0210675 (at node 3)
	maximum = 0.0297226 (at node 15)
Accepted packet rate average = 0.0243726
	minimum = 0.0191225 (at node 3)
	maximum = 0.0327613 (at node 15)
Injected flit rate average = 0.070872
	minimum = 0.0532273 (at node 13)
	maximum = 0.10376 (at node 15)
Accepted flit rate average= 0.070872
	minimum = 0.0569768 (at node 3)
	maximum = 0.0786692 (at node 15)
Injected packet length average = 2.90785
Accepted packet length average = 2.90785
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9233 (1 samples)
	minimum = 6 (1 samples)
	maximum = 600 (1 samples)
Network latency average = 11.4909 (1 samples)
	minimum = 6 (1 samples)
	maximum = 554 (1 samples)
Flit latency average = 9.9642 (1 samples)
	minimum = 6 (1 samples)
	maximum = 550 (1 samples)
Fragmentation average = 0.039944 (1 samples)
	minimum = 0 (1 samples)
	maximum = 507 (1 samples)
Injected packet rate average = 0.0243726 (1 samples)
	minimum = 0.0210675 (1 samples)
	maximum = 0.0297226 (1 samples)
Accepted packet rate average = 0.0243726 (1 samples)
	minimum = 0.0191225 (1 samples)
	maximum = 0.0327613 (1 samples)
Injected flit rate average = 0.070872 (1 samples)
	minimum = 0.0532273 (1 samples)
	maximum = 0.10376 (1 samples)
Accepted flit rate average = 0.070872 (1 samples)
	minimum = 0.0569768 (1 samples)
	maximum = 0.0786692 (1 samples)
Injected packet size average = 2.90785 (1 samples)
Accepted packet size average = 2.90785 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 18 sec (498 sec)
gpgpu_simulation_rate = 94110 (inst/sec)
gpgpu_simulation_rate = 257 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 497902.187500 
