#
# Basler Racer 4096-80km
# 4096 x 1024 x 8 x 8 taps
# 80 MHz pixel clock
#
# currently only the EDT PCIe8 DV C-Link suppports this camera.
# must be flashed with pe8dvcamlk_fm.bit or other full mode FPGA file
#

# camera description, for camera selection GUI and apps
#
camera_class:                  "Basler"
camera_model:                  "raL4096-80km"
camera_info:                   "4096x1024 8-tap 8-bit, extsync"

# actual width/height (total pixels) and depth of data from camera
# to only grab high 8-bits, set depth to 8 but leave extdepth set
# to actual depth, and adjust shift and mask accordingly
#
width:                         4096
height:                        1024
depth:                         8
extdepth:                      8

# camera link data path register bits (argument is a 2-digit hex value):
# sets the expected input data size and #channels
# bits 0-3: number of bits per pixel minus 1
# bits 4-7: number of channels (taps) minus 1
#
CL_DATA_PATH_NORM:             77

# camera link config register bits
# (argument is a 2-digit hex value, hexval shown in parens):
# 0 (01): RGB (on for RGB color cameras only)
# 1 (02): ignore data valid (on for most cameras though not all)
# 2 (04): generate an FVAL on every LVAL, for line scan cameras
# 3 (08): disable ROI (rarely set)
# 4 (10): generate an FVAL after every vactv lines, for line scan cameras
# 5 (20): data valid invert (rare)
# 6 (40): RGB swap -- swap red/blue
# 7 (80): enable roi pad: if ROI > img output, will pad missing bytes
#
CL_CFG_NORM:                   16

# freerun, no EXSYNC (CC1) or anything set
#
# MODE_CNTL_NORM: 00

# EXSYNC Via (CC1) EDT Board Generated
#
MODE_CNTL_NORM: 10
method_camera_shutter_timing:	AIA_MCL_100US
method_frame_timing: FMRATE_ENABLE
frame_period: 13
xregwrite_16: 40
photo_trig: 1

# initalize the camera using Basler Binary Protocol II
#
# Freerun:			"01 01 04 04 01 04 00 00 00 00 00 03" 
# Triggered:		"01 01 04 04 01 04 00 01 00 00 00 03" 
# 
# Trigger Line OFF:	"01 01 04 04 03 04 00 00 00 00 00 03" 
# Trigger Line ON:	"01 01 04 04 03 04 00 01 00 00 00 03" 
# 
# Trig Source CC1:	"01 01 04 44 01 04 00 09 00 00 00 03"  
# 
# 82 MHz:			"01 01 04 44 07 00 00 17 00 00 00 03" 
# 83.5 MHz:		"01 01 04 44 07 00 00 1A 00 00 00 03" 
# 
# 8-tap:			"01 01 04 24 07 00 00 14 00 00 00 03"
#
# Sensor 12-bit:	"01 01 04 04 05 03 00 0c 00 00 00 03"
# 
# Pixel 8-bit:		"01 01 08 24 00 03 00 01 00 00 00 00 00 00 00 03" 
# 
# test ptrn on:		"01 01 04 64 01 03 00 03 00 00 00 03" 
# test ptrn off:	"01 01 04 64 01 03 00 00 00 00 00 03" 

serial_binit: "010104040104000100000003 010104040304000100000003 010104440104000900000003 010104440700001A00000003 010104240700001400000003 010104040503000c00000003 01010824000300010000000000000003 010104640103000000000003"


# htaps/vtaps
#
htaps:	8
#vtaps:	1

hskip: 0
hactv: 4096
vskip: 0
vactv: 1024

