{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@83:93@HdlIdDef", "  output reg [7:0] up_cfg_buffer_delay,\n\n  output reg [7:0] up_cfg_frame_align_err_threshold\n);\n\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@85:95", "  output reg [7:0] up_cfg_frame_align_err_threshold\n);\n\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@86:96", ");\n\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [8*NUM_LANES-1:0] up_status_lane_frame_align_err_cnt;\nwire [3*NUM_LANES-1:0] up_status_lane_emb_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\nwire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n\n"]], "Diff Content": {"Delete": [[88, "localparam ELASTIC_BUFFER_SIZE = 256;\n"]], "Add": []}}