Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 19 16:22:14 2023
| Host         : DESKTOP-G24V6IA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/textbook/SOC/lab-fir/vivado/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (94)
6. checking no_output_delay (119)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (94)
-------------------------------
 There are 94 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (119)
---------------------------------
 There are 119 ports with no output delay specified. (HIGH)

data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.099        0.000                      0                  120        0.150        0.000                      0                  120        1.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.099        0.000                      0                  120        0.150        0.000                      0                  120        1.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.646ns (70.279%)  route 1.119ns (29.721%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.285 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.914    res_w0[31]
                                                                      r  res_r[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.221 r  res_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000     6.221    res_r[31]_i_2_n_0
                         FDCE                                         r  res_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[31]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[31]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 2.529ns (69.326%)  route 1.119ns (30.674%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.168 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.797    res_w0[27]
                                                                      r  res_r[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.104 r  res_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.104    res_r[27]_i_1_n_0
                         FDCE                                         r  res_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[27]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[27]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 2.412ns (68.309%)  route 1.119ns (31.691%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.051 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.680    res_w0[23]
                                                                      r  res_r[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     5.987 r  res_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000     5.987    res_r[23]_i_1_n_0
                         FDCE                                         r  res_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[23]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[23]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 2.565ns (72.911%)  route 0.953ns (27.089%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.210 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463     5.673    res_w0[30]
                                                                      r  res_r[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301     5.974 r  res_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000     5.974    res_r[30]_i_1_n_0
                         FDCE                                         r  res_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[30]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[30]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 2.651ns (76.530%)  route 0.813ns (23.470%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.291 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323     5.614    res_w0[29]
                                                                      r  res_r[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.920 r  res_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.920    res_r[29]_i_1_n_0
                         FDCE                                         r  res_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[29]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[29]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 2.295ns (67.223%)  route 1.119ns (32.777%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.934 r  sm_tdata_OBUF[19]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.563    res_w0[19]
                                                                      r  res_r[19]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     5.870 r  res_r[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.870    res_r[19]_i_1_n_0
                         FDCE                                         r  res_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[19]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[19]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 2.448ns (71.979%)  route 0.953ns (28.021%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.093 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463     5.556    res_w0[26]
                                                                      r  res_r[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301     5.857 r  res_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000     5.857    res_r[26]_i_1_n_0
                         FDCE                                         r  res_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[26]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[26]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 2.535ns (75.739%)  route 0.812ns (24.261%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.186 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322     5.508    res_w0[28]
                                                                      r  res_r[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     5.803 r  res_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000     5.803    res_r[28]_i_1_n_0
                         FDCE                                         r  res_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[28]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[28]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 2.534ns (75.710%)  route 0.813ns (24.290%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.174 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323     5.497    res_w0[25]
                                                                      r  res_r[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.803 r  res_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000     5.803    res_r[25]_i_1_n_0
                         FDCE                                         r  res_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[25]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[25]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 2.178ns (66.060%)  route 1.119ns (33.940%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.817 r  sm_tdata_OBUF[15]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.446    res_w0[15]
                                                                      r  res_r[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     5.753 r  res_r[15]_i_1/O
                         net (fo=1, unplaced)         0.000     5.753    res_r[15]_i_1_n_0
                         FDCE                                         r  res_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[15]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    res_r_reg[15]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  0.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 data_addr_base_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_addr_base_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_base_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_base_r_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.974    data_addr_base_r[2]
                                                                      r  data_addr_base_r[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.072 r  data_addr_base_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    data_addr_base_r[0]_i_1_n_0
                         FDCE                                         r  data_addr_base_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_base_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_base_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 data_addr_base_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_addr_base_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_base_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_base_r_reg[0]/Q
                         net (fo=12, unplaced)        0.151     0.976    data_addr_base_r[0]
                                                                      r  data_addr_base_r[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.074 r  data_addr_base_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    data_addr_base_r[1]_i_1_n_0
                         FDPE                                         r  data_addr_base_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_addr_base_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    data_addr_base_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 data_addr_base_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_addr_base_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.434%)  route 0.149ns (37.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_base_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_base_r_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.974    data_addr_base_r[2]
                                                                      r  data_addr_base_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.075 r  data_addr_base_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    data_addr_base_r[2]_i_1_n_0
                         FDCE                                         r  data_addr_base_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_base_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_base_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 data_addr_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_addr_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_cnt_r_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    data_addr_cnt_r[2]
                                                                      r  data_addr_cnt_r[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.075 r  data_addr_cnt_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    p_1_in[1]
                         FDCE                                         r  data_addr_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_cnt_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 data_addr_cnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_addr_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_cnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_cnt_r_reg[2]/Q
                         net (fo=14, unplaced)        0.153     0.977    data_addr_cnt_r[2]
                                                                      r  data_addr_cnt_r[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.075 r  data_addr_cnt_r[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.075    p_1_in[3]
                         FDCE                                         r  data_addr_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_cnt_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data_addr_base_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_addr_base_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.105%)  route 0.151ns (37.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_base_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_base_r_reg[0]/Q
                         net (fo=12, unplaced)        0.151     0.976    data_addr_base_r[0]
                                                                      r  data_addr_base_r[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.077 r  data_addr_base_r[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.077    data_addr_base_r[3]_i_2_n_0
                         FDPE                                         r  data_addr_base_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  data_addr_base_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    data_addr_base_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 data_addr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_addr_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.248ns (61.779%)  route 0.153ns (38.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  data_addr_cnt_r_reg[0]/Q
                         net (fo=15, unplaced)        0.153     0.978    data_addr_cnt_r[0]
                                                                      f  data_addr_cnt_r[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.079 r  data_addr_cnt_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.079    data_addr_cnt_r[0]_i_1_n_0
                         FDCE                                         r  data_addr_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_cnt_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 data_addr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            data_addr_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.248ns (61.779%)  route 0.153ns (38.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_addr_cnt_r_reg[1]/Q
                         net (fo=15, unplaced)        0.153     0.978    data_addr_cnt_r[1]
                                                                      r  data_addr_cnt_r[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.079 r  data_addr_cnt_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.079    p_1_in[2]
                         FDCE                                         r  data_addr_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_addr_cnt_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_addr_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 read_axil_wait_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.245ns (51.471%)  route 0.231ns (48.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  read_axil_wait_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  read_axil_wait_r_reg/Q
                         net (fo=42, unplaced)        0.231     1.056    read_axil_wait_r
                                                                      r  rdata[10]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.154 r  rdata[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.154    rdata[10]_i_1_n_0
                         FDCE                                         r  rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 read_axil_wait_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.245ns (51.471%)  route 0.231ns (48.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  read_axil_wait_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  read_axil_wait_r_reg/Q
                         net (fo=42, unplaced)        0.231     1.056    read_axil_wait_r
                                                                      r  rdata[11]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.154 r  rdata[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.154    rdata[11]_i_1_n_0
                         FDCE                                         r  rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                ap_done_r_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         4.000       3.000                ap_idle_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                ap_start_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                data_addr_base_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         4.000       3.000                data_addr_base_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                data_addr_base_r_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         4.000       3.000                data_addr_base_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                data_addr_cnt_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                data_addr_cnt_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500                ap_done_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                ap_done_r_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.000       1.500                ap_idle_r_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.000       1.500                ap_idle_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500                ap_start_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                ap_start_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500                data_addr_base_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                data_addr_base_r_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.000       1.500                data_addr_base_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.000       1.500                data_addr_base_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                ap_done_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                ap_done_r_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.000       1.500                ap_idle_r_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.000       1.500                ap_idle_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                ap_start_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                ap_start_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                data_addr_base_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                data_addr_base_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.000       1.500                data_addr_base_r_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.000       1.500                data_addr_base_r_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.296ns  (logic 11.586ns (75.745%)  route 3.710ns (24.255%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_OBUF[23]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_OBUF[27]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.555    res_w0[31]
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.862 r  sm_tdata_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.662    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.296 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.296    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.179ns  (logic 11.469ns (75.558%)  route 3.710ns (24.442%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_OBUF[23]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.438    res_w0[27]
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.745 r  sm_tdata_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.545    sm_tdata_OBUF[27]
                                                                      r  sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.179 r  sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.179    sm_tdata[27]
                                                                      r  sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.041ns  (logic 11.497ns (76.437%)  route 3.544ns (23.563%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_OBUF[23]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_OBUF[27]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    11.314    res_w0[30]
                                                                      r  sm_tdata_OBUF[30]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293    11.607 r  sm_tdata_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.407    sm_tdata_OBUF[30]
                                                                      r  sm_tdata_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.041 r  sm_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000    15.041    sm_tdata[30]
                                                                      r  sm_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.995ns  (logic 11.591ns (77.299%)  route 3.404ns (22.701%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_OBUF[23]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_OBUF[27]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323    11.255    res_w0[29]
                                                                      r  sm_tdata_OBUF[29]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    11.561 r  sm_tdata_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.361    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.995 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.995    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.949ns  (logic 11.248ns (75.242%)  route 3.701ns (24.758%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  sm_tdata_OBUF[19]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  sm_tdata_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    sm_tdata_OBUF[19]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.208    res_w0[23]
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.515 r  sm_tdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.315    sm_tdata_OBUF[23]
                                                                      r  sm_tdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.949 r  sm_tdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.949    sm_tdata[23]
                                                                      r  sm_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.924ns  (logic 11.380ns (76.253%)  route 3.544ns (23.747%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_OBUF[23]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    11.197    res_w0[26]
                                                                      r  sm_tdata_OBUF[26]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293    11.490 r  sm_tdata_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.290    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.924 r  sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.924    sm_tdata[26]
                                                                      r  sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.878ns  (logic 11.474ns (77.120%)  route 3.404ns (22.880%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_OBUF[23]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323    11.138    res_w0[25]
                                                                      r  sm_tdata_OBUF[25]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    11.444 r  sm_tdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.244    sm_tdata_OBUF[25]
                                                                      r  sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.878 r  sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.878    sm_tdata[25]
                                                                      r  sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.870ns  (logic 11.467ns (77.114%)  route 3.403ns (22.886%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_OBUF[23]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_OBUF[27]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322    11.149    res_w0[28]
                                                                      r  sm_tdata_OBUF[28]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.287    11.436 r  sm_tdata_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.236    sm_tdata_OBUF[28]
                                                                      r  sm_tdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.870 r  sm_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.870    sm_tdata[28]
                                                                      r  sm_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.753ns  (logic 11.350ns (76.933%)  route 3.403ns (23.067%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_OBUF[23]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  sm_tdata_OBUF[27]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322    11.032    res_w0[24]
                                                                      r  sm_tdata_OBUF[24]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.287    11.319 r  sm_tdata_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.119    sm_tdata_OBUF[24]
                                                                      r  sm_tdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.753 r  sm_tdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.753    sm_tdata[24]
                                                                      r  sm_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.694ns  (logic 11.159ns (75.942%)  route 3.535ns (24.058%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  sm_tdata_OBUF[19]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  sm_tdata_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    sm_tdata_OBUF[19]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  sm_tdata_OBUF[23]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    10.967    res_w0[22]
                                                                      r  sm_tdata_OBUF[22]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293    11.260 r  sm_tdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    12.060    sm_tdata_OBUF[22]
                                                                      r  sm_tdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    14.694 r  sm_tdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.694    sm_tdata[22]
                                                                      r  sm_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[2]
                            (input port)
  Destination:            data_Di[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[2]
                                                                      r  ss_tdata_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[2]
                                                                      r  data_Di_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  data_Di_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[2]
                                                                      r  data_Di_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[2]
                                                                      r  data_Di[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[14]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[15]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=37, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_Di_OBUF[17]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.583 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 5.280ns (73.348%)  route 1.919ns (26.652%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.285 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.914    res_w0[31]
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307     6.221 r  sm_tdata_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.021    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.656 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.656    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 5.163ns (72.908%)  route 1.919ns (27.092%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.168 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.797    res_w0[27]
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307     6.104 r  sm_tdata_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.904    sm_tdata_OBUF[27]
                                                                      r  sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.539 r  sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.539    sm_tdata[27]
                                                                      r  sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 5.046ns (72.453%)  route 1.919ns (27.547%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.051 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.680    res_w0[23]
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307     5.987 r  sm_tdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.787    sm_tdata_OBUF[23]
                                                                      r  sm_tdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.422 r  sm_tdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.422    sm_tdata[23]
                                                                      r  sm_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 5.191ns (74.760%)  route 1.753ns (25.240%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.210 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463     5.673    res_w0[30]
                                                                      r  sm_tdata_OBUF[30]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293     5.966 r  sm_tdata_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.766    sm_tdata_OBUF[30]
                                                                      r  sm_tdata_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.401 r  sm_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000     9.401    sm_tdata[30]
                                                                      r  sm_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 5.285ns (76.621%)  route 1.613ns (23.379%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.291 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323     5.614    res_w0[29]
                                                                      r  sm_tdata_OBUF[29]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.920 r  sm_tdata_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.720    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.355 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.355    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 4.929ns (71.982%)  route 1.919ns (28.018%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.934 r  sm_tdata_OBUF[19]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.563    res_w0[19]
                                                                      r  sm_tdata_OBUF[19]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307     5.870 r  sm_tdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.670    sm_tdata_OBUF[19]
                                                                      r  sm_tdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.305 r  sm_tdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.305    sm_tdata[19]
                                                                      r  sm_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.827ns  (logic 5.074ns (74.327%)  route 1.753ns (25.673%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.093 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463     5.556    res_w0[26]
                                                                      r  sm_tdata_OBUF[26]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.293     5.849 r  sm_tdata_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.649    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.284 r  sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000     9.284    sm_tdata[26]
                                                                      r  sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 5.168ns (76.218%)  route 1.613ns (23.782%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.174 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323     5.497    res_w0[25]
                                                                      r  sm_tdata_OBUF[25]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.306     5.803 r  sm_tdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.603    sm_tdata_OBUF[25]
                                                                      r  sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.238 r  sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     9.238    sm_tdata[25]
                                                                      r  sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 5.161ns (76.204%)  route 1.612ns (23.795%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  sm_tdata_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    sm_tdata_OBUF[15]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.186 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322     5.508    res_w0[28]
                                                                      r  sm_tdata_OBUF[28]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.287     5.795 r  sm_tdata_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.595    sm_tdata_OBUF[28]
                                                                      r  sm_tdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.230 r  sm_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     9.230    sm_tdata[28]
                                                                      r  sm_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 4.812ns (71.495%)  route 1.919ns (28.505%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  res_r_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    res_r[1]
                                                                      r  sm_tdata_OBUF[3]_inst_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  sm_tdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     3.710    sm_tdata_OBUF[3]_inst_i_5_n_0
                                                                      r  sm_tdata_OBUF[3]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  sm_tdata_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    sm_tdata_OBUF[3]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[7]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  sm_tdata_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    sm_tdata_OBUF[7]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  sm_tdata_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    sm_tdata_OBUF[11]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[15]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.817 r  sm_tdata_OBUF[15]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.446    res_w0[15]
                                                                      r  sm_tdata_OBUF[15]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.307     5.753 r  sm_tdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.553    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.188 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.188    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rdata_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.162    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.862ns  (logic 8.952ns (75.464%)  route 2.910ns (24.536%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_OBUF[23]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_OBUF[27]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.555    res_w0[31]
                                                                      r  res_r[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.862 r  res_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000    11.862    res_r[31]_i_2_n_0
                         FDCE                                         r  res_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.745ns  (logic 8.835ns (75.220%)  route 2.910ns (24.780%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_OBUF[23]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.438    res_w0[27]
                                                                      r  res_r[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.745 r  res_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.745    res_r[27]_i_1_n_0
                         FDCE                                         r  res_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.615ns  (logic 8.871ns (76.372%)  route 2.744ns (23.628%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_OBUF[23]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_OBUF[27]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    11.314    res_w0[30]
                                                                      r  res_r[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    11.615 r  res_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.615    res_r[30]_i_1_n_0
                         FDCE                                         r  res_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.561ns  (logic 8.957ns (77.472%)  route 2.604ns (22.528%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_OBUF[23]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_OBUF[27]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323    11.255    res_w0[29]
                                                                      r  res_r[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.561 r  res_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.561    res_r[29]_i_1_n_0
                         FDCE                                         r  res_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.515ns  (logic 8.614ns (74.803%)  route 2.901ns (25.197%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  sm_tdata_OBUF[19]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  sm_tdata_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    sm_tdata_OBUF[19]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.208    res_w0[23]
                                                                      r  res_r[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.515 r  res_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.515    res_r[23]_i_1_n_0
                         FDCE                                         r  res_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.498ns  (logic 8.754ns (76.131%)  route 2.744ns (23.869%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_OBUF[23]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    11.197    res_w0[26]
                                                                      r  res_r[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    11.498 r  res_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.498    res_r[26]_i_1_n_0
                         FDCE                                         r  res_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.444ns  (logic 8.841ns (77.251%)  route 2.603ns (22.749%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_OBUF[23]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_OBUF[27]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_OBUF[27]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_OBUF[27]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322    11.149    res_w0[28]
                                                                      r  res_r[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.444 r  res_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    res_r[28]_i_1_n_0
                         FDCE                                         r  res_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.444ns  (logic 8.840ns (77.242%)  route 2.604ns (22.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_OBUF[23]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323    11.138    res_w0[25]
                                                                      r  res_r[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.444 r  res_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    res_r[25]_i_1_n_0
                         FDCE                                         r  res_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.327ns  (logic 8.724ns (77.016%)  route 2.603ns (22.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_OBUF[19]_inst_i_7_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_OBUF[23]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_OBUF[23]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_OBUF[23]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  sm_tdata_OBUF[27]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322    11.032    res_w0[24]
                                                                      r  res_r[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    11.327 r  res_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.327    res_r[24]_i_1_n_0
                         FDCE                                         r  res_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            res_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.268ns  (logic 8.533ns (75.724%)  route 2.735ns (24.276%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  res_w1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  res_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    res_w1__0_n_106
                                                                      r  res_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  res_w1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    res_w1__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  sm_tdata_OBUF[19]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    sm_tdata_OBUF[19]_inst_i_7_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  sm_tdata_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    sm_tdata_OBUF[19]_inst_i_3_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    sm_tdata_OBUF[19]_inst_i_2_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  sm_tdata_OBUF[23]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463    10.967    res_w0[22]
                                                                      r  res_r[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    11.268 r  res_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.268    res_r[22]_i_1_n_0
                         FDCE                                         r  res_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  res_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            ap_done_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    ss_tlast_IBUF
                         FDCE                                         r  ap_done_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_r_reg/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            ap_start_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awvalid_IBUF
                         FDCE                                         r  ap_start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_r_reg/C

Slack:                    inf
  Source:                 ss_tlast
                            (input port)
  Destination:            last_one_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tlast (IN)
                         net (fo=0)                   0.000     0.000    ss_tlast
                                                                      r  ss_tlast_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tlast_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    ss_tlast_IBUF
                         FDCE                                         r  last_one_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_one_r_reg/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=42, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata[12]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  rdata[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    rdata[12]_i_1_n_0
                         FDCE                                         r  rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[12]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=42, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata[14]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  rdata[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    rdata[14]_i_1_n_0
                         FDCE                                         r  rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[14]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=42, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata[16]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  rdata[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    rdata[16]_i_1_n_0
                         FDCE                                         r  rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[16]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=42, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata[18]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  rdata[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    rdata[18]_i_1_n_0
                         FDCE                                         r  rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[18]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=42, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata[20]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  rdata[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    rdata[20]_i_1_n_0
                         FDCE                                         r  rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[20]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=42, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata[22]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  rdata[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    rdata[22]_i_1_n_0
                         FDCE                                         r  rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[22]/C

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            rdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=42, unplaced)        0.337     0.538    arvalid_IBUF
                                                                      r  rdata[24]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  rdata[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    rdata[24]_i_1_n_0
                         FDCE                                         r  rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=81, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[24]/C





