Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 11:36:31 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    59 |
|    Minimum number of control sets                        |    59 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    59 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     5 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             149 |           48 |
| Yes          | No                    | No                     |             256 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             280 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                          Enable Signal                                                                         |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/reg_4680                                                                                                                                  |                                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/ap_CS_fsm_pp0_stage0                                                                        |                                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/ap_CS_fsm_pp0_stage0                                                                         |                                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state25                                                                                                                         |                                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state33                                                                                                                         |                                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state17                                                                                                                         |                                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs                                                                                                                        | bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[9]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387/ap_CS_fsm_pp0_stage0                                                                        |                                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414/ap_CS_fsm_pp0_stage0                                                                        |                                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/ap_CS_fsm_reg[0]_0[0]                                                                       |                                                                                                                                   |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                                                          |                                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state41                                                                                                                         |                                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423/ap_CS_fsm_pp0_stage0                                                                        |                                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/aw_hs                                                                                                                   |                                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state38                                                                                                                         |                                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                                                          |                                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg_1                                           |                                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state22                                                                                                                         |                                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14                                                                                                                         |                                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/E[0]                                              |                                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/state_reg[0][0]                                   |                                                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg_0                                           |                                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/ap_CS_fsm_pp0_stage0                                                                        |                                                                                                                                   |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state30                                                                                                                         |                                                                                                                                   |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/ap_CS_fsm_pp0_stage0                                                                        |                                                                                                                                   |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/ap_CS_fsm_reg[0]_0[0]                                                                       |                                                                                                                                   |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441/ap_CS_fsm_pp0_stage0                                                                        |                                                                                                                                   |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/result_TREADY_int_regslice                                                                                | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                    |                6 |              9 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_NS_fsm127_out                                                                                          | bd_0_i/hls_inst/inst/CTRL_s_axi_U/D[1]                                                                                            |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_NS_fsm11_out                                                                                           | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_CS_fsm_reg[39][7]                                                         |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_NS_fsm15_out                                                                                           | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_CS_fsm_reg[39][5]                                                         |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/j_5_fu_198                                                                                                | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_CS_fsm_reg[39][3]                                                         |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/sel                                                                                                       | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_CS_fsm_reg[39][1]                                                         |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/p_0_in0_out[24]                                                                                                |                                                                                                                                   |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/mac_muladd_16s_16s_16ns_16_4_1_U20/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/SR[0]                 |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/p_0_in0_out[0]                                                                                                 |                                                                                                                                   |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/mac_muladd_16s_16s_16ns_16_4_1_U55/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/SR[0]                 |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/p_0_in0_out[8]                                                                                                 |                                                                                                                                   |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg                             |                                                                                                                                   |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg_0                           |                                                                                                                                   |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/E[0]                                                                                        |                                                                                                                                   |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/p_0_in0_out[16]                                                                                                |                                                                                                                                   |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/mac_muladd_16s_16s_16ns_16_4_1_U9/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0]   | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/SR[0]                  |                6 |             16 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441/mac_muladd_16s_16s_16ns_16_4_1_U45/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_k_51 |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/mac_muladd_16s_16s_16ns_16_4_1_U50/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_k_31 |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423/mac_muladd_16s_16s_16ns_16_4_1_U35/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_k_91 |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/mac_muladd_16s_16s_16ns_16_4_1_U40/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_k_71 |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/load_p2                                                                                                   |                                                                                                                                   |                7 |             16 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/load_p1                                                                                                   |                                                                                                                                   |                9 |             16 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/mac_muladd_16s_16s_16ns_16_4_1_U25/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/flow_control_loop_pipe_sequential_init_U/SR[0]                 |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414/mac_muladd_16s_16s_16ns_16_4_1_U30/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_k1   |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387/mac_muladd_16s_16s_16ns_16_4_1_U15/array_mult_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/E[0] | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387/flow_control_loop_pipe_sequential_init_U/SR[0]                 |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/load_p1                                                                                                     |                                                                                                                                   |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/load_p2                                                                                                     |                                                                                                                                   |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/ap_enable_reg_pp0_iter0_reg_reg_0[0]                                                        |                                                                                                                                   |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/int_in_b_ce1                                                                                                   |                                                                                                                                   |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read                                                                                                           | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ar_hs                                                                             |                9 |             32 |         3.56 |
|  ap_clk      |                                                                                                                                                                |                                                                                                                                   |               43 |             90 |         2.09 |
|  ap_clk      |                                                                                                                                                                | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                    |               48 |            149 |         3.10 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


