<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='167' ll='169' type='const uint16_t * llvm::TargetRegisterClass::getSuperRegIndices() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1087' u='c' c='_ZN4llvm21SuperRegClassIteratorC1EPKNS_19TargetRegisterClassEPKNS_18TargetRegisterInfoEb'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='160'>/// Returns a 0-terminated list of sub-register indices that project some
  /// super-register class into this register class. The list has an entry for
  /// each Idx such that:
  ///
  ///   There exists SuperRC where:
  ///     For all Reg in SuperRC:
  ///       this-&gt;contains(Reg:Idx)</doc>
