

================================================================
== Vivado HLS Report for 'fill_fm_buf_bn_64u_s'
================================================================
* Date:           Sun Sep  6 13:25:18 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.530 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.670 us | 0.670 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       65|       65|         3|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_cat_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %c_cat)" [ResNet/net_hls.cc:42]   --->   Operation 6 'read' 'c_cat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %c)" [ResNet/net_hls.cc:42]   --->   Operation 7 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i3 %c_read to i2" [ResNet/net_hls.cc:50]   --->   Operation 8 'trunc' 'trunc_ln1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln1265, i4 0)" [ResNet/net_hls.cc:50]   --->   Operation 9 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln1265_1 = trunc i3 %c_cat_read to i2" [ResNet/net_hls.cc:52]   --->   Operation 10 'trunc' 'trunc_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.51ns)   --->   "%icmp_ln1265 = icmp eq i2 %trunc_ln1265_1, 0" [ResNet/net_hls.cc:52]   --->   Operation 11 'icmp' 'icmp_ln1265' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.51ns)   --->   "%icmp_ln1265_1 = icmp eq i2 %trunc_ln1265_1, 1" [ResNet/net_hls.cc:52]   --->   Operation 12 'icmp' 'icmp_ln1265_1' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.51ns)   --->   "%icmp_ln1265_2 = icmp eq i2 %trunc_ln1265_1, -2" [ResNet/net_hls.cc:52]   --->   Operation 13 'icmp' 'icmp_ln1265_2' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "br label %.preheader" [ResNet/net_hls.cc:45]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln45, %hls_label_13_end ]" [ResNet/net_hls.cc:45]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%brow_0 = phi i4 [ 1, %0 ], [ %select_ln52_1, %hls_label_13_end ]" [ResNet/net_hls.cc:52]   --->   Operation 16 'phi' 'brow_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%bcol_0 = phi i4 [ 1, %0 ], [ %bcol, %hls_label_13_end ]"   --->   Operation 17 'phi' 'bcol_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln45 = icmp eq i7 %indvar_flatten, -64" [ResNet/net_hls.cc:45]   --->   Operation 18 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.89ns)   --->   "%add_ln45 = add i7 %indvar_flatten, 1" [ResNet/net_hls.cc:45]   --->   Operation 19 'add' 'add_ln45' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %1, label %hls_label_13_begin" [ResNet/net_hls.cc:45]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.86ns)   --->   "%brow = add i4 %brow_0, 1" [ResNet/net_hls.cc:45]   --->   Operation 21 'add' 'brow' <Predicate = (!icmp_ln45)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.88ns)   --->   "%icmp_ln46 = icmp eq i4 %bcol_0, -7" [ResNet/net_hls.cc:46]   --->   Operation 22 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.45ns)   --->   "%select_ln52 = select i1 %icmp_ln46, i4 1, i4 %bcol_0" [ResNet/net_hls.cc:52]   --->   Operation 23 'select' 'select_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.45ns)   --->   "%select_ln52_1 = select i1 %icmp_ln46, i4 %brow, i4 %brow_0" [ResNet/net_hls.cc:52]   --->   Operation 24 'select' 'select_ln52_1' <Predicate = (!icmp_ln45)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_54 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln52_1, i3 0)" [ResNet/net_hls.cc:52]   --->   Operation 25 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %tmp_54 to i8" [ResNet/net_hls.cc:52]   --->   Operation 26 'zext' 'zext_ln1265' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln52_1, i1 false)" [ResNet/net_hls.cc:52]   --->   Operation 27 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i5 %tmp_55 to i8" [ResNet/net_hls.cc:52]   --->   Operation 28 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265 = add i8 %zext_ln1265_1, %zext_ln1265" [ResNet/net_hls.cc:52]   --->   Operation 29 'add' 'add_ln1265' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str269)" [ResNet/net_hls.cc:46]   --->   Operation 30 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i4 %select_ln52 to i8" [ResNet/net_hls.cc:52]   --->   Operation 31 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1265_1 = add i8 %add_ln1265, %zext_ln1265_2" [ResNet/net_hls.cc:52]   --->   Operation 32 'add' 'add_ln1265_1' <Predicate = (!icmp_ln45)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i8 %add_ln1265_1 to i64" [ResNet/net_hls.cc:52]   --->   Operation 33 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%fm_buf_V_0_addr = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 34 'getelementptr' 'fm_buf_V_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%fm_buf_V_1_addr = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 35 'getelementptr' 'fm_buf_V_1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fm_buf_V_10_addr = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 36 'getelementptr' 'fm_buf_V_10_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%fm_buf_V_11_addr = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 37 'getelementptr' 'fm_buf_V_11_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%fm_buf_V_12_addr = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 38 'getelementptr' 'fm_buf_V_12_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%fm_buf_V_13_addr = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 39 'getelementptr' 'fm_buf_V_13_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%fm_buf_V_14_addr = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 40 'getelementptr' 'fm_buf_V_14_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%fm_buf_V_15_addr = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 41 'getelementptr' 'fm_buf_V_15_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%fm_buf_V_16_addr = getelementptr [1600 x i12]* @fm_buf_V_16, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 42 'getelementptr' 'fm_buf_V_16_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%fm_buf_V_17_addr = getelementptr [1600 x i12]* @fm_buf_V_17, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 43 'getelementptr' 'fm_buf_V_17_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%fm_buf_V_18_addr = getelementptr [1600 x i12]* @fm_buf_V_18, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 44 'getelementptr' 'fm_buf_V_18_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%fm_buf_V_19_addr = getelementptr [1600 x i12]* @fm_buf_V_19, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 45 'getelementptr' 'fm_buf_V_19_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%fm_buf_V_2_addr = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 46 'getelementptr' 'fm_buf_V_2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%fm_buf_V_20_addr = getelementptr [1600 x i12]* @fm_buf_V_20, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 47 'getelementptr' 'fm_buf_V_20_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%fm_buf_V_21_addr = getelementptr [1600 x i12]* @fm_buf_V_21, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 48 'getelementptr' 'fm_buf_V_21_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%fm_buf_V_22_addr = getelementptr [1600 x i12]* @fm_buf_V_22, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 49 'getelementptr' 'fm_buf_V_22_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%fm_buf_V_23_addr = getelementptr [1600 x i12]* @fm_buf_V_23, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 50 'getelementptr' 'fm_buf_V_23_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%fm_buf_V_24_addr = getelementptr [1600 x i12]* @fm_buf_V_24, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 51 'getelementptr' 'fm_buf_V_24_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%fm_buf_V_25_addr = getelementptr [1600 x i12]* @fm_buf_V_25, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 52 'getelementptr' 'fm_buf_V_25_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%fm_buf_V_26_addr = getelementptr [1600 x i12]* @fm_buf_V_26, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 53 'getelementptr' 'fm_buf_V_26_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%fm_buf_V_27_addr = getelementptr [1600 x i12]* @fm_buf_V_27, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 54 'getelementptr' 'fm_buf_V_27_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%fm_buf_V_28_addr = getelementptr [1600 x i12]* @fm_buf_V_28, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 55 'getelementptr' 'fm_buf_V_28_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%fm_buf_V_29_addr = getelementptr [1600 x i12]* @fm_buf_V_29, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 56 'getelementptr' 'fm_buf_V_29_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%fm_buf_V_3_addr = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 57 'getelementptr' 'fm_buf_V_3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%fm_buf_V_30_addr = getelementptr [1600 x i12]* @fm_buf_V_30, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 58 'getelementptr' 'fm_buf_V_30_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%fm_buf_V_31_addr = getelementptr [1600 x i12]* @fm_buf_V_31, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 59 'getelementptr' 'fm_buf_V_31_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%fm_buf_V_32_addr = getelementptr [1600 x i12]* @fm_buf_V_32, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 60 'getelementptr' 'fm_buf_V_32_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%fm_buf_V_33_addr = getelementptr [1600 x i12]* @fm_buf_V_33, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 61 'getelementptr' 'fm_buf_V_33_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%fm_buf_V_34_addr = getelementptr [1600 x i12]* @fm_buf_V_34, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 62 'getelementptr' 'fm_buf_V_34_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%fm_buf_V_35_addr = getelementptr [1600 x i12]* @fm_buf_V_35, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 63 'getelementptr' 'fm_buf_V_35_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%fm_buf_V_36_addr = getelementptr [1600 x i12]* @fm_buf_V_36, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 64 'getelementptr' 'fm_buf_V_36_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%fm_buf_V_37_addr = getelementptr [1600 x i12]* @fm_buf_V_37, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 65 'getelementptr' 'fm_buf_V_37_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%fm_buf_V_38_addr = getelementptr [1600 x i12]* @fm_buf_V_38, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 66 'getelementptr' 'fm_buf_V_38_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%fm_buf_V_39_addr = getelementptr [1600 x i12]* @fm_buf_V_39, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 67 'getelementptr' 'fm_buf_V_39_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%fm_buf_V_4_addr = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 68 'getelementptr' 'fm_buf_V_4_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%fm_buf_V_40_addr = getelementptr [1600 x i12]* @fm_buf_V_40, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 69 'getelementptr' 'fm_buf_V_40_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%fm_buf_V_41_addr = getelementptr [1600 x i12]* @fm_buf_V_41, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 70 'getelementptr' 'fm_buf_V_41_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%fm_buf_V_42_addr = getelementptr [1600 x i12]* @fm_buf_V_42, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 71 'getelementptr' 'fm_buf_V_42_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%fm_buf_V_43_addr = getelementptr [1600 x i12]* @fm_buf_V_43, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 72 'getelementptr' 'fm_buf_V_43_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%fm_buf_V_44_addr = getelementptr [1600 x i12]* @fm_buf_V_44, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 73 'getelementptr' 'fm_buf_V_44_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%fm_buf_V_45_addr = getelementptr [1600 x i12]* @fm_buf_V_45, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 74 'getelementptr' 'fm_buf_V_45_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%fm_buf_V_46_addr = getelementptr [1600 x i12]* @fm_buf_V_46, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 75 'getelementptr' 'fm_buf_V_46_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%fm_buf_V_47_addr = getelementptr [1600 x i12]* @fm_buf_V_47, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 76 'getelementptr' 'fm_buf_V_47_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%fm_buf_V_48_addr = getelementptr [1600 x i12]* @fm_buf_V_48, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 77 'getelementptr' 'fm_buf_V_48_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%fm_buf_V_49_addr = getelementptr [1600 x i12]* @fm_buf_V_49, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 78 'getelementptr' 'fm_buf_V_49_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%fm_buf_V_5_addr = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 79 'getelementptr' 'fm_buf_V_5_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%fm_buf_V_50_addr = getelementptr [1600 x i12]* @fm_buf_V_50, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 80 'getelementptr' 'fm_buf_V_50_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%fm_buf_V_51_addr = getelementptr [1600 x i12]* @fm_buf_V_51, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 81 'getelementptr' 'fm_buf_V_51_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%fm_buf_V_52_addr = getelementptr [1600 x i12]* @fm_buf_V_52, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 82 'getelementptr' 'fm_buf_V_52_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%fm_buf_V_53_addr = getelementptr [1600 x i12]* @fm_buf_V_53, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 83 'getelementptr' 'fm_buf_V_53_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%fm_buf_V_54_addr = getelementptr [1600 x i12]* @fm_buf_V_54, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 84 'getelementptr' 'fm_buf_V_54_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%fm_buf_V_55_addr = getelementptr [1600 x i12]* @fm_buf_V_55, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 85 'getelementptr' 'fm_buf_V_55_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%fm_buf_V_56_addr = getelementptr [1600 x i12]* @fm_buf_V_56, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 86 'getelementptr' 'fm_buf_V_56_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%fm_buf_V_57_addr = getelementptr [1600 x i12]* @fm_buf_V_57, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 87 'getelementptr' 'fm_buf_V_57_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%fm_buf_V_58_addr = getelementptr [1600 x i12]* @fm_buf_V_58, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 88 'getelementptr' 'fm_buf_V_58_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%fm_buf_V_59_addr = getelementptr [1600 x i12]* @fm_buf_V_59, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 89 'getelementptr' 'fm_buf_V_59_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%fm_buf_V_6_addr = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 90 'getelementptr' 'fm_buf_V_6_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%fm_buf_V_60_addr = getelementptr [1600 x i12]* @fm_buf_V_60, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 91 'getelementptr' 'fm_buf_V_60_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%fm_buf_V_61_addr = getelementptr [1600 x i12]* @fm_buf_V_61, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 92 'getelementptr' 'fm_buf_V_61_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%fm_buf_V_62_addr = getelementptr [1600 x i12]* @fm_buf_V_62, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 93 'getelementptr' 'fm_buf_V_62_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%fm_buf_V_63_addr = getelementptr [1600 x i12]* @fm_buf_V_63, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 94 'getelementptr' 'fm_buf_V_63_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%fm_buf_V_7_addr = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 95 'getelementptr' 'fm_buf_V_7_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%fm_buf_V_8_addr = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 96 'getelementptr' 'fm_buf_V_8_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%fm_buf_V_9_addr = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 97 'getelementptr' 'fm_buf_V_9_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%out_buf0_V_0_addr = getelementptr [100 x i12]* @out_buf0_V_0, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 98 'getelementptr' 'out_buf0_V_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%out_buf0_V_1_addr = getelementptr [100 x i12]* @out_buf0_V_1, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 99 'getelementptr' 'out_buf0_V_1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%out_buf0_V_10_addr = getelementptr [100 x i12]* @out_buf0_V_10, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 100 'getelementptr' 'out_buf0_V_10_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%out_buf0_V_11_addr = getelementptr [100 x i12]* @out_buf0_V_11, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 101 'getelementptr' 'out_buf0_V_11_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%out_buf0_V_12_addr = getelementptr [100 x i12]* @out_buf0_V_12, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 102 'getelementptr' 'out_buf0_V_12_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%out_buf0_V_13_addr = getelementptr [100 x i12]* @out_buf0_V_13, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 103 'getelementptr' 'out_buf0_V_13_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%out_buf0_V_14_addr = getelementptr [100 x i12]* @out_buf0_V_14, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 104 'getelementptr' 'out_buf0_V_14_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%out_buf0_V_15_addr = getelementptr [100 x i12]* @out_buf0_V_15, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 105 'getelementptr' 'out_buf0_V_15_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%out_buf0_V_2_addr = getelementptr [100 x i12]* @out_buf0_V_2, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 106 'getelementptr' 'out_buf0_V_2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%out_buf0_V_3_addr = getelementptr [100 x i12]* @out_buf0_V_3, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 107 'getelementptr' 'out_buf0_V_3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%out_buf0_V_4_addr = getelementptr [100 x i12]* @out_buf0_V_4, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 108 'getelementptr' 'out_buf0_V_4_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%out_buf0_V_5_addr = getelementptr [100 x i12]* @out_buf0_V_5, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 109 'getelementptr' 'out_buf0_V_5_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%out_buf0_V_6_addr = getelementptr [100 x i12]* @out_buf0_V_6, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 110 'getelementptr' 'out_buf0_V_6_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%out_buf0_V_7_addr = getelementptr [100 x i12]* @out_buf0_V_7, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 111 'getelementptr' 'out_buf0_V_7_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%out_buf0_V_8_addr = getelementptr [100 x i12]* @out_buf0_V_8, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 112 'getelementptr' 'out_buf0_V_8_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%out_buf0_V_9_addr = getelementptr [100 x i12]* @out_buf0_V_9, i64 0, i64 %zext_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 113 'getelementptr' 'out_buf0_V_9_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (1.35ns)   --->   "%out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 114 'load' 'out_buf0_V_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 115 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1968 [
    i2 0, label %branch1920
    i2 1, label %branch1936
    i2 -2, label %branch1952
  ]" [ResNet/net_hls.cc:52]   --->   Operation 115 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 116 [2/2] (1.35ns)   --->   "%fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 116 'load' 'fm_buf_V_32_load' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 117 [2/2] (1.35ns)   --->   "%fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 117 'load' 'fm_buf_V_16_load' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 118 [2/2] (1.35ns)   --->   "%fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 118 'load' 'fm_buf_V_0_load' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 119 [2/2] (1.35ns)   --->   "%fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 119 'load' 'fm_buf_V_48_load' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 120 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch2032 [
    i2 0, label %branch1984
    i2 1, label %branch2000
    i2 -2, label %branch2016
  ]" [ResNet/net_hls.cc:54]   --->   Operation 120 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 121 [2/2] (1.35ns)   --->   "%out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 121 'load' 'out_buf0_V_1_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 122 [2/2] (1.35ns)   --->   "%fm_buf_V_49_load = load i12* %fm_buf_V_49_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 122 'load' 'fm_buf_V_49_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 123 [2/2] (1.35ns)   --->   "%fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 123 'load' 'fm_buf_V_1_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 124 [2/2] (1.35ns)   --->   "%fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 124 'load' 'fm_buf_V_17_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 125 [2/2] (1.35ns)   --->   "%fm_buf_V_33_load = load i12* %fm_buf_V_33_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 125 'load' 'fm_buf_V_33_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 126 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1905 [
    i2 0, label %branch1857
    i2 1, label %branch1873
    i2 -2, label %branch1889
  ]" [ResNet/net_hls.cc:54]   --->   Operation 126 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 127 [2/2] (1.35ns)   --->   "%out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 127 'load' 'out_buf0_V_2_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 128 [2/2] (1.35ns)   --->   "%fm_buf_V_50_load = load i12* %fm_buf_V_50_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 128 'load' 'fm_buf_V_50_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 129 [2/2] (1.35ns)   --->   "%fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 129 'load' 'fm_buf_V_2_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 130 [2/2] (1.35ns)   --->   "%fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 130 'load' 'fm_buf_V_18_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 131 [2/2] (1.35ns)   --->   "%fm_buf_V_34_load = load i12* %fm_buf_V_34_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 131 'load' 'fm_buf_V_34_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 132 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1778 [
    i2 0, label %branch1730
    i2 1, label %branch1746
    i2 -2, label %branch1762
  ]" [ResNet/net_hls.cc:54]   --->   Operation 132 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 133 [2/2] (1.35ns)   --->   "%out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 133 'load' 'out_buf0_V_3_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 134 [2/2] (1.35ns)   --->   "%fm_buf_V_51_load = load i12* %fm_buf_V_51_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 134 'load' 'fm_buf_V_51_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 135 [2/2] (1.35ns)   --->   "%fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 135 'load' 'fm_buf_V_3_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 136 [2/2] (1.35ns)   --->   "%fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 136 'load' 'fm_buf_V_19_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 137 [2/2] (1.35ns)   --->   "%fm_buf_V_35_load = load i12* %fm_buf_V_35_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 137 'load' 'fm_buf_V_35_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 138 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1651 [
    i2 0, label %branch1603
    i2 1, label %branch1619
    i2 -2, label %branch1635
  ]" [ResNet/net_hls.cc:54]   --->   Operation 138 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 139 [2/2] (1.35ns)   --->   "%out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 139 'load' 'out_buf0_V_4_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 140 [2/2] (1.35ns)   --->   "%fm_buf_V_52_load = load i12* %fm_buf_V_52_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 140 'load' 'fm_buf_V_52_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 141 [2/2] (1.35ns)   --->   "%fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 141 'load' 'fm_buf_V_4_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 142 [2/2] (1.35ns)   --->   "%fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 142 'load' 'fm_buf_V_20_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 143 [2/2] (1.35ns)   --->   "%fm_buf_V_36_load = load i12* %fm_buf_V_36_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 143 'load' 'fm_buf_V_36_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 144 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1524 [
    i2 0, label %branch1476
    i2 1, label %branch1492
    i2 -2, label %branch1508
  ]" [ResNet/net_hls.cc:54]   --->   Operation 144 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 145 [2/2] (1.35ns)   --->   "%out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 145 'load' 'out_buf0_V_5_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 146 [2/2] (1.35ns)   --->   "%fm_buf_V_53_load = load i12* %fm_buf_V_53_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 146 'load' 'fm_buf_V_53_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 147 [2/2] (1.35ns)   --->   "%fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 147 'load' 'fm_buf_V_5_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 148 [2/2] (1.35ns)   --->   "%fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 148 'load' 'fm_buf_V_21_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 149 [2/2] (1.35ns)   --->   "%fm_buf_V_37_load = load i12* %fm_buf_V_37_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 149 'load' 'fm_buf_V_37_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 150 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1397 [
    i2 0, label %branch1349
    i2 1, label %branch1365
    i2 -2, label %branch1381
  ]" [ResNet/net_hls.cc:54]   --->   Operation 150 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 151 [2/2] (1.35ns)   --->   "%out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 151 'load' 'out_buf0_V_6_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 152 [2/2] (1.35ns)   --->   "%fm_buf_V_54_load = load i12* %fm_buf_V_54_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 152 'load' 'fm_buf_V_54_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 153 [2/2] (1.35ns)   --->   "%fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 153 'load' 'fm_buf_V_6_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 154 [2/2] (1.35ns)   --->   "%fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 154 'load' 'fm_buf_V_22_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 155 [2/2] (1.35ns)   --->   "%fm_buf_V_38_load = load i12* %fm_buf_V_38_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 155 'load' 'fm_buf_V_38_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 156 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1270 [
    i2 0, label %branch1222
    i2 1, label %branch1238
    i2 -2, label %branch1254
  ]" [ResNet/net_hls.cc:54]   --->   Operation 156 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 157 [2/2] (1.35ns)   --->   "%out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 157 'load' 'out_buf0_V_7_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 158 [2/2] (1.35ns)   --->   "%fm_buf_V_55_load = load i12* %fm_buf_V_55_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 158 'load' 'fm_buf_V_55_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 159 [2/2] (1.35ns)   --->   "%fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 159 'load' 'fm_buf_V_7_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 160 [2/2] (1.35ns)   --->   "%fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 160 'load' 'fm_buf_V_23_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 161 [2/2] (1.35ns)   --->   "%fm_buf_V_39_load = load i12* %fm_buf_V_39_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 161 'load' 'fm_buf_V_39_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 162 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1143 [
    i2 0, label %branch1095
    i2 1, label %branch1111
    i2 -2, label %branch1127
  ]" [ResNet/net_hls.cc:54]   --->   Operation 162 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 163 [2/2] (1.35ns)   --->   "%out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 163 'load' 'out_buf0_V_8_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 164 [2/2] (1.35ns)   --->   "%fm_buf_V_56_load = load i12* %fm_buf_V_56_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 164 'load' 'fm_buf_V_56_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 165 [2/2] (1.35ns)   --->   "%fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 165 'load' 'fm_buf_V_8_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 166 [2/2] (1.35ns)   --->   "%fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 166 'load' 'fm_buf_V_24_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 167 [2/2] (1.35ns)   --->   "%fm_buf_V_40_load = load i12* %fm_buf_V_40_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 167 'load' 'fm_buf_V_40_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 168 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch1016 [
    i2 0, label %branch968
    i2 1, label %branch984
    i2 -2, label %branch1000
  ]" [ResNet/net_hls.cc:54]   --->   Operation 168 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 169 [2/2] (1.35ns)   --->   "%out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 169 'load' 'out_buf0_V_9_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 170 [2/2] (1.35ns)   --->   "%fm_buf_V_57_load = load i12* %fm_buf_V_57_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 170 'load' 'fm_buf_V_57_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 171 [2/2] (1.35ns)   --->   "%fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 171 'load' 'fm_buf_V_9_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 172 [2/2] (1.35ns)   --->   "%fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 172 'load' 'fm_buf_V_25_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 173 [2/2] (1.35ns)   --->   "%fm_buf_V_41_load = load i12* %fm_buf_V_41_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 173 'load' 'fm_buf_V_41_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 174 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch889 [
    i2 0, label %branch841
    i2 1, label %branch857
    i2 -2, label %branch873
  ]" [ResNet/net_hls.cc:54]   --->   Operation 174 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 175 [2/2] (1.35ns)   --->   "%out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 175 'load' 'out_buf0_V_10_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 176 [2/2] (1.35ns)   --->   "%fm_buf_V_58_load = load i12* %fm_buf_V_58_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 176 'load' 'fm_buf_V_58_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 177 [2/2] (1.35ns)   --->   "%fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 177 'load' 'fm_buf_V_10_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 178 [2/2] (1.35ns)   --->   "%fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 178 'load' 'fm_buf_V_26_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 179 [2/2] (1.35ns)   --->   "%fm_buf_V_42_load = load i12* %fm_buf_V_42_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 179 'load' 'fm_buf_V_42_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 180 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch762 [
    i2 0, label %branch714
    i2 1, label %branch730
    i2 -2, label %branch746
  ]" [ResNet/net_hls.cc:54]   --->   Operation 180 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 181 [2/2] (1.35ns)   --->   "%out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 181 'load' 'out_buf0_V_11_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 182 [2/2] (1.35ns)   --->   "%fm_buf_V_59_load = load i12* %fm_buf_V_59_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 182 'load' 'fm_buf_V_59_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 183 [2/2] (1.35ns)   --->   "%fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 183 'load' 'fm_buf_V_11_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 184 [2/2] (1.35ns)   --->   "%fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 184 'load' 'fm_buf_V_27_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 185 [2/2] (1.35ns)   --->   "%fm_buf_V_43_load = load i12* %fm_buf_V_43_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 185 'load' 'fm_buf_V_43_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 186 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch635 [
    i2 0, label %branch587
    i2 1, label %branch603
    i2 -2, label %branch619
  ]" [ResNet/net_hls.cc:54]   --->   Operation 186 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 187 [2/2] (1.35ns)   --->   "%out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 187 'load' 'out_buf0_V_12_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 188 [2/2] (1.35ns)   --->   "%fm_buf_V_60_load = load i12* %fm_buf_V_60_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 188 'load' 'fm_buf_V_60_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 189 [2/2] (1.35ns)   --->   "%fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 189 'load' 'fm_buf_V_12_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 190 [2/2] (1.35ns)   --->   "%fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 190 'load' 'fm_buf_V_28_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 191 [2/2] (1.35ns)   --->   "%fm_buf_V_44_load = load i12* %fm_buf_V_44_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 191 'load' 'fm_buf_V_44_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 192 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch508 [
    i2 0, label %branch460
    i2 1, label %branch476
    i2 -2, label %branch492
  ]" [ResNet/net_hls.cc:54]   --->   Operation 192 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 193 [2/2] (1.35ns)   --->   "%out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 193 'load' 'out_buf0_V_13_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 194 [2/2] (1.35ns)   --->   "%fm_buf_V_61_load = load i12* %fm_buf_V_61_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 194 'load' 'fm_buf_V_61_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 195 [2/2] (1.35ns)   --->   "%fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 195 'load' 'fm_buf_V_13_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 196 [2/2] (1.35ns)   --->   "%fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 196 'load' 'fm_buf_V_29_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 197 [2/2] (1.35ns)   --->   "%fm_buf_V_45_load = load i12* %fm_buf_V_45_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 197 'load' 'fm_buf_V_45_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 198 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch381 [
    i2 0, label %branch333
    i2 1, label %branch349
    i2 -2, label %branch365
  ]" [ResNet/net_hls.cc:54]   --->   Operation 198 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 199 [2/2] (1.35ns)   --->   "%out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 199 'load' 'out_buf0_V_14_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 200 [2/2] (1.35ns)   --->   "%fm_buf_V_62_load = load i12* %fm_buf_V_62_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 200 'load' 'fm_buf_V_62_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 201 [2/2] (1.35ns)   --->   "%fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 201 'load' 'fm_buf_V_14_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 202 [2/2] (1.35ns)   --->   "%fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 202 'load' 'fm_buf_V_30_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 203 [2/2] (1.35ns)   --->   "%fm_buf_V_46_load = load i12* %fm_buf_V_46_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 203 'load' 'fm_buf_V_46_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 204 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch254 [
    i2 0, label %branch206
    i2 1, label %branch222
    i2 -2, label %branch238
  ]" [ResNet/net_hls.cc:54]   --->   Operation 204 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 205 [2/2] (1.35ns)   --->   "%out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 205 'load' 'out_buf0_V_15_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 206 [2/2] (1.35ns)   --->   "%fm_buf_V_63_load = load i12* %fm_buf_V_63_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 206 'load' 'fm_buf_V_63_load' <Predicate = (!icmp_ln45 & !icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 207 [2/2] (1.35ns)   --->   "%fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 207 'load' 'fm_buf_V_15_load' <Predicate = (!icmp_ln45 & icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 208 [2/2] (1.35ns)   --->   "%fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 208 'load' 'fm_buf_V_31_load' <Predicate = (!icmp_ln45 & icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 209 [2/2] (1.35ns)   --->   "%fm_buf_V_47_load = load i12* %fm_buf_V_47_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 209 'load' 'fm_buf_V_47_load' <Predicate = (!icmp_ln45 & icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 210 [1/1] (0.88ns)   --->   "switch i2 %trunc_ln1265_1, label %branch127 [
    i2 0, label %branch79
    i2 1, label %branch95
    i2 -2, label %branch111
  ]" [ResNet/net_hls.cc:54]   --->   Operation 210 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str269, i32 %tmp)" [ResNet/net_hls.cc:56]   --->   Operation 211 'specregionend' 'empty' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.86ns)   --->   "%bcol = add i4 %select_ln52, 1" [ResNet/net_hls.cc:46]   --->   Operation 212 'add' 'bcol' <Predicate = (!icmp_ln45)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader" [ResNet/net_hls.cc:46]   --->   Operation 213 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.03>
ST_3 : Operation 214 [1/2] (1.35ns)   --->   "%out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 214 'load' 'out_buf0_V_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 215 [1/2] (1.35ns)   --->   "%fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 215 'load' 'fm_buf_V_32_load' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 216 [1/1] (1.61ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02071_ifconv" [ResNet/net_hls.cc:52]   --->   Operation 216 'br' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 2)> <Delay = 1.61>
ST_3 : Operation 217 [1/2] (1.35ns)   --->   "%fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 217 'load' 'fm_buf_V_16_load' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 218 [1/1] (1.61ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02071_ifconv" [ResNet/net_hls.cc:52]   --->   Operation 218 'br' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 1)> <Delay = 1.61>
ST_3 : Operation 219 [1/2] (1.35ns)   --->   "%fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 219 'load' 'fm_buf_V_0_load' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 220 [1/1] (1.61ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02071_ifconv" [ResNet/net_hls.cc:52]   --->   Operation 220 'br' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 0)> <Delay = 1.61>
ST_3 : Operation 221 [1/2] (1.35ns)   --->   "%fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 221 'load' 'fm_buf_V_48_load' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 222 [1/1] (1.61ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02071_ifconv" [ResNet/net_hls.cc:52]   --->   Operation 222 'br' <Predicate = (!icmp_ln45 & trunc_ln1265_1 == 3)> <Delay = 1.61>
ST_3 : Operation 223 [1/2] (1.35ns)   --->   "%out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 223 'load' 'out_buf0_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln703_50 = sext i12 %out_buf0_V_1_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 224 'sext' 'sext_ln703_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/2] (1.35ns)   --->   "%fm_buf_V_49_load = load i12* %fm_buf_V_49_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 225 'load' 'fm_buf_V_49_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 226 [1/2] (1.35ns)   --->   "%fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 226 'load' 'fm_buf_V_1_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 227 [1/2] (1.35ns)   --->   "%fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 227 'load' 'fm_buf_V_17_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 228 [1/2] (1.35ns)   --->   "%fm_buf_V_33_load = load i12* %fm_buf_V_33_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 228 'load' 'fm_buf_V_33_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_1)   --->   "%select_ln1265 = select i1 %icmp_ln1265, i12 %fm_buf_V_1_load, i12 %fm_buf_V_49_load" [ResNet/net_hls.cc:52]   --->   Operation 229 'select' 'select_ln1265' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_1 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_17_load, i12 %select_ln1265" [ResNet/net_hls.cc:52]   --->   Operation 230 'select' 'select_ln1265_1' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_2 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_33_load, i12 %select_ln1265_1" [ResNet/net_hls.cc:52]   --->   Operation 231 'select' 'select_ln1265_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln703_51 = sext i12 %select_ln1265_2 to i13" [ResNet/net_hls.cc:52]   --->   Operation 232 'sext' 'sext_ln703_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.96ns)   --->   "%add_ln1192_41 = add nsw i13 %sext_ln703_50, %sext_ln703_51" [ResNet/net_hls.cc:52]   --->   Operation 233 'add' 'add_ln1192_41' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_41, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 234 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.96ns)   --->   "%add_ln703_31 = add i12 %select_ln1265_2, %out_buf0_V_1_load" [ResNet/net_hls.cc:52]   --->   Operation 235 'add' 'add_ln703_31' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_31, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 236 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%xor_ln786_1 = xor i1 %tmp_194, true" [ResNet/net_hls.cc:52]   --->   Operation 237 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%and_ln786_46 = and i1 %tmp_193, %xor_ln786_1" [ResNet/net_hls.cc:52]   --->   Operation 238 'and' 'and_ln786_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_64)   --->   "%xor_ln340_51 = xor i1 %tmp_193, %tmp_194" [ResNet/net_hls.cc:52]   --->   Operation 239 'xor' 'xor_ln340_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_64)   --->   "%xor_ln340_17 = xor i1 %tmp_193, true" [ResNet/net_hls.cc:52]   --->   Operation 240 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_64)   --->   "%or_ln340_62 = or i1 %tmp_194, %xor_ln340_17" [ResNet/net_hls.cc:52]   --->   Operation 241 'or' 'or_ln340_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_64)   --->   "%select_ln340_17 = select i1 %xor_ln340_51, i12 2047, i12 %add_ln703_31" [ResNet/net_hls.cc:52]   --->   Operation 242 'select' 'select_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_17 = select i1 %and_ln786_46, i12 -2048, i12 %add_ln703_31" [ResNet/net_hls.cc:52]   --->   Operation 243 'select' 'select_ln388_17' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_64 = select i1 %or_ln340_62, i12 %select_ln340_17, i12 %select_ln388_17" [ResNet/net_hls.cc:52]   --->   Operation 244 'select' 'select_ln340_64' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/2] (1.35ns)   --->   "%out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 245 'load' 'out_buf0_V_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln703_52 = sext i12 %out_buf0_V_2_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 246 'sext' 'sext_ln703_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/2] (1.35ns)   --->   "%fm_buf_V_50_load = load i12* %fm_buf_V_50_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 247 'load' 'fm_buf_V_50_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 248 [1/2] (1.35ns)   --->   "%fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 248 'load' 'fm_buf_V_2_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 249 [1/2] (1.35ns)   --->   "%fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 249 'load' 'fm_buf_V_18_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 250 [1/2] (1.35ns)   --->   "%fm_buf_V_34_load = load i12* %fm_buf_V_34_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 250 'load' 'fm_buf_V_34_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_4)   --->   "%select_ln1265_3 = select i1 %icmp_ln1265, i12 %fm_buf_V_2_load, i12 %fm_buf_V_50_load" [ResNet/net_hls.cc:52]   --->   Operation 251 'select' 'select_ln1265_3' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_4 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_18_load, i12 %select_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 252 'select' 'select_ln1265_4' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_5 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_34_load, i12 %select_ln1265_4" [ResNet/net_hls.cc:52]   --->   Operation 253 'select' 'select_ln1265_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln703_53 = sext i12 %select_ln1265_5 to i13" [ResNet/net_hls.cc:52]   --->   Operation 254 'sext' 'sext_ln703_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.96ns)   --->   "%add_ln1192_43 = add nsw i13 %sext_ln703_52, %sext_ln703_53" [ResNet/net_hls.cc:52]   --->   Operation 255 'add' 'add_ln1192_43' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_43, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 256 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.96ns)   --->   "%add_ln703_32 = add i12 %select_ln1265_5, %out_buf0_V_2_load" [ResNet/net_hls.cc:52]   --->   Operation 257 'add' 'add_ln703_32' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_32, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 258 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_202, true" [ResNet/net_hls.cc:52]   --->   Operation 259 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_48 = and i1 %tmp_201, %xor_ln786_2" [ResNet/net_hls.cc:52]   --->   Operation 260 'and' 'and_ln786_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_66)   --->   "%xor_ln340_52 = xor i1 %tmp_201, %tmp_202" [ResNet/net_hls.cc:52]   --->   Operation 261 'xor' 'xor_ln340_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_66)   --->   "%xor_ln340_2 = xor i1 %tmp_201, true" [ResNet/net_hls.cc:52]   --->   Operation 262 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_66)   --->   "%or_ln340_66 = or i1 %tmp_202, %xor_ln340_2" [ResNet/net_hls.cc:52]   --->   Operation 263 'or' 'or_ln340_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_66)   --->   "%select_ln340_2 = select i1 %xor_ln340_52, i12 2047, i12 %add_ln703_32" [ResNet/net_hls.cc:52]   --->   Operation 264 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_48, i12 -2048, i12 %add_ln703_32" [ResNet/net_hls.cc:52]   --->   Operation 265 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_66 = select i1 %or_ln340_66, i12 %select_ln340_2, i12 %select_ln388_2" [ResNet/net_hls.cc:52]   --->   Operation 266 'select' 'select_ln340_66' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 267 [1/2] (1.35ns)   --->   "%out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 267 'load' 'out_buf0_V_3_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln703_54 = sext i12 %out_buf0_V_3_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 268 'sext' 'sext_ln703_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/2] (1.35ns)   --->   "%fm_buf_V_51_load = load i12* %fm_buf_V_51_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 269 'load' 'fm_buf_V_51_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 270 [1/2] (1.35ns)   --->   "%fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 270 'load' 'fm_buf_V_3_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 271 [1/2] (1.35ns)   --->   "%fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 271 'load' 'fm_buf_V_19_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 272 [1/2] (1.35ns)   --->   "%fm_buf_V_35_load = load i12* %fm_buf_V_35_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 272 'load' 'fm_buf_V_35_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_7)   --->   "%select_ln1265_6 = select i1 %icmp_ln1265, i12 %fm_buf_V_3_load, i12 %fm_buf_V_51_load" [ResNet/net_hls.cc:52]   --->   Operation 273 'select' 'select_ln1265_6' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_7 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_19_load, i12 %select_ln1265_6" [ResNet/net_hls.cc:52]   --->   Operation 274 'select' 'select_ln1265_7' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_8 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_35_load, i12 %select_ln1265_7" [ResNet/net_hls.cc:52]   --->   Operation 275 'select' 'select_ln1265_8' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln703_55 = sext i12 %select_ln1265_8 to i13" [ResNet/net_hls.cc:52]   --->   Operation 276 'sext' 'sext_ln703_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.96ns)   --->   "%add_ln1192_45 = add nsw i13 %sext_ln703_54, %sext_ln703_55" [ResNet/net_hls.cc:52]   --->   Operation 277 'add' 'add_ln1192_45' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_45, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 278 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.96ns)   --->   "%add_ln703_33 = add i12 %select_ln1265_8, %out_buf0_V_3_load" [ResNet/net_hls.cc:52]   --->   Operation 279 'add' 'add_ln703_33' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_33, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 280 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_19 = xor i1 %tmp_210, true" [ResNet/net_hls.cc:52]   --->   Operation 281 'xor' 'xor_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_50 = and i1 %tmp_209, %xor_ln786_19" [ResNet/net_hls.cc:52]   --->   Operation 282 'and' 'and_ln786_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_68)   --->   "%xor_ln340_53 = xor i1 %tmp_209, %tmp_210" [ResNet/net_hls.cc:52]   --->   Operation 283 'xor' 'xor_ln340_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_68)   --->   "%xor_ln340_3 = xor i1 %tmp_209, true" [ResNet/net_hls.cc:52]   --->   Operation 284 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_68)   --->   "%or_ln340_70 = or i1 %tmp_210, %xor_ln340_3" [ResNet/net_hls.cc:52]   --->   Operation 285 'or' 'or_ln340_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_68)   --->   "%select_ln340_3 = select i1 %xor_ln340_53, i12 2047, i12 %add_ln703_33" [ResNet/net_hls.cc:52]   --->   Operation 286 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_50, i12 -2048, i12 %add_ln703_33" [ResNet/net_hls.cc:52]   --->   Operation 287 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_68 = select i1 %or_ln340_70, i12 %select_ln340_3, i12 %select_ln388_3" [ResNet/net_hls.cc:52]   --->   Operation 288 'select' 'select_ln340_68' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 289 [1/2] (1.35ns)   --->   "%out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 289 'load' 'out_buf0_V_4_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln703_56 = sext i12 %out_buf0_V_4_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 290 'sext' 'sext_ln703_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/2] (1.35ns)   --->   "%fm_buf_V_52_load = load i12* %fm_buf_V_52_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 291 'load' 'fm_buf_V_52_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 292 [1/2] (1.35ns)   --->   "%fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 292 'load' 'fm_buf_V_4_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 293 [1/2] (1.35ns)   --->   "%fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 293 'load' 'fm_buf_V_20_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 294 [1/2] (1.35ns)   --->   "%fm_buf_V_36_load = load i12* %fm_buf_V_36_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 294 'load' 'fm_buf_V_36_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_10)   --->   "%select_ln1265_9 = select i1 %icmp_ln1265, i12 %fm_buf_V_4_load, i12 %fm_buf_V_52_load" [ResNet/net_hls.cc:52]   --->   Operation 295 'select' 'select_ln1265_9' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_10 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_20_load, i12 %select_ln1265_9" [ResNet/net_hls.cc:52]   --->   Operation 296 'select' 'select_ln1265_10' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_11 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_36_load, i12 %select_ln1265_10" [ResNet/net_hls.cc:52]   --->   Operation 297 'select' 'select_ln1265_11' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln703_57 = sext i12 %select_ln1265_11 to i13" [ResNet/net_hls.cc:52]   --->   Operation 298 'sext' 'sext_ln703_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.96ns)   --->   "%add_ln1192_47 = add nsw i13 %sext_ln703_56, %sext_ln703_57" [ResNet/net_hls.cc:52]   --->   Operation 299 'add' 'add_ln1192_47' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_47, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 300 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.96ns)   --->   "%add_ln703_34 = add i12 %select_ln1265_11, %out_buf0_V_4_load" [ResNet/net_hls.cc:52]   --->   Operation 301 'add' 'add_ln703_34' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_34, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 302 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_218, true" [ResNet/net_hls.cc:52]   --->   Operation 303 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_52 = and i1 %tmp_217, %xor_ln786_4" [ResNet/net_hls.cc:52]   --->   Operation 304 'and' 'and_ln786_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_70)   --->   "%xor_ln340_54 = xor i1 %tmp_217, %tmp_218" [ResNet/net_hls.cc:52]   --->   Operation 305 'xor' 'xor_ln340_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_70)   --->   "%xor_ln340_4 = xor i1 %tmp_217, true" [ResNet/net_hls.cc:52]   --->   Operation 306 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_70)   --->   "%or_ln340_74 = or i1 %tmp_218, %xor_ln340_4" [ResNet/net_hls.cc:52]   --->   Operation 307 'or' 'or_ln340_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_70)   --->   "%select_ln340_4 = select i1 %xor_ln340_54, i12 2047, i12 %add_ln703_34" [ResNet/net_hls.cc:52]   --->   Operation 308 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_52, i12 -2048, i12 %add_ln703_34" [ResNet/net_hls.cc:52]   --->   Operation 309 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_70 = select i1 %or_ln340_74, i12 %select_ln340_4, i12 %select_ln388_4" [ResNet/net_hls.cc:52]   --->   Operation 310 'select' 'select_ln340_70' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 311 [1/2] (1.35ns)   --->   "%out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 311 'load' 'out_buf0_V_5_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln703_58 = sext i12 %out_buf0_V_5_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 312 'sext' 'sext_ln703_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/2] (1.35ns)   --->   "%fm_buf_V_53_load = load i12* %fm_buf_V_53_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 313 'load' 'fm_buf_V_53_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 314 [1/2] (1.35ns)   --->   "%fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 314 'load' 'fm_buf_V_5_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 315 [1/2] (1.35ns)   --->   "%fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 315 'load' 'fm_buf_V_21_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 316 [1/2] (1.35ns)   --->   "%fm_buf_V_37_load = load i12* %fm_buf_V_37_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 316 'load' 'fm_buf_V_37_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_13)   --->   "%select_ln1265_12 = select i1 %icmp_ln1265, i12 %fm_buf_V_5_load, i12 %fm_buf_V_53_load" [ResNet/net_hls.cc:52]   --->   Operation 317 'select' 'select_ln1265_12' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_13 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_21_load, i12 %select_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 318 'select' 'select_ln1265_13' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_14 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_37_load, i12 %select_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 319 'select' 'select_ln1265_14' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln703_59 = sext i12 %select_ln1265_14 to i13" [ResNet/net_hls.cc:52]   --->   Operation 320 'sext' 'sext_ln703_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.96ns)   --->   "%add_ln1192_49 = add nsw i13 %sext_ln703_58, %sext_ln703_59" [ResNet/net_hls.cc:52]   --->   Operation 321 'add' 'add_ln1192_49' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_49, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 322 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.96ns)   --->   "%add_ln703_35 = add i12 %select_ln1265_14, %out_buf0_V_5_load" [ResNet/net_hls.cc:52]   --->   Operation 323 'add' 'add_ln703_35' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_35, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 324 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %tmp_226, true" [ResNet/net_hls.cc:52]   --->   Operation 325 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_54 = and i1 %tmp_225, %xor_ln786_5" [ResNet/net_hls.cc:52]   --->   Operation 326 'and' 'and_ln786_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_72)   --->   "%xor_ln340_55 = xor i1 %tmp_225, %tmp_226" [ResNet/net_hls.cc:52]   --->   Operation 327 'xor' 'xor_ln340_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_72)   --->   "%xor_ln340_5 = xor i1 %tmp_225, true" [ResNet/net_hls.cc:52]   --->   Operation 328 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_72)   --->   "%or_ln340_78 = or i1 %tmp_226, %xor_ln340_5" [ResNet/net_hls.cc:52]   --->   Operation 329 'or' 'or_ln340_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_72)   --->   "%select_ln340_5 = select i1 %xor_ln340_55, i12 2047, i12 %add_ln703_35" [ResNet/net_hls.cc:52]   --->   Operation 330 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_54, i12 -2048, i12 %add_ln703_35" [ResNet/net_hls.cc:52]   --->   Operation 331 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_72 = select i1 %or_ln340_78, i12 %select_ln340_5, i12 %select_ln388_5" [ResNet/net_hls.cc:52]   --->   Operation 332 'select' 'select_ln340_72' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 333 [1/2] (1.35ns)   --->   "%out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 333 'load' 'out_buf0_V_6_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln703_60 = sext i12 %out_buf0_V_6_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 334 'sext' 'sext_ln703_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/2] (1.35ns)   --->   "%fm_buf_V_54_load = load i12* %fm_buf_V_54_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 335 'load' 'fm_buf_V_54_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 336 [1/2] (1.35ns)   --->   "%fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 336 'load' 'fm_buf_V_6_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 337 [1/2] (1.35ns)   --->   "%fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 337 'load' 'fm_buf_V_22_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 338 [1/2] (1.35ns)   --->   "%fm_buf_V_38_load = load i12* %fm_buf_V_38_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 338 'load' 'fm_buf_V_38_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_16)   --->   "%select_ln1265_15 = select i1 %icmp_ln1265, i12 %fm_buf_V_6_load, i12 %fm_buf_V_54_load" [ResNet/net_hls.cc:52]   --->   Operation 339 'select' 'select_ln1265_15' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_16 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_22_load, i12 %select_ln1265_15" [ResNet/net_hls.cc:52]   --->   Operation 340 'select' 'select_ln1265_16' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_17 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_38_load, i12 %select_ln1265_16" [ResNet/net_hls.cc:52]   --->   Operation 341 'select' 'select_ln1265_17' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln703_61 = sext i12 %select_ln1265_17 to i13" [ResNet/net_hls.cc:52]   --->   Operation 342 'sext' 'sext_ln703_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.96ns)   --->   "%add_ln1192_51 = add nsw i13 %sext_ln703_60, %sext_ln703_61" [ResNet/net_hls.cc:52]   --->   Operation 343 'add' 'add_ln1192_51' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_51, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 344 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.96ns)   --->   "%add_ln703_36 = add i12 %select_ln1265_17, %out_buf0_V_6_load" [ResNet/net_hls.cc:52]   --->   Operation 345 'add' 'add_ln703_36' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_36, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 346 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_234, true" [ResNet/net_hls.cc:52]   --->   Operation 347 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_56 = and i1 %tmp_233, %xor_ln786_6" [ResNet/net_hls.cc:52]   --->   Operation 348 'and' 'and_ln786_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_74)   --->   "%xor_ln340_56 = xor i1 %tmp_233, %tmp_234" [ResNet/net_hls.cc:52]   --->   Operation 349 'xor' 'xor_ln340_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_74)   --->   "%xor_ln340_6 = xor i1 %tmp_233, true" [ResNet/net_hls.cc:52]   --->   Operation 350 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_74)   --->   "%or_ln340_82 = or i1 %tmp_234, %xor_ln340_6" [ResNet/net_hls.cc:52]   --->   Operation 351 'or' 'or_ln340_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_74)   --->   "%select_ln340_6 = select i1 %xor_ln340_56, i12 2047, i12 %add_ln703_36" [ResNet/net_hls.cc:52]   --->   Operation 352 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_56, i12 -2048, i12 %add_ln703_36" [ResNet/net_hls.cc:52]   --->   Operation 353 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_74 = select i1 %or_ln340_82, i12 %select_ln340_6, i12 %select_ln388_6" [ResNet/net_hls.cc:52]   --->   Operation 354 'select' 'select_ln340_74' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 355 [1/2] (1.35ns)   --->   "%out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 355 'load' 'out_buf0_V_7_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln703_62 = sext i12 %out_buf0_V_7_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 356 'sext' 'sext_ln703_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/2] (1.35ns)   --->   "%fm_buf_V_55_load = load i12* %fm_buf_V_55_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 357 'load' 'fm_buf_V_55_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 358 [1/2] (1.35ns)   --->   "%fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 358 'load' 'fm_buf_V_7_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 359 [1/2] (1.35ns)   --->   "%fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 359 'load' 'fm_buf_V_23_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 360 [1/2] (1.35ns)   --->   "%fm_buf_V_39_load = load i12* %fm_buf_V_39_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 360 'load' 'fm_buf_V_39_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_19)   --->   "%select_ln1265_18 = select i1 %icmp_ln1265, i12 %fm_buf_V_7_load, i12 %fm_buf_V_55_load" [ResNet/net_hls.cc:52]   --->   Operation 361 'select' 'select_ln1265_18' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_19 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_23_load, i12 %select_ln1265_18" [ResNet/net_hls.cc:52]   --->   Operation 362 'select' 'select_ln1265_19' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_20 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_39_load, i12 %select_ln1265_19" [ResNet/net_hls.cc:52]   --->   Operation 363 'select' 'select_ln1265_20' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln703_63 = sext i12 %select_ln1265_20 to i13" [ResNet/net_hls.cc:52]   --->   Operation 364 'sext' 'sext_ln703_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.96ns)   --->   "%add_ln1192_53 = add nsw i13 %sext_ln703_62, %sext_ln703_63" [ResNet/net_hls.cc:52]   --->   Operation 365 'add' 'add_ln1192_53' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_53, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 366 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.96ns)   --->   "%add_ln703_37 = add i12 %select_ln1265_20, %out_buf0_V_7_load" [ResNet/net_hls.cc:52]   --->   Operation 367 'add' 'add_ln703_37' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_37, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 368 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_242, true" [ResNet/net_hls.cc:52]   --->   Operation 369 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_58 = and i1 %tmp_241, %xor_ln786_7" [ResNet/net_hls.cc:52]   --->   Operation 370 'and' 'and_ln786_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_76)   --->   "%xor_ln340_57 = xor i1 %tmp_241, %tmp_242" [ResNet/net_hls.cc:52]   --->   Operation 371 'xor' 'xor_ln340_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_76)   --->   "%xor_ln340_7 = xor i1 %tmp_241, true" [ResNet/net_hls.cc:52]   --->   Operation 372 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_76)   --->   "%or_ln340_86 = or i1 %tmp_242, %xor_ln340_7" [ResNet/net_hls.cc:52]   --->   Operation 373 'or' 'or_ln340_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_76)   --->   "%select_ln340_7 = select i1 %xor_ln340_57, i12 2047, i12 %add_ln703_37" [ResNet/net_hls.cc:52]   --->   Operation 374 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_58, i12 -2048, i12 %add_ln703_37" [ResNet/net_hls.cc:52]   --->   Operation 375 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_76 = select i1 %or_ln340_86, i12 %select_ln340_7, i12 %select_ln388_7" [ResNet/net_hls.cc:52]   --->   Operation 376 'select' 'select_ln340_76' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 377 [1/2] (1.35ns)   --->   "%out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 377 'load' 'out_buf0_V_8_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln703_64 = sext i12 %out_buf0_V_8_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 378 'sext' 'sext_ln703_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/2] (1.35ns)   --->   "%fm_buf_V_56_load = load i12* %fm_buf_V_56_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 379 'load' 'fm_buf_V_56_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 380 [1/2] (1.35ns)   --->   "%fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 380 'load' 'fm_buf_V_8_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 381 [1/2] (1.35ns)   --->   "%fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 381 'load' 'fm_buf_V_24_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 382 [1/2] (1.35ns)   --->   "%fm_buf_V_40_load = load i12* %fm_buf_V_40_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 382 'load' 'fm_buf_V_40_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_22)   --->   "%select_ln1265_21 = select i1 %icmp_ln1265, i12 %fm_buf_V_8_load, i12 %fm_buf_V_56_load" [ResNet/net_hls.cc:52]   --->   Operation 383 'select' 'select_ln1265_21' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_22 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_24_load, i12 %select_ln1265_21" [ResNet/net_hls.cc:52]   --->   Operation 384 'select' 'select_ln1265_22' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_23 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_40_load, i12 %select_ln1265_22" [ResNet/net_hls.cc:52]   --->   Operation 385 'select' 'select_ln1265_23' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln703_65 = sext i12 %select_ln1265_23 to i13" [ResNet/net_hls.cc:52]   --->   Operation 386 'sext' 'sext_ln703_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.96ns)   --->   "%add_ln1192_55 = add nsw i13 %sext_ln703_64, %sext_ln703_65" [ResNet/net_hls.cc:52]   --->   Operation 387 'add' 'add_ln1192_55' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_55, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 388 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.96ns)   --->   "%add_ln703_38 = add i12 %select_ln1265_23, %out_buf0_V_8_load" [ResNet/net_hls.cc:52]   --->   Operation 389 'add' 'add_ln703_38' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_38, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 390 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_250, true" [ResNet/net_hls.cc:52]   --->   Operation 391 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_60 = and i1 %tmp_249, %xor_ln786_8" [ResNet/net_hls.cc:52]   --->   Operation 392 'and' 'and_ln786_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_78)   --->   "%xor_ln340_58 = xor i1 %tmp_249, %tmp_250" [ResNet/net_hls.cc:52]   --->   Operation 393 'xor' 'xor_ln340_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_78)   --->   "%xor_ln340_8 = xor i1 %tmp_249, true" [ResNet/net_hls.cc:52]   --->   Operation 394 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_78)   --->   "%or_ln340_90 = or i1 %tmp_250, %xor_ln340_8" [ResNet/net_hls.cc:52]   --->   Operation 395 'or' 'or_ln340_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_78)   --->   "%select_ln340_8 = select i1 %xor_ln340_58, i12 2047, i12 %add_ln703_38" [ResNet/net_hls.cc:52]   --->   Operation 396 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_60, i12 -2048, i12 %add_ln703_38" [ResNet/net_hls.cc:52]   --->   Operation 397 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_78 = select i1 %or_ln340_90, i12 %select_ln340_8, i12 %select_ln388_8" [ResNet/net_hls.cc:52]   --->   Operation 398 'select' 'select_ln340_78' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 399 [1/2] (1.35ns)   --->   "%out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 399 'load' 'out_buf0_V_9_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln703_66 = sext i12 %out_buf0_V_9_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 400 'sext' 'sext_ln703_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/2] (1.35ns)   --->   "%fm_buf_V_57_load = load i12* %fm_buf_V_57_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 401 'load' 'fm_buf_V_57_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 402 [1/2] (1.35ns)   --->   "%fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 402 'load' 'fm_buf_V_9_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 403 [1/2] (1.35ns)   --->   "%fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 403 'load' 'fm_buf_V_25_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 404 [1/2] (1.35ns)   --->   "%fm_buf_V_41_load = load i12* %fm_buf_V_41_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 404 'load' 'fm_buf_V_41_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_25)   --->   "%select_ln1265_24 = select i1 %icmp_ln1265, i12 %fm_buf_V_9_load, i12 %fm_buf_V_57_load" [ResNet/net_hls.cc:52]   --->   Operation 405 'select' 'select_ln1265_24' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_25 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_25_load, i12 %select_ln1265_24" [ResNet/net_hls.cc:52]   --->   Operation 406 'select' 'select_ln1265_25' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_26 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_41_load, i12 %select_ln1265_25" [ResNet/net_hls.cc:52]   --->   Operation 407 'select' 'select_ln1265_26' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln703_67 = sext i12 %select_ln1265_26 to i13" [ResNet/net_hls.cc:52]   --->   Operation 408 'sext' 'sext_ln703_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.96ns)   --->   "%add_ln1192_57 = add nsw i13 %sext_ln703_66, %sext_ln703_67" [ResNet/net_hls.cc:52]   --->   Operation 409 'add' 'add_ln1192_57' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_57, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 410 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.96ns)   --->   "%add_ln703_39 = add i12 %select_ln1265_26, %out_buf0_V_9_load" [ResNet/net_hls.cc:52]   --->   Operation 411 'add' 'add_ln703_39' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_39, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 412 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_258, true" [ResNet/net_hls.cc:52]   --->   Operation 413 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_62 = and i1 %tmp_257, %xor_ln786_9" [ResNet/net_hls.cc:52]   --->   Operation 414 'and' 'and_ln786_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%xor_ln340_59 = xor i1 %tmp_257, %tmp_258" [ResNet/net_hls.cc:52]   --->   Operation 415 'xor' 'xor_ln340_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%xor_ln340_9 = xor i1 %tmp_257, true" [ResNet/net_hls.cc:52]   --->   Operation 416 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%or_ln340_94 = or i1 %tmp_258, %xor_ln340_9" [ResNet/net_hls.cc:52]   --->   Operation 417 'or' 'or_ln340_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%select_ln340_9 = select i1 %xor_ln340_59, i12 2047, i12 %add_ln703_39" [ResNet/net_hls.cc:52]   --->   Operation 418 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_62, i12 -2048, i12 %add_ln703_39" [ResNet/net_hls.cc:52]   --->   Operation 419 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_80 = select i1 %or_ln340_94, i12 %select_ln340_9, i12 %select_ln388_9" [ResNet/net_hls.cc:52]   --->   Operation 420 'select' 'select_ln340_80' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 421 [1/2] (1.35ns)   --->   "%out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 421 'load' 'out_buf0_V_10_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln703_68 = sext i12 %out_buf0_V_10_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 422 'sext' 'sext_ln703_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/2] (1.35ns)   --->   "%fm_buf_V_58_load = load i12* %fm_buf_V_58_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 423 'load' 'fm_buf_V_58_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 424 [1/2] (1.35ns)   --->   "%fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 424 'load' 'fm_buf_V_10_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 425 [1/2] (1.35ns)   --->   "%fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 425 'load' 'fm_buf_V_26_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 426 [1/2] (1.35ns)   --->   "%fm_buf_V_42_load = load i12* %fm_buf_V_42_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 426 'load' 'fm_buf_V_42_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_28)   --->   "%select_ln1265_27 = select i1 %icmp_ln1265, i12 %fm_buf_V_10_load, i12 %fm_buf_V_58_load" [ResNet/net_hls.cc:52]   --->   Operation 427 'select' 'select_ln1265_27' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_28 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_26_load, i12 %select_ln1265_27" [ResNet/net_hls.cc:52]   --->   Operation 428 'select' 'select_ln1265_28' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_29 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_42_load, i12 %select_ln1265_28" [ResNet/net_hls.cc:52]   --->   Operation 429 'select' 'select_ln1265_29' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln703_69 = sext i12 %select_ln1265_29 to i13" [ResNet/net_hls.cc:52]   --->   Operation 430 'sext' 'sext_ln703_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.96ns)   --->   "%add_ln1192_59 = add nsw i13 %sext_ln703_68, %sext_ln703_69" [ResNet/net_hls.cc:52]   --->   Operation 431 'add' 'add_ln1192_59' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_59, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 432 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.96ns)   --->   "%add_ln703_40 = add i12 %select_ln1265_29, %out_buf0_V_10_load" [ResNet/net_hls.cc:52]   --->   Operation 433 'add' 'add_ln703_40' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_40, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 434 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_10 = xor i1 %tmp_266, true" [ResNet/net_hls.cc:52]   --->   Operation 435 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_64 = and i1 %tmp_265, %xor_ln786_10" [ResNet/net_hls.cc:52]   --->   Operation 436 'and' 'and_ln786_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%xor_ln340_60 = xor i1 %tmp_265, %tmp_266" [ResNet/net_hls.cc:52]   --->   Operation 437 'xor' 'xor_ln340_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%xor_ln340_10 = xor i1 %tmp_265, true" [ResNet/net_hls.cc:52]   --->   Operation 438 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%or_ln340_98 = or i1 %tmp_266, %xor_ln340_10" [ResNet/net_hls.cc:52]   --->   Operation 439 'or' 'or_ln340_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%select_ln340_10 = select i1 %xor_ln340_60, i12 2047, i12 %add_ln703_40" [ResNet/net_hls.cc:52]   --->   Operation 440 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_64, i12 -2048, i12 %add_ln703_40" [ResNet/net_hls.cc:52]   --->   Operation 441 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_82 = select i1 %or_ln340_98, i12 %select_ln340_10, i12 %select_ln388_10" [ResNet/net_hls.cc:52]   --->   Operation 442 'select' 'select_ln340_82' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 443 [1/2] (1.35ns)   --->   "%out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 443 'load' 'out_buf0_V_11_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln703_70 = sext i12 %out_buf0_V_11_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 444 'sext' 'sext_ln703_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/2] (1.35ns)   --->   "%fm_buf_V_59_load = load i12* %fm_buf_V_59_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 445 'load' 'fm_buf_V_59_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 446 [1/2] (1.35ns)   --->   "%fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 446 'load' 'fm_buf_V_11_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 447 [1/2] (1.35ns)   --->   "%fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 447 'load' 'fm_buf_V_27_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 448 [1/2] (1.35ns)   --->   "%fm_buf_V_43_load = load i12* %fm_buf_V_43_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 448 'load' 'fm_buf_V_43_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_31)   --->   "%select_ln1265_30 = select i1 %icmp_ln1265, i12 %fm_buf_V_11_load, i12 %fm_buf_V_59_load" [ResNet/net_hls.cc:52]   --->   Operation 449 'select' 'select_ln1265_30' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_31 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_27_load, i12 %select_ln1265_30" [ResNet/net_hls.cc:52]   --->   Operation 450 'select' 'select_ln1265_31' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_32 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_43_load, i12 %select_ln1265_31" [ResNet/net_hls.cc:52]   --->   Operation 451 'select' 'select_ln1265_32' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln703_71 = sext i12 %select_ln1265_32 to i13" [ResNet/net_hls.cc:52]   --->   Operation 452 'sext' 'sext_ln703_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.96ns)   --->   "%add_ln1192_61 = add nsw i13 %sext_ln703_70, %sext_ln703_71" [ResNet/net_hls.cc:52]   --->   Operation 453 'add' 'add_ln1192_61' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_61, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 454 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.96ns)   --->   "%add_ln703_41 = add i12 %select_ln1265_32, %out_buf0_V_11_load" [ResNet/net_hls.cc:52]   --->   Operation 455 'add' 'add_ln703_41' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_41, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 456 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_11 = xor i1 %tmp_274, true" [ResNet/net_hls.cc:52]   --->   Operation 457 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_66 = and i1 %tmp_273, %xor_ln786_11" [ResNet/net_hls.cc:52]   --->   Operation 458 'and' 'and_ln786_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%xor_ln340_61 = xor i1 %tmp_273, %tmp_274" [ResNet/net_hls.cc:52]   --->   Operation 459 'xor' 'xor_ln340_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%xor_ln340_11 = xor i1 %tmp_273, true" [ResNet/net_hls.cc:52]   --->   Operation 460 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%or_ln340_102 = or i1 %tmp_274, %xor_ln340_11" [ResNet/net_hls.cc:52]   --->   Operation 461 'or' 'or_ln340_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%select_ln340_11 = select i1 %xor_ln340_61, i12 2047, i12 %add_ln703_41" [ResNet/net_hls.cc:52]   --->   Operation 462 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_66, i12 -2048, i12 %add_ln703_41" [ResNet/net_hls.cc:52]   --->   Operation 463 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_84 = select i1 %or_ln340_102, i12 %select_ln340_11, i12 %select_ln388_11" [ResNet/net_hls.cc:52]   --->   Operation 464 'select' 'select_ln340_84' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 465 [1/2] (1.35ns)   --->   "%out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 465 'load' 'out_buf0_V_12_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln703_72 = sext i12 %out_buf0_V_12_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 466 'sext' 'sext_ln703_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/2] (1.35ns)   --->   "%fm_buf_V_60_load = load i12* %fm_buf_V_60_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 467 'load' 'fm_buf_V_60_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 468 [1/2] (1.35ns)   --->   "%fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 468 'load' 'fm_buf_V_12_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 469 [1/2] (1.35ns)   --->   "%fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 469 'load' 'fm_buf_V_28_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 470 [1/2] (1.35ns)   --->   "%fm_buf_V_44_load = load i12* %fm_buf_V_44_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 470 'load' 'fm_buf_V_44_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_34)   --->   "%select_ln1265_33 = select i1 %icmp_ln1265, i12 %fm_buf_V_12_load, i12 %fm_buf_V_60_load" [ResNet/net_hls.cc:52]   --->   Operation 471 'select' 'select_ln1265_33' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_34 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_28_load, i12 %select_ln1265_33" [ResNet/net_hls.cc:52]   --->   Operation 472 'select' 'select_ln1265_34' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_35 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_44_load, i12 %select_ln1265_34" [ResNet/net_hls.cc:52]   --->   Operation 473 'select' 'select_ln1265_35' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln703_73 = sext i12 %select_ln1265_35 to i13" [ResNet/net_hls.cc:52]   --->   Operation 474 'sext' 'sext_ln703_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.96ns)   --->   "%add_ln1192_63 = add nsw i13 %sext_ln703_72, %sext_ln703_73" [ResNet/net_hls.cc:52]   --->   Operation 475 'add' 'add_ln1192_63' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_63, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 476 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.96ns)   --->   "%add_ln703_42 = add i12 %select_ln1265_35, %out_buf0_V_12_load" [ResNet/net_hls.cc:52]   --->   Operation 477 'add' 'add_ln703_42' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_42, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 478 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %tmp_282, true" [ResNet/net_hls.cc:52]   --->   Operation 479 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%and_ln786_68 = and i1 %tmp_281, %xor_ln786_12" [ResNet/net_hls.cc:52]   --->   Operation 480 'and' 'and_ln786_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%xor_ln340_62 = xor i1 %tmp_281, %tmp_282" [ResNet/net_hls.cc:52]   --->   Operation 481 'xor' 'xor_ln340_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%xor_ln340_12 = xor i1 %tmp_281, true" [ResNet/net_hls.cc:52]   --->   Operation 482 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%or_ln340_106 = or i1 %tmp_282, %xor_ln340_12" [ResNet/net_hls.cc:52]   --->   Operation 483 'or' 'or_ln340_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%select_ln340_12 = select i1 %xor_ln340_62, i12 2047, i12 %add_ln703_42" [ResNet/net_hls.cc:52]   --->   Operation 484 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %and_ln786_68, i12 -2048, i12 %add_ln703_42" [ResNet/net_hls.cc:52]   --->   Operation 485 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_86 = select i1 %or_ln340_106, i12 %select_ln340_12, i12 %select_ln388_12" [ResNet/net_hls.cc:52]   --->   Operation 486 'select' 'select_ln340_86' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 487 [1/2] (1.35ns)   --->   "%out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 487 'load' 'out_buf0_V_13_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln703_74 = sext i12 %out_buf0_V_13_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 488 'sext' 'sext_ln703_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/2] (1.35ns)   --->   "%fm_buf_V_61_load = load i12* %fm_buf_V_61_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 489 'load' 'fm_buf_V_61_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 490 [1/2] (1.35ns)   --->   "%fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 490 'load' 'fm_buf_V_13_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 491 [1/2] (1.35ns)   --->   "%fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 491 'load' 'fm_buf_V_29_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 492 [1/2] (1.35ns)   --->   "%fm_buf_V_45_load = load i12* %fm_buf_V_45_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 492 'load' 'fm_buf_V_45_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_37)   --->   "%select_ln1265_36 = select i1 %icmp_ln1265, i12 %fm_buf_V_13_load, i12 %fm_buf_V_61_load" [ResNet/net_hls.cc:52]   --->   Operation 493 'select' 'select_ln1265_36' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_37 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_29_load, i12 %select_ln1265_36" [ResNet/net_hls.cc:52]   --->   Operation 494 'select' 'select_ln1265_37' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_38 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_45_load, i12 %select_ln1265_37" [ResNet/net_hls.cc:52]   --->   Operation 495 'select' 'select_ln1265_38' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln703_75 = sext i12 %select_ln1265_38 to i13" [ResNet/net_hls.cc:52]   --->   Operation 496 'sext' 'sext_ln703_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.96ns)   --->   "%add_ln1192_65 = add nsw i13 %sext_ln703_74, %sext_ln703_75" [ResNet/net_hls.cc:52]   --->   Operation 497 'add' 'add_ln1192_65' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_65, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 498 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.96ns)   --->   "%add_ln703_43 = add i12 %select_ln1265_38, %out_buf0_V_13_load" [ResNet/net_hls.cc:52]   --->   Operation 499 'add' 'add_ln703_43' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_43, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 500 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %tmp_290, true" [ResNet/net_hls.cc:52]   --->   Operation 501 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_70 = and i1 %tmp_289, %xor_ln786_13" [ResNet/net_hls.cc:52]   --->   Operation 502 'and' 'and_ln786_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%xor_ln340_63 = xor i1 %tmp_289, %tmp_290" [ResNet/net_hls.cc:52]   --->   Operation 503 'xor' 'xor_ln340_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%xor_ln340_13 = xor i1 %tmp_289, true" [ResNet/net_hls.cc:52]   --->   Operation 504 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%or_ln340_110 = or i1 %tmp_290, %xor_ln340_13" [ResNet/net_hls.cc:52]   --->   Operation 505 'or' 'or_ln340_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%select_ln340_13 = select i1 %xor_ln340_63, i12 2047, i12 %add_ln703_43" [ResNet/net_hls.cc:52]   --->   Operation 506 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_70, i12 -2048, i12 %add_ln703_43" [ResNet/net_hls.cc:52]   --->   Operation 507 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_88 = select i1 %or_ln340_110, i12 %select_ln340_13, i12 %select_ln388_13" [ResNet/net_hls.cc:52]   --->   Operation 508 'select' 'select_ln340_88' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 509 [1/2] (1.35ns)   --->   "%out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 509 'load' 'out_buf0_V_14_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln703_76 = sext i12 %out_buf0_V_14_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 510 'sext' 'sext_ln703_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 511 [1/2] (1.35ns)   --->   "%fm_buf_V_62_load = load i12* %fm_buf_V_62_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 511 'load' 'fm_buf_V_62_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 512 [1/2] (1.35ns)   --->   "%fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 512 'load' 'fm_buf_V_14_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 513 [1/2] (1.35ns)   --->   "%fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 513 'load' 'fm_buf_V_30_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 514 [1/2] (1.35ns)   --->   "%fm_buf_V_46_load = load i12* %fm_buf_V_46_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 514 'load' 'fm_buf_V_46_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_40)   --->   "%select_ln1265_39 = select i1 %icmp_ln1265, i12 %fm_buf_V_14_load, i12 %fm_buf_V_62_load" [ResNet/net_hls.cc:52]   --->   Operation 515 'select' 'select_ln1265_39' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_40 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_30_load, i12 %select_ln1265_39" [ResNet/net_hls.cc:52]   --->   Operation 516 'select' 'select_ln1265_40' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_41 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_46_load, i12 %select_ln1265_40" [ResNet/net_hls.cc:52]   --->   Operation 517 'select' 'select_ln1265_41' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln703_77 = sext i12 %select_ln1265_41 to i13" [ResNet/net_hls.cc:52]   --->   Operation 518 'sext' 'sext_ln703_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.96ns)   --->   "%add_ln1192_67 = add nsw i13 %sext_ln703_76, %sext_ln703_77" [ResNet/net_hls.cc:52]   --->   Operation 519 'add' 'add_ln1192_67' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_67, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 520 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.96ns)   --->   "%add_ln703_44 = add i12 %select_ln1265_41, %out_buf0_V_14_load" [ResNet/net_hls.cc:52]   --->   Operation 521 'add' 'add_ln703_44' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_44, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 522 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%xor_ln786_14 = xor i1 %tmp_298, true" [ResNet/net_hls.cc:52]   --->   Operation 523 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%and_ln786_72 = and i1 %tmp_297, %xor_ln786_14" [ResNet/net_hls.cc:52]   --->   Operation 524 'and' 'and_ln786_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%xor_ln340_64 = xor i1 %tmp_297, %tmp_298" [ResNet/net_hls.cc:52]   --->   Operation 525 'xor' 'xor_ln340_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%xor_ln340_14 = xor i1 %tmp_297, true" [ResNet/net_hls.cc:52]   --->   Operation 526 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%or_ln340_114 = or i1 %tmp_298, %xor_ln340_14" [ResNet/net_hls.cc:52]   --->   Operation 527 'or' 'or_ln340_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%select_ln340_14 = select i1 %xor_ln340_64, i12 2047, i12 %add_ln703_44" [ResNet/net_hls.cc:52]   --->   Operation 528 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_14 = select i1 %and_ln786_72, i12 -2048, i12 %add_ln703_44" [ResNet/net_hls.cc:52]   --->   Operation 529 'select' 'select_ln388_14' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_90 = select i1 %or_ln340_114, i12 %select_ln340_14, i12 %select_ln388_14" [ResNet/net_hls.cc:52]   --->   Operation 530 'select' 'select_ln340_90' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 531 [1/2] (1.35ns)   --->   "%out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 531 'load' 'out_buf0_V_15_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln703_78 = sext i12 %out_buf0_V_15_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 532 'sext' 'sext_ln703_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/2] (1.35ns)   --->   "%fm_buf_V_63_load = load i12* %fm_buf_V_63_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 533 'load' 'fm_buf_V_63_load' <Predicate = (!icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 534 [1/2] (1.35ns)   --->   "%fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 534 'load' 'fm_buf_V_15_load' <Predicate = (icmp_ln1265 & !icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 535 [1/2] (1.35ns)   --->   "%fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 535 'load' 'fm_buf_V_31_load' <Predicate = (icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 536 [1/2] (1.35ns)   --->   "%fm_buf_V_47_load = load i12* %fm_buf_V_47_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 536 'load' 'fm_buf_V_47_load' <Predicate = (icmp_ln1265_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln1265_43)   --->   "%select_ln1265_42 = select i1 %icmp_ln1265, i12 %fm_buf_V_15_load, i12 %fm_buf_V_63_load" [ResNet/net_hls.cc:52]   --->   Operation 537 'select' 'select_ln1265_42' <Predicate = (!icmp_ln1265_1 & !icmp_ln1265_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_43 = select i1 %icmp_ln1265_1, i12 %fm_buf_V_31_load, i12 %select_ln1265_42" [ResNet/net_hls.cc:52]   --->   Operation 538 'select' 'select_ln1265_43' <Predicate = (!icmp_ln1265_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln1265_44 = select i1 %icmp_ln1265_2, i12 %fm_buf_V_47_load, i12 %select_ln1265_43" [ResNet/net_hls.cc:52]   --->   Operation 539 'select' 'select_ln1265_44' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln703_79 = sext i12 %select_ln1265_44 to i13" [ResNet/net_hls.cc:52]   --->   Operation 540 'sext' 'sext_ln703_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.96ns)   --->   "%add_ln1192_69 = add nsw i13 %sext_ln703_78, %sext_ln703_79" [ResNet/net_hls.cc:52]   --->   Operation 541 'add' 'add_ln1192_69' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_69, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 542 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.96ns)   --->   "%add_ln703_45 = add i12 %select_ln1265_44, %out_buf0_V_15_load" [ResNet/net_hls.cc:52]   --->   Operation 543 'add' 'add_ln703_45' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_45, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 544 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %tmp_306, true" [ResNet/net_hls.cc:52]   --->   Operation 545 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%and_ln786_74 = and i1 %tmp_305, %xor_ln786_15" [ResNet/net_hls.cc:52]   --->   Operation 546 'and' 'and_ln786_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%xor_ln340_65 = xor i1 %tmp_305, %tmp_306" [ResNet/net_hls.cc:52]   --->   Operation 547 'xor' 'xor_ln340_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%xor_ln340_15 = xor i1 %tmp_305, true" [ResNet/net_hls.cc:52]   --->   Operation 548 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%or_ln340_118 = or i1 %tmp_306, %xor_ln340_15" [ResNet/net_hls.cc:52]   --->   Operation 549 'or' 'or_ln340_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%select_ln340_15 = select i1 %xor_ln340_65, i12 2047, i12 %add_ln703_45" [ResNet/net_hls.cc:52]   --->   Operation 550 'select' 'select_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %and_ln786_74, i12 -2048, i12 %add_ln703_45" [ResNet/net_hls.cc:52]   --->   Operation 551 'select' 'select_ln388_15' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_92 = select i1 %or_ln340_118, i12 %select_ln340_15, i12 %select_ln388_15" [ResNet/net_hls.cc:52]   --->   Operation 552 'select' 'select_ln340_92' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.53>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 553 'speclooptripcount' 'empty_39' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/net_hls.cc:47]   --->   Operation 554 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.97ns)   --->   "%phi_ln1265_1 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i11 1023, i6 %shl_ln)" [ResNet/net_hls.cc:51]   --->   Operation 555 'mux' 'phi_ln1265_1' <Predicate = (!icmp_ln45)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %out_buf0_V_0_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 556 'sext' 'sext_ln703' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%phi_ln1265 = phi i12 [ %fm_buf_V_0_load, %branch1920 ], [ %fm_buf_V_16_load, %branch1936 ], [ %fm_buf_V_32_load, %branch1952 ], [ %fm_buf_V_48_load, %branch1968 ]" [ResNet/net_hls.cc:52]   --->   Operation 557 'phi' 'phi_ln1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln703_49 = sext i12 %phi_ln1265 to i13" [ResNet/net_hls.cc:52]   --->   Operation 558 'sext' 'sext_ln703_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.96ns)   --->   "%add_ln1192 = add nsw i13 %sext_ln703_49, %sext_ln703" [ResNet/net_hls.cc:52]   --->   Operation 559 'add' 'add_ln1192' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 560 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %out_buf0_V_0_load, %phi_ln1265" [ResNet/net_hls.cc:52]   --->   Operation 561 'add' 'add_ln703' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 562 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_186, true" [ResNet/net_hls.cc:52]   --->   Operation 563 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_185, %xor_ln786" [ResNet/net_hls.cc:52]   --->   Operation 564 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_62)   --->   "%xor_ln340_50 = xor i1 %tmp_185, %tmp_186" [ResNet/net_hls.cc:52]   --->   Operation 565 'xor' 'xor_ln340_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_62)   --->   "%xor_ln340 = xor i1 %tmp_185, true" [ResNet/net_hls.cc:52]   --->   Operation 566 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_62)   --->   "%or_ln340 = or i1 %tmp_186, %xor_ln340" [ResNet/net_hls.cc:52]   --->   Operation 567 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_62)   --->   "%select_ln340 = select i1 %xor_ln340_50, i12 2047, i12 %add_ln703" [ResNet/net_hls.cc:52]   --->   Operation 568 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i12 -2048, i12 %add_ln703" [ResNet/net_hls.cc:52]   --->   Operation 569 'select' 'select_ln388' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_62 = select i1 %or_ln340, i12 %select_ln340, i12 %select_ln388" [ResNet/net_hls.cc:52]   --->   Operation 570 'select' 'select_ln340_62' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_56 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_62, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 571 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i23 %tmp_56 to i24" [ResNet/net_hls.cc:53]   --->   Operation 572 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_57 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_62, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 573 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i13 %tmp_57 to i24" [ResNet/net_hls.cc:53]   --->   Operation 574 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (1.09ns)   --->   "%sub_ln1118 = sub i24 %sext_ln1118_15, %sext_ln1118_16" [ResNet/net_hls.cc:53]   --->   Operation 575 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_1, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 576 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i20 %shl_ln728_s to i24" [ResNet/net_hls.cc:53]   --->   Operation 577 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i20 %shl_ln728_s to i21" [ResNet/net_hls.cc:53]   --->   Operation 578 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i24 %sub_ln1118 to i21" [ResNet/net_hls.cc:53]   --->   Operation 579 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (1.10ns)   --->   "%add_ln1192_40 = add i24 %sext_ln728, %sub_ln1118" [ResNet/net_hls.cc:53]   --->   Operation 580 'add' 'add_ln1192_40' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (1.07ns)   --->   "%add_ln1192_71 = add i21 %trunc_ln1192, %sext_ln1192" [ResNet/net_hls.cc:53]   --->   Operation 581 'add' 'add_ln1192_71' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_40, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 582 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_40, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 583 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_40, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 584 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_40, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 585 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_189 to i12" [ResNet/net_hls.cc:53]   --->   Operation 586 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.96ns)   --->   "%add_ln415 = add i12 %zext_ln415, %trunc_ln" [ResNet/net_hls.cc:53]   --->   Operation 587 'add' 'add_ln415' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 588 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_190, true" [ResNet/net_hls.cc:53]   --->   Operation 589 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_188, %xor_ln416" [ResNet/net_hls.cc:53]   --->   Operation 590 'and' 'and_ln416' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 591 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_40, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 592 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (0.69ns)   --->   "%icmp_ln879 = icmp eq i3 %tmp_s, -1" [ResNet/net_hls.cc:53]   --->   Operation 593 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_23 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_40, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 594 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.88ns)   --->   "%icmp_ln879_20 = icmp eq i4 %tmp_23, -1" [ResNet/net_hls.cc:53]   --->   Operation 595 'icmp' 'icmp_ln879_20' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.88ns)   --->   "%icmp_ln768 = icmp eq i4 %tmp_23, 0" [ResNet/net_hls.cc:53]   --->   Operation 596 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_59)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_20, i1 %icmp_ln768" [ResNet/net_hls.cc:53]   --->   Operation 597 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_44)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_71, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 598 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_44)   --->   "%xor_ln779 = xor i1 %tmp_192, true" [ResNet/net_hls.cc:53]   --->   Operation 599 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_44)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [ResNet/net_hls.cc:53]   --->   Operation 600 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_44)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_20" [ResNet/net_hls.cc:53]   --->   Operation 601 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_20" [ResNet/net_hls.cc:53]   --->   Operation 602 'and' 'and_ln781' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_59)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [ResNet/net_hls.cc:53]   --->   Operation 603 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_59)   --->   "%or_ln785 = or i1 %tmp_191, %xor_ln785" [ResNet/net_hls.cc:53]   --->   Operation 604 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.33ns)   --->   "%xor_ln785_20 = xor i1 %tmp_187, true" [ResNet/net_hls.cc:53]   --->   Operation 605 'xor' 'xor_ln785_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_59)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_20" [ResNet/net_hls.cc:53]   --->   Operation 606 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 607 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_44 = and i1 %tmp_191, %select_ln416" [ResNet/net_hls.cc:53]   --->   Operation 607 'and' 'and_ln786_44' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786_44" [ResNet/net_hls.cc:53]   --->   Operation 608 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%xor_ln786_27 = xor i1 %or_ln786, true" [ResNet/net_hls.cc:53]   --->   Operation 609 'xor' 'xor_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 610 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_45 = and i1 %tmp_187, %xor_ln786_27" [ResNet/net_hls.cc:53]   --->   Operation 610 'and' 'and_ln786_45' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 611 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_59 = or i1 %and_ln786_45, %and_ln785" [ResNet/net_hls.cc:53]   --->   Operation 611 'or' 'or_ln340_59' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_63)   --->   "%or_ln340_60 = or i1 %and_ln786_44, %xor_ln785_20" [ResNet/net_hls.cc:53]   --->   Operation 612 'or' 'or_ln340_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_63)   --->   "%or_ln340_61 = or i1 %or_ln340_60, %and_ln781" [ResNet/net_hls.cc:53]   --->   Operation 613 'or' 'or_ln340_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 614 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_16 = select i1 %or_ln340_59, i12 2047, i12 %add_ln415" [ResNet/net_hls.cc:53]   --->   Operation 614 'select' 'select_ln340_16' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_63)   --->   "%select_ln388_16 = select i1 %and_ln786_45, i12 -2048, i12 %add_ln415" [ResNet/net_hls.cc:53]   --->   Operation 615 'select' 'select_ln388_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 616 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_63 = select i1 %or_ln340_61, i12 %select_ln340_16, i12 %select_ln388_16" [ResNet/net_hls.cc:53]   --->   Operation 616 'select' 'select_ln340_63' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (1.35ns)   --->   "store i12 %select_ln340_63, i12* %fm_buf_V_32_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 617 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02136_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 618 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (1.35ns)   --->   "store i12 %select_ln340_63, i12* %fm_buf_V_16_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 619 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02136_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 620 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (1.35ns)   --->   "store i12 %select_ln340_63, i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 621 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02136_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 622 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (1.35ns)   --->   "store i12 %select_ln340_63, i12* %fm_buf_V_48_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 623 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02136_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 624 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.65ns)   --->   "%phi_ln1265_3 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 625 'mux' 'phi_ln1265_3' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_3, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 626 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.65ns)   --->   "%phi_ln1265_4 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 627 'mux' 'phi_ln1265_4' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %select_ln340_64 to i24" [ResNet/net_hls.cc:53]   --->   Operation 628 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i12 %shl_ln728_9 to i24" [ResNet/net_hls.cc:53]   --->   Operation 629 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1118 = mul i24 %sext_ln1116, %sext_ln1118_1" [ResNet/net_hls.cc:53]   --->   Operation 630 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_4, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 631 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i20 %shl_ln728_10 to i24" [ResNet/net_hls.cc:53]   --->   Operation 632 'sext' 'sext_ln728_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 633 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i24 %mul_ln1118, %sext_ln728_10" [ResNet/net_hls.cc:53]   --->   Operation 633 'add' 'add_ln1192_42' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_42, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 634 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_42, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 635 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_42, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 636 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_42, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 637 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln415_10 = zext i1 %tmp_197 to i12" [ResNet/net_hls.cc:53]   --->   Operation 638 'zext' 'zext_ln415_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.96ns)   --->   "%add_ln415_10 = add i12 %zext_ln415_10, %trunc_ln708_s" [ResNet/net_hls.cc:53]   --->   Operation 639 'add' 'add_ln415_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_10, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 640 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%xor_ln416_10 = xor i1 %tmp_198, true" [ResNet/net_hls.cc:53]   --->   Operation 641 'xor' 'xor_ln416_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 642 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_10 = and i1 %tmp_196, %xor_ln416_10" [ResNet/net_hls.cc:53]   --->   Operation 642 'and' 'and_ln416_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_10, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 643 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_24 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_42, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 644 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.69ns)   --->   "%icmp_ln879_21 = icmp eq i3 %tmp_24, -1" [ResNet/net_hls.cc:53]   --->   Operation 645 'icmp' 'icmp_ln879_21' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_25 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_42, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 646 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.88ns)   --->   "%icmp_ln879_22 = icmp eq i4 %tmp_25, -1" [ResNet/net_hls.cc:53]   --->   Operation 647 'icmp' 'icmp_ln879_22' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 648 [1/1] (0.88ns)   --->   "%icmp_ln768_10 = icmp eq i4 %tmp_25, 0" [ResNet/net_hls.cc:53]   --->   Operation 648 'icmp' 'icmp_ln768_10' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_63)   --->   "%select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_22, i1 %icmp_ln768_10" [ResNet/net_hls.cc:53]   --->   Operation 649 'select' 'select_ln777_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_42, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 650 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_10 = xor i1 %tmp_200, true" [ResNet/net_hls.cc:53]   --->   Operation 651 'xor' 'xor_ln779_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_21, %xor_ln779_10" [ResNet/net_hls.cc:53]   --->   Operation 652 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_10 = select i1 %and_ln416_10, i1 %and_ln779_1, i1 %icmp_ln879_22" [ResNet/net_hls.cc:53]   --->   Operation 653 'select' 'select_ln416_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 654 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_10, %icmp_ln879_22" [ResNet/net_hls.cc:53]   --->   Operation 654 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_63)   --->   "%xor_ln785_21 = xor i1 %select_ln777_10, true" [ResNet/net_hls.cc:53]   --->   Operation 655 'xor' 'xor_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_63)   --->   "%or_ln785_10 = or i1 %tmp_199, %xor_ln785_21" [ResNet/net_hls.cc:53]   --->   Operation 656 'or' 'or_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.33ns)   --->   "%xor_ln785_22 = xor i1 %tmp_195, true" [ResNet/net_hls.cc:53]   --->   Operation 657 'xor' 'xor_ln785_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_63)   --->   "%and_ln785_10 = and i1 %or_ln785_10, %xor_ln785_22" [ResNet/net_hls.cc:53]   --->   Operation 658 'and' 'and_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 659 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_199, %select_ln416_10" [ResNet/net_hls.cc:53]   --->   Operation 659 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_47)   --->   "%or_ln786_10 = or i1 %and_ln781_1, %and_ln786_1" [ResNet/net_hls.cc:53]   --->   Operation 660 'or' 'or_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_47)   --->   "%xor_ln786_28 = xor i1 %or_ln786_10, true" [ResNet/net_hls.cc:53]   --->   Operation 661 'xor' 'xor_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 662 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_47 = and i1 %tmp_195, %xor_ln786_28" [ResNet/net_hls.cc:53]   --->   Operation 662 'and' 'and_ln786_47' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 663 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_63 = or i1 %and_ln786_47, %and_ln785_10" [ResNet/net_hls.cc:53]   --->   Operation 663 'or' 'or_ln340_63' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_65)   --->   "%or_ln340_64 = or i1 %and_ln786_1, %xor_ln785_22" [ResNet/net_hls.cc:53]   --->   Operation 664 'or' 'or_ln340_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_65)   --->   "%or_ln340_65 = or i1 %or_ln340_64, %and_ln781_1" [ResNet/net_hls.cc:53]   --->   Operation 665 'or' 'or_ln340_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 666 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_18 = select i1 %or_ln340_63, i12 2047, i12 %add_ln415_10" [ResNet/net_hls.cc:53]   --->   Operation 666 'select' 'select_ln340_18' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_65)   --->   "%select_ln388_18 = select i1 %and_ln786_47, i12 -2048, i12 %add_ln415_10" [ResNet/net_hls.cc:53]   --->   Operation 667 'select' 'select_ln388_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 668 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_65 = select i1 %or_ln340_65, i12 %select_ln340_18, i12 %select_ln388_18" [ResNet/net_hls.cc:53]   --->   Operation 668 'select' 'select_ln340_65' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 669 [1/1] (1.35ns)   --->   "store i12 %select_ln340_65, i12* %fm_buf_V_33_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 669 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12006_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 670 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 671 [1/1] (1.35ns)   --->   "store i12 %select_ln340_65, i12* %fm_buf_V_17_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 671 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12006_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 672 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 673 [1/1] (1.35ns)   --->   "store i12 %select_ln340_65, i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 673 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12006_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 674 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 675 [1/1] (1.35ns)   --->   "store i12 %select_ln340_65, i12* %fm_buf_V_49_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 675 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12006_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 676 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.65ns)   --->   "%phi_ln1265_6 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 677 'mux' 'phi_ln1265_6' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_6, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 678 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.65ns)   --->   "%phi_ln1265_7 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 679 'mux' 'phi_ln1265_7' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %select_ln340_66 to i24" [ResNet/net_hls.cc:53]   --->   Operation 680 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %shl_ln728_11 to i24" [ResNet/net_hls.cc:53]   --->   Operation 681 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1118_1 = mul i24 %sext_ln1116_1, %sext_ln1118_2" [ResNet/net_hls.cc:53]   --->   Operation 682 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_7, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 683 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i20 %shl_ln728_12 to i24" [ResNet/net_hls.cc:53]   --->   Operation 684 'sext' 'sext_ln728_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i24 %mul_ln1118_1, %sext_ln728_11" [ResNet/net_hls.cc:53]   --->   Operation 685 'add' 'add_ln1192_44' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_44, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 686 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_44, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 687 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_44, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 688 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_44, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 689 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln415_11 = zext i1 %tmp_205 to i12" [ResNet/net_hls.cc:53]   --->   Operation 690 'zext' 'zext_ln415_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.96ns)   --->   "%add_ln415_11 = add i12 %zext_ln415_11, %trunc_ln708_1" [ResNet/net_hls.cc:53]   --->   Operation 691 'add' 'add_ln415_11' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_11, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 692 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%xor_ln416_11 = xor i1 %tmp_206, true" [ResNet/net_hls.cc:53]   --->   Operation 693 'xor' 'xor_ln416_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 694 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_11 = and i1 %tmp_204, %xor_ln416_11" [ResNet/net_hls.cc:53]   --->   Operation 694 'and' 'and_ln416_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_11, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 695 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_26 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_44, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 696 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.69ns)   --->   "%icmp_ln879_23 = icmp eq i3 %tmp_26, -1" [ResNet/net_hls.cc:53]   --->   Operation 697 'icmp' 'icmp_ln879_23' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_27 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_44, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 698 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.88ns)   --->   "%icmp_ln879_24 = icmp eq i4 %tmp_27, -1" [ResNet/net_hls.cc:53]   --->   Operation 699 'icmp' 'icmp_ln879_24' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (0.88ns)   --->   "%icmp_ln768_11 = icmp eq i4 %tmp_27, 0" [ResNet/net_hls.cc:53]   --->   Operation 700 'icmp' 'icmp_ln768_11' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_67)   --->   "%select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_24, i1 %icmp_ln768_11" [ResNet/net_hls.cc:53]   --->   Operation 701 'select' 'select_ln777_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_44, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 702 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_11 = xor i1 %tmp_208, true" [ResNet/net_hls.cc:53]   --->   Operation 703 'xor' 'xor_ln779_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_23, %xor_ln779_11" [ResNet/net_hls.cc:53]   --->   Operation 704 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_11 = select i1 %and_ln416_11, i1 %and_ln779_2, i1 %icmp_ln879_24" [ResNet/net_hls.cc:53]   --->   Operation 705 'select' 'select_ln416_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_11, %icmp_ln879_24" [ResNet/net_hls.cc:53]   --->   Operation 706 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_67)   --->   "%xor_ln785_23 = xor i1 %select_ln777_11, true" [ResNet/net_hls.cc:53]   --->   Operation 707 'xor' 'xor_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_67)   --->   "%or_ln785_11 = or i1 %tmp_207, %xor_ln785_23" [ResNet/net_hls.cc:53]   --->   Operation 708 'or' 'or_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [1/1] (0.33ns)   --->   "%xor_ln785_24 = xor i1 %tmp_203, true" [ResNet/net_hls.cc:53]   --->   Operation 709 'xor' 'xor_ln785_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_67)   --->   "%and_ln785_11 = and i1 %or_ln785_11, %xor_ln785_24" [ResNet/net_hls.cc:53]   --->   Operation 710 'and' 'and_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_207, %select_ln416_11" [ResNet/net_hls.cc:53]   --->   Operation 711 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%or_ln786_11 = or i1 %and_ln781_2, %and_ln786_2" [ResNet/net_hls.cc:53]   --->   Operation 712 'or' 'or_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%xor_ln786_29 = xor i1 %or_ln786_11, true" [ResNet/net_hls.cc:53]   --->   Operation 713 'xor' 'xor_ln786_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 714 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_49 = and i1 %tmp_203, %xor_ln786_29" [ResNet/net_hls.cc:53]   --->   Operation 714 'and' 'and_ln786_49' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_67 = or i1 %and_ln786_49, %and_ln785_11" [ResNet/net_hls.cc:53]   --->   Operation 715 'or' 'or_ln340_67' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_67)   --->   "%or_ln340_68 = or i1 %and_ln786_2, %xor_ln785_24" [ResNet/net_hls.cc:53]   --->   Operation 716 'or' 'or_ln340_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_67)   --->   "%or_ln340_69 = or i1 %or_ln340_68, %and_ln781_2" [ResNet/net_hls.cc:53]   --->   Operation 717 'or' 'or_ln340_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 718 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_19 = select i1 %or_ln340_67, i12 2047, i12 %add_ln415_11" [ResNet/net_hls.cc:53]   --->   Operation 718 'select' 'select_ln340_19' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_67)   --->   "%select_ln388_19 = select i1 %and_ln786_49, i12 -2048, i12 %add_ln415_11" [ResNet/net_hls.cc:53]   --->   Operation 719 'select' 'select_ln388_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 720 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_67 = select i1 %or_ln340_69, i12 %select_ln340_19, i12 %select_ln388_19" [ResNet/net_hls.cc:53]   --->   Operation 720 'select' 'select_ln340_67' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 721 [1/1] (1.35ns)   --->   "store i12 %select_ln340_67, i12* %fm_buf_V_34_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 721 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21876_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 722 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (1.35ns)   --->   "store i12 %select_ln340_67, i12* %fm_buf_V_18_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 723 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21876_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 724 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 725 [1/1] (1.35ns)   --->   "store i12 %select_ln340_67, i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 725 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21876_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 726 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (1.35ns)   --->   "store i12 %select_ln340_67, i12* %fm_buf_V_50_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 727 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21876_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 728 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 729 [1/1] (0.65ns)   --->   "%phi_ln1265_9 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 729 'mux' 'phi_ln1265_9' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_9, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 730 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 731 [1/1] (0.65ns)   --->   "%phi_ln1265_s = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 731 'mux' 'phi_ln1265_s' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i12 %select_ln340_68 to i24" [ResNet/net_hls.cc:53]   --->   Operation 732 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %shl_ln728_13 to i24" [ResNet/net_hls.cc:53]   --->   Operation 733 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1118_2 = mul i24 %sext_ln1116_2, %sext_ln1118_3" [ResNet/net_hls.cc:53]   --->   Operation 734 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_s, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 735 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i20 %shl_ln728_14 to i24" [ResNet/net_hls.cc:53]   --->   Operation 736 'sext' 'sext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 737 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i24 %mul_ln1118_2, %sext_ln728_12" [ResNet/net_hls.cc:53]   --->   Operation 737 'add' 'add_ln1192_46' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_46, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 738 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_46, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 739 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_46, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 740 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_46, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 741 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln415_12 = zext i1 %tmp_213 to i12" [ResNet/net_hls.cc:53]   --->   Operation 742 'zext' 'zext_ln415_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (0.96ns)   --->   "%add_ln415_12 = add i12 %zext_ln415_12, %trunc_ln708_2" [ResNet/net_hls.cc:53]   --->   Operation 743 'add' 'add_ln415_12' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_12, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 744 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%xor_ln416_12 = xor i1 %tmp_214, true" [ResNet/net_hls.cc:53]   --->   Operation 745 'xor' 'xor_ln416_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 746 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_12 = and i1 %tmp_212, %xor_ln416_12" [ResNet/net_hls.cc:53]   --->   Operation 746 'and' 'and_ln416_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_12, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 747 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_28 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_46, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 748 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 749 [1/1] (0.69ns)   --->   "%icmp_ln879_25 = icmp eq i3 %tmp_28, -1" [ResNet/net_hls.cc:53]   --->   Operation 749 'icmp' 'icmp_ln879_25' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_46, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 750 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.88ns)   --->   "%icmp_ln879_26 = icmp eq i4 %tmp_29, -1" [ResNet/net_hls.cc:53]   --->   Operation 751 'icmp' 'icmp_ln879_26' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 752 [1/1] (0.88ns)   --->   "%icmp_ln768_12 = icmp eq i4 %tmp_29, 0" [ResNet/net_hls.cc:53]   --->   Operation 752 'icmp' 'icmp_ln768_12' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_71)   --->   "%select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_26, i1 %icmp_ln768_12" [ResNet/net_hls.cc:53]   --->   Operation 753 'select' 'select_ln777_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_46, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 754 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_12 = xor i1 %tmp_216, true" [ResNet/net_hls.cc:53]   --->   Operation 755 'xor' 'xor_ln779_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_25, %xor_ln779_12" [ResNet/net_hls.cc:53]   --->   Operation 756 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_12 = select i1 %and_ln416_12, i1 %and_ln779_3, i1 %icmp_ln879_26" [ResNet/net_hls.cc:53]   --->   Operation 757 'select' 'select_ln416_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 758 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_12, %icmp_ln879_26" [ResNet/net_hls.cc:53]   --->   Operation 758 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_71)   --->   "%xor_ln785_25 = xor i1 %select_ln777_12, true" [ResNet/net_hls.cc:53]   --->   Operation 759 'xor' 'xor_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_71)   --->   "%or_ln785_12 = or i1 %tmp_215, %xor_ln785_25" [ResNet/net_hls.cc:53]   --->   Operation 760 'or' 'or_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.33ns)   --->   "%xor_ln785_26 = xor i1 %tmp_211, true" [ResNet/net_hls.cc:53]   --->   Operation 761 'xor' 'xor_ln785_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_71)   --->   "%and_ln785_12 = and i1 %or_ln785_12, %xor_ln785_26" [ResNet/net_hls.cc:53]   --->   Operation 762 'and' 'and_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 763 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_215, %select_ln416_12" [ResNet/net_hls.cc:53]   --->   Operation 763 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%or_ln786_12 = or i1 %and_ln781_3, %and_ln786_3" [ResNet/net_hls.cc:53]   --->   Operation 764 'or' 'or_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%xor_ln786_30 = xor i1 %or_ln786_12, true" [ResNet/net_hls.cc:53]   --->   Operation 765 'xor' 'xor_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_51 = and i1 %tmp_211, %xor_ln786_30" [ResNet/net_hls.cc:53]   --->   Operation 766 'and' 'and_ln786_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 767 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_71 = or i1 %and_ln786_51, %and_ln785_12" [ResNet/net_hls.cc:53]   --->   Operation 767 'or' 'or_ln340_71' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_69)   --->   "%or_ln340_72 = or i1 %and_ln786_3, %xor_ln785_26" [ResNet/net_hls.cc:53]   --->   Operation 768 'or' 'or_ln340_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_69)   --->   "%or_ln340_73 = or i1 %or_ln340_72, %and_ln781_3" [ResNet/net_hls.cc:53]   --->   Operation 769 'or' 'or_ln340_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 770 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_20 = select i1 %or_ln340_71, i12 2047, i12 %add_ln415_12" [ResNet/net_hls.cc:53]   --->   Operation 770 'select' 'select_ln340_20' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_69)   --->   "%select_ln388_20 = select i1 %and_ln786_51, i12 -2048, i12 %add_ln415_12" [ResNet/net_hls.cc:53]   --->   Operation 771 'select' 'select_ln388_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 772 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_69 = select i1 %or_ln340_73, i12 %select_ln340_20, i12 %select_ln388_20" [ResNet/net_hls.cc:53]   --->   Operation 772 'select' 'select_ln340_69' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 773 [1/1] (1.35ns)   --->   "store i12 %select_ln340_69, i12* %fm_buf_V_35_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 773 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31746_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 774 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (1.35ns)   --->   "store i12 %select_ln340_69, i12* %fm_buf_V_19_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 775 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 776 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31746_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 776 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 777 [1/1] (1.35ns)   --->   "store i12 %select_ln340_69, i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 777 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 778 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31746_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 778 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 779 [1/1] (1.35ns)   --->   "store i12 %select_ln340_69, i12* %fm_buf_V_51_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 779 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 780 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31746_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 780 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 781 [1/1] (0.65ns)   --->   "%phi_ln1265_2 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 781 'mux' 'phi_ln1265_2' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_2, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 782 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (0.65ns)   --->   "%phi_ln1265_5 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 783 'mux' 'phi_ln1265_5' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i12 %select_ln340_70 to i24" [ResNet/net_hls.cc:53]   --->   Operation 784 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i12 %shl_ln728_15 to i24" [ResNet/net_hls.cc:53]   --->   Operation 785 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 786 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1116_3, %sext_ln1118_4" [ResNet/net_hls.cc:53]   --->   Operation 786 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 787 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_5, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 787 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i20 %shl_ln728_16 to i24" [ResNet/net_hls.cc:53]   --->   Operation 788 'sext' 'sext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i24 %mul_ln1118_3, %sext_ln728_13" [ResNet/net_hls.cc:53]   --->   Operation 789 'add' 'add_ln1192_48' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_48, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 790 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_48, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 791 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_48, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 792 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_48, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 793 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln415_13 = zext i1 %tmp_221 to i12" [ResNet/net_hls.cc:53]   --->   Operation 794 'zext' 'zext_ln415_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.96ns)   --->   "%add_ln415_13 = add i12 %zext_ln415_13, %trunc_ln708_3" [ResNet/net_hls.cc:53]   --->   Operation 795 'add' 'add_ln415_13' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_13, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 796 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%xor_ln416_13 = xor i1 %tmp_222, true" [ResNet/net_hls.cc:53]   --->   Operation 797 'xor' 'xor_ln416_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 798 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_13 = and i1 %tmp_220, %xor_ln416_13" [ResNet/net_hls.cc:53]   --->   Operation 798 'and' 'and_ln416_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_13, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 799 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_48, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 800 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 801 [1/1] (0.69ns)   --->   "%icmp_ln879_27 = icmp eq i3 %tmp_30, -1" [ResNet/net_hls.cc:53]   --->   Operation 801 'icmp' 'icmp_ln879_27' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_31 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_48, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 802 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 803 [1/1] (0.88ns)   --->   "%icmp_ln879_28 = icmp eq i4 %tmp_31, -1" [ResNet/net_hls.cc:53]   --->   Operation 803 'icmp' 'icmp_ln879_28' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 804 [1/1] (0.88ns)   --->   "%icmp_ln768_13 = icmp eq i4 %tmp_31, 0" [ResNet/net_hls.cc:53]   --->   Operation 804 'icmp' 'icmp_ln768_13' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_75)   --->   "%select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_28, i1 %icmp_ln768_13" [ResNet/net_hls.cc:53]   --->   Operation 805 'select' 'select_ln777_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_48, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 806 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_13 = xor i1 %tmp_224, true" [ResNet/net_hls.cc:53]   --->   Operation 807 'xor' 'xor_ln779_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %icmp_ln879_27, %xor_ln779_13" [ResNet/net_hls.cc:53]   --->   Operation 808 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_13 = select i1 %and_ln416_13, i1 %and_ln779_4, i1 %icmp_ln879_28" [ResNet/net_hls.cc:53]   --->   Operation 809 'select' 'select_ln416_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.33ns)   --->   "%and_ln781_4 = and i1 %and_ln416_13, %icmp_ln879_28" [ResNet/net_hls.cc:53]   --->   Operation 810 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_75)   --->   "%xor_ln785_27 = xor i1 %select_ln777_13, true" [ResNet/net_hls.cc:53]   --->   Operation 811 'xor' 'xor_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_75)   --->   "%or_ln785_13 = or i1 %tmp_223, %xor_ln785_27" [ResNet/net_hls.cc:53]   --->   Operation 812 'or' 'or_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.33ns)   --->   "%xor_ln785_28 = xor i1 %tmp_219, true" [ResNet/net_hls.cc:53]   --->   Operation 813 'xor' 'xor_ln785_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_75)   --->   "%and_ln785_13 = and i1 %or_ln785_13, %xor_ln785_28" [ResNet/net_hls.cc:53]   --->   Operation 814 'and' 'and_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 815 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_223, %select_ln416_13" [ResNet/net_hls.cc:53]   --->   Operation 815 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_53)   --->   "%or_ln786_13 = or i1 %and_ln781_4, %and_ln786_4" [ResNet/net_hls.cc:53]   --->   Operation 816 'or' 'or_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_53)   --->   "%xor_ln786_31 = xor i1 %or_ln786_13, true" [ResNet/net_hls.cc:53]   --->   Operation 817 'xor' 'xor_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 818 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_53 = and i1 %tmp_219, %xor_ln786_31" [ResNet/net_hls.cc:53]   --->   Operation 818 'and' 'and_ln786_53' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_75 = or i1 %and_ln786_53, %and_ln785_13" [ResNet/net_hls.cc:53]   --->   Operation 819 'or' 'or_ln340_75' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_71)   --->   "%or_ln340_76 = or i1 %and_ln786_4, %xor_ln785_28" [ResNet/net_hls.cc:53]   --->   Operation 820 'or' 'or_ln340_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_71)   --->   "%or_ln340_77 = or i1 %or_ln340_76, %and_ln781_4" [ResNet/net_hls.cc:53]   --->   Operation 821 'or' 'or_ln340_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 822 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_21 = select i1 %or_ln340_75, i12 2047, i12 %add_ln415_13" [ResNet/net_hls.cc:53]   --->   Operation 822 'select' 'select_ln340_21' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_71)   --->   "%select_ln388_21 = select i1 %and_ln786_53, i12 -2048, i12 %add_ln415_13" [ResNet/net_hls.cc:53]   --->   Operation 823 'select' 'select_ln388_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 824 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_71 = select i1 %or_ln340_77, i12 %select_ln340_21, i12 %select_ln388_21" [ResNet/net_hls.cc:53]   --->   Operation 824 'select' 'select_ln340_71' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 825 [1/1] (1.35ns)   --->   "store i12 %select_ln340_71, i12* %fm_buf_V_36_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 825 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 826 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41616_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 826 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 827 [1/1] (1.35ns)   --->   "store i12 %select_ln340_71, i12* %fm_buf_V_20_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 827 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41616_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 828 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (1.35ns)   --->   "store i12 %select_ln340_71, i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 829 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41616_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 830 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (1.35ns)   --->   "store i12 %select_ln340_71, i12* %fm_buf_V_52_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 831 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 832 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41616_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 832 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 833 [1/1] (0.65ns)   --->   "%phi_ln1265_8 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 833 'mux' 'phi_ln1265_8' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_8, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 834 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 835 [1/1] (0.65ns)   --->   "%phi_ln1265_10 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 835 'mux' 'phi_ln1265_10' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i12 %select_ln340_72 to i24" [ResNet/net_hls.cc:53]   --->   Operation 836 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i12 %shl_ln728_17 to i24" [ResNet/net_hls.cc:53]   --->   Operation 837 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1116_4, %sext_ln1118_5" [ResNet/net_hls.cc:53]   --->   Operation 838 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_10, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 839 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i20 %shl_ln728_18 to i24" [ResNet/net_hls.cc:53]   --->   Operation 840 'sext' 'sext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i24 %mul_ln1118_4, %sext_ln728_14" [ResNet/net_hls.cc:53]   --->   Operation 841 'add' 'add_ln1192_50' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_50, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 842 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_50, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 843 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_50, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 844 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_50, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 845 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln415_14 = zext i1 %tmp_229 to i12" [ResNet/net_hls.cc:53]   --->   Operation 846 'zext' 'zext_ln415_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.96ns)   --->   "%add_ln415_14 = add i12 %zext_ln415_14, %trunc_ln708_4" [ResNet/net_hls.cc:53]   --->   Operation 847 'add' 'add_ln415_14' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_14, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 848 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%xor_ln416_14 = xor i1 %tmp_230, true" [ResNet/net_hls.cc:53]   --->   Operation 849 'xor' 'xor_ln416_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_14 = and i1 %tmp_228, %xor_ln416_14" [ResNet/net_hls.cc:53]   --->   Operation 850 'and' 'and_ln416_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_14, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 851 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_50, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 852 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 853 [1/1] (0.69ns)   --->   "%icmp_ln879_29 = icmp eq i3 %tmp_32, -1" [ResNet/net_hls.cc:53]   --->   Operation 853 'icmp' 'icmp_ln879_29' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_33 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_50, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 854 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 855 [1/1] (0.88ns)   --->   "%icmp_ln879_30 = icmp eq i4 %tmp_33, -1" [ResNet/net_hls.cc:53]   --->   Operation 855 'icmp' 'icmp_ln879_30' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 856 [1/1] (0.88ns)   --->   "%icmp_ln768_14 = icmp eq i4 %tmp_33, 0" [ResNet/net_hls.cc:53]   --->   Operation 856 'icmp' 'icmp_ln768_14' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_79)   --->   "%select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_30, i1 %icmp_ln768_14" [ResNet/net_hls.cc:53]   --->   Operation 857 'select' 'select_ln777_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_50, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 858 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_14 = xor i1 %tmp_232, true" [ResNet/net_hls.cc:53]   --->   Operation 859 'xor' 'xor_ln779_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_5 = and i1 %icmp_ln879_29, %xor_ln779_14" [ResNet/net_hls.cc:53]   --->   Operation 860 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416_14 = select i1 %and_ln416_14, i1 %and_ln779_5, i1 %icmp_ln879_30" [ResNet/net_hls.cc:53]   --->   Operation 861 'select' 'select_ln416_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 862 [1/1] (0.33ns)   --->   "%and_ln781_5 = and i1 %and_ln416_14, %icmp_ln879_30" [ResNet/net_hls.cc:53]   --->   Operation 862 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_79)   --->   "%xor_ln785_29 = xor i1 %select_ln777_14, true" [ResNet/net_hls.cc:53]   --->   Operation 863 'xor' 'xor_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_79)   --->   "%or_ln785_14 = or i1 %tmp_231, %xor_ln785_29" [ResNet/net_hls.cc:53]   --->   Operation 864 'or' 'or_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 865 [1/1] (0.33ns)   --->   "%xor_ln785_30 = xor i1 %tmp_227, true" [ResNet/net_hls.cc:53]   --->   Operation 865 'xor' 'xor_ln785_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_79)   --->   "%and_ln785_14 = and i1 %or_ln785_14, %xor_ln785_30" [ResNet/net_hls.cc:53]   --->   Operation 866 'and' 'and_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 867 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_231, %select_ln416_14" [ResNet/net_hls.cc:53]   --->   Operation 867 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%or_ln786_14 = or i1 %and_ln781_5, %and_ln786_5" [ResNet/net_hls.cc:53]   --->   Operation 868 'or' 'or_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%xor_ln786_32 = xor i1 %or_ln786_14, true" [ResNet/net_hls.cc:53]   --->   Operation 869 'xor' 'xor_ln786_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 870 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_55 = and i1 %tmp_227, %xor_ln786_32" [ResNet/net_hls.cc:53]   --->   Operation 870 'and' 'and_ln786_55' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 871 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_79 = or i1 %and_ln786_55, %and_ln785_14" [ResNet/net_hls.cc:53]   --->   Operation 871 'or' 'or_ln340_79' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_73)   --->   "%or_ln340_80 = or i1 %and_ln786_5, %xor_ln785_30" [ResNet/net_hls.cc:53]   --->   Operation 872 'or' 'or_ln340_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_73)   --->   "%or_ln340_81 = or i1 %or_ln340_80, %and_ln781_5" [ResNet/net_hls.cc:53]   --->   Operation 873 'or' 'or_ln340_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 874 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_22 = select i1 %or_ln340_79, i12 2047, i12 %add_ln415_14" [ResNet/net_hls.cc:53]   --->   Operation 874 'select' 'select_ln340_22' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_73)   --->   "%select_ln388_22 = select i1 %and_ln786_55, i12 -2048, i12 %add_ln415_14" [ResNet/net_hls.cc:53]   --->   Operation 875 'select' 'select_ln388_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 876 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_73 = select i1 %or_ln340_81, i12 %select_ln340_22, i12 %select_ln388_22" [ResNet/net_hls.cc:53]   --->   Operation 876 'select' 'select_ln340_73' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 877 [1/1] (1.35ns)   --->   "store i12 %select_ln340_73, i12* %fm_buf_V_37_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 877 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51486_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 878 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (1.35ns)   --->   "store i12 %select_ln340_73, i12* %fm_buf_V_21_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 879 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51486_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 880 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 881 [1/1] (1.35ns)   --->   "store i12 %select_ln340_73, i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 881 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51486_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 882 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (1.35ns)   --->   "store i12 %select_ln340_73, i12* %fm_buf_V_53_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 883 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 884 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51486_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 884 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 885 [1/1] (0.65ns)   --->   "%phi_ln1265_11 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 885 'mux' 'phi_ln1265_11' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 886 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_11, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 886 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.65ns)   --->   "%phi_ln1265_12 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 887 'mux' 'phi_ln1265_12' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i12 %select_ln340_74 to i24" [ResNet/net_hls.cc:53]   --->   Operation 888 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i12 %shl_ln728_19 to i24" [ResNet/net_hls.cc:53]   --->   Operation 889 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 890 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1116_5, %sext_ln1118_6" [ResNet/net_hls.cc:53]   --->   Operation 890 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 891 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_12, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 891 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i20 %shl_ln728_20 to i24" [ResNet/net_hls.cc:53]   --->   Operation 892 'sext' 'sext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i24 %mul_ln1118_5, %sext_ln728_15" [ResNet/net_hls.cc:53]   --->   Operation 893 'add' 'add_ln1192_52' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_52, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 894 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_52, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 895 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_52, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 896 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_52, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 897 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln415_15 = zext i1 %tmp_237 to i12" [ResNet/net_hls.cc:53]   --->   Operation 898 'zext' 'zext_ln415_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 899 [1/1] (0.96ns)   --->   "%add_ln415_15 = add i12 %zext_ln415_15, %trunc_ln708_5" [ResNet/net_hls.cc:53]   --->   Operation 899 'add' 'add_ln415_15' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_15, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 900 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%xor_ln416_15 = xor i1 %tmp_238, true" [ResNet/net_hls.cc:53]   --->   Operation 901 'xor' 'xor_ln416_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 902 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_15 = and i1 %tmp_236, %xor_ln416_15" [ResNet/net_hls.cc:53]   --->   Operation 902 'and' 'and_ln416_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_15, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 903 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_34 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_52, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 904 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.69ns)   --->   "%icmp_ln879_31 = icmp eq i3 %tmp_34, -1" [ResNet/net_hls.cc:53]   --->   Operation 905 'icmp' 'icmp_ln879_31' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_35 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_52, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 906 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (0.88ns)   --->   "%icmp_ln879_32 = icmp eq i4 %tmp_35, -1" [ResNet/net_hls.cc:53]   --->   Operation 907 'icmp' 'icmp_ln879_32' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.88ns)   --->   "%icmp_ln768_15 = icmp eq i4 %tmp_35, 0" [ResNet/net_hls.cc:53]   --->   Operation 908 'icmp' 'icmp_ln768_15' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_83)   --->   "%select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_32, i1 %icmp_ln768_15" [ResNet/net_hls.cc:53]   --->   Operation 909 'select' 'select_ln777_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_52, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 910 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_15 = xor i1 %tmp_240, true" [ResNet/net_hls.cc:53]   --->   Operation 911 'xor' 'xor_ln779_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_6 = and i1 %icmp_ln879_31, %xor_ln779_15" [ResNet/net_hls.cc:53]   --->   Operation 912 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_15 = select i1 %and_ln416_15, i1 %and_ln779_6, i1 %icmp_ln879_32" [ResNet/net_hls.cc:53]   --->   Operation 913 'select' 'select_ln416_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 914 [1/1] (0.33ns)   --->   "%and_ln781_6 = and i1 %and_ln416_15, %icmp_ln879_32" [ResNet/net_hls.cc:53]   --->   Operation 914 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_83)   --->   "%xor_ln785_31 = xor i1 %select_ln777_15, true" [ResNet/net_hls.cc:53]   --->   Operation 915 'xor' 'xor_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_83)   --->   "%or_ln785_15 = or i1 %tmp_239, %xor_ln785_31" [ResNet/net_hls.cc:53]   --->   Operation 916 'or' 'or_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 917 [1/1] (0.33ns)   --->   "%xor_ln785_32 = xor i1 %tmp_235, true" [ResNet/net_hls.cc:53]   --->   Operation 917 'xor' 'xor_ln785_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_83)   --->   "%and_ln785_15 = and i1 %or_ln785_15, %xor_ln785_32" [ResNet/net_hls.cc:53]   --->   Operation 918 'and' 'and_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 919 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_239, %select_ln416_15" [ResNet/net_hls.cc:53]   --->   Operation 919 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%or_ln786_15 = or i1 %and_ln781_6, %and_ln786_6" [ResNet/net_hls.cc:53]   --->   Operation 920 'or' 'or_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%xor_ln786_33 = xor i1 %or_ln786_15, true" [ResNet/net_hls.cc:53]   --->   Operation 921 'xor' 'xor_ln786_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 922 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_57 = and i1 %tmp_235, %xor_ln786_33" [ResNet/net_hls.cc:53]   --->   Operation 922 'and' 'and_ln786_57' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 923 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_83 = or i1 %and_ln786_57, %and_ln785_15" [ResNet/net_hls.cc:53]   --->   Operation 923 'or' 'or_ln340_83' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%or_ln340_84 = or i1 %and_ln786_6, %xor_ln785_32" [ResNet/net_hls.cc:53]   --->   Operation 924 'or' 'or_ln340_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%or_ln340_85 = or i1 %or_ln340_84, %and_ln781_6" [ResNet/net_hls.cc:53]   --->   Operation 925 'or' 'or_ln340_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 926 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_23 = select i1 %or_ln340_83, i12 2047, i12 %add_ln415_15" [ResNet/net_hls.cc:53]   --->   Operation 926 'select' 'select_ln340_23' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%select_ln388_23 = select i1 %and_ln786_57, i12 -2048, i12 %add_ln415_15" [ResNet/net_hls.cc:53]   --->   Operation 927 'select' 'select_ln388_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 928 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_75 = select i1 %or_ln340_85, i12 %select_ln340_23, i12 %select_ln388_23" [ResNet/net_hls.cc:53]   --->   Operation 928 'select' 'select_ln340_75' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 929 [1/1] (1.35ns)   --->   "store i12 %select_ln340_75, i12* %fm_buf_V_38_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 929 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61356_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 930 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (1.35ns)   --->   "store i12 %select_ln340_75, i12* %fm_buf_V_22_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 931 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61356_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 932 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 933 [1/1] (1.35ns)   --->   "store i12 %select_ln340_75, i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 933 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61356_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 934 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (1.35ns)   --->   "store i12 %select_ln340_75, i12* %fm_buf_V_54_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 935 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61356_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 936 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (0.65ns)   --->   "%phi_ln1265_13 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 937 'mux' 'phi_ln1265_13' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_13, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 938 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.65ns)   --->   "%phi_ln1265_14 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 939 'mux' 'phi_ln1265_14' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i12 %select_ln340_76 to i24" [ResNet/net_hls.cc:53]   --->   Operation 940 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i12 %shl_ln728_21 to i24" [ResNet/net_hls.cc:53]   --->   Operation 941 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1116_6, %sext_ln1118_7" [ResNet/net_hls.cc:53]   --->   Operation 942 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_14, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 943 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i20 %shl_ln728_22 to i24" [ResNet/net_hls.cc:53]   --->   Operation 944 'sext' 'sext_ln728_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 945 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i24 %mul_ln1118_6, %sext_ln728_16" [ResNet/net_hls.cc:53]   --->   Operation 945 'add' 'add_ln1192_54' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_54, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 946 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_54, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 947 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_54, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 948 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_54, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 949 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln415_16 = zext i1 %tmp_245 to i12" [ResNet/net_hls.cc:53]   --->   Operation 950 'zext' 'zext_ln415_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.96ns)   --->   "%add_ln415_16 = add i12 %zext_ln415_16, %trunc_ln708_6" [ResNet/net_hls.cc:53]   --->   Operation 951 'add' 'add_ln415_16' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_16, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 952 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%xor_ln416_16 = xor i1 %tmp_246, true" [ResNet/net_hls.cc:53]   --->   Operation 953 'xor' 'xor_ln416_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 954 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_16 = and i1 %tmp_244, %xor_ln416_16" [ResNet/net_hls.cc:53]   --->   Operation 954 'and' 'and_ln416_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_16, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 955 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_36 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_54, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 956 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.69ns)   --->   "%icmp_ln879_33 = icmp eq i3 %tmp_36, -1" [ResNet/net_hls.cc:53]   --->   Operation 957 'icmp' 'icmp_ln879_33' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_37 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_54, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 958 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.88ns)   --->   "%icmp_ln879_34 = icmp eq i4 %tmp_37, -1" [ResNet/net_hls.cc:53]   --->   Operation 959 'icmp' 'icmp_ln879_34' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 960 [1/1] (0.88ns)   --->   "%icmp_ln768_16 = icmp eq i4 %tmp_37, 0" [ResNet/net_hls.cc:53]   --->   Operation 960 'icmp' 'icmp_ln768_16' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_87)   --->   "%select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_34, i1 %icmp_ln768_16" [ResNet/net_hls.cc:53]   --->   Operation 961 'select' 'select_ln777_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_54, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 962 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_16 = xor i1 %tmp_248, true" [ResNet/net_hls.cc:53]   --->   Operation 963 'xor' 'xor_ln779_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_7 = and i1 %icmp_ln879_33, %xor_ln779_16" [ResNet/net_hls.cc:53]   --->   Operation 964 'and' 'and_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_16 = select i1 %and_ln416_16, i1 %and_ln779_7, i1 %icmp_ln879_34" [ResNet/net_hls.cc:53]   --->   Operation 965 'select' 'select_ln416_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 966 [1/1] (0.33ns)   --->   "%and_ln781_7 = and i1 %and_ln416_16, %icmp_ln879_34" [ResNet/net_hls.cc:53]   --->   Operation 966 'and' 'and_ln781_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_87)   --->   "%xor_ln785_33 = xor i1 %select_ln777_16, true" [ResNet/net_hls.cc:53]   --->   Operation 967 'xor' 'xor_ln785_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_87)   --->   "%or_ln785_16 = or i1 %tmp_247, %xor_ln785_33" [ResNet/net_hls.cc:53]   --->   Operation 968 'or' 'or_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 969 [1/1] (0.33ns)   --->   "%xor_ln785_34 = xor i1 %tmp_243, true" [ResNet/net_hls.cc:53]   --->   Operation 969 'xor' 'xor_ln785_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_87)   --->   "%and_ln785_16 = and i1 %or_ln785_16, %xor_ln785_34" [ResNet/net_hls.cc:53]   --->   Operation 970 'and' 'and_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 971 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_247, %select_ln416_16" [ResNet/net_hls.cc:53]   --->   Operation 971 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_59)   --->   "%or_ln786_16 = or i1 %and_ln781_7, %and_ln786_7" [ResNet/net_hls.cc:53]   --->   Operation 972 'or' 'or_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_59)   --->   "%xor_ln786_34 = xor i1 %or_ln786_16, true" [ResNet/net_hls.cc:53]   --->   Operation 973 'xor' 'xor_ln786_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 974 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_59 = and i1 %tmp_243, %xor_ln786_34" [ResNet/net_hls.cc:53]   --->   Operation 974 'and' 'and_ln786_59' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 975 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_87 = or i1 %and_ln786_59, %and_ln785_16" [ResNet/net_hls.cc:53]   --->   Operation 975 'or' 'or_ln340_87' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_77)   --->   "%or_ln340_88 = or i1 %and_ln786_7, %xor_ln785_34" [ResNet/net_hls.cc:53]   --->   Operation 976 'or' 'or_ln340_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_77)   --->   "%or_ln340_89 = or i1 %or_ln340_88, %and_ln781_7" [ResNet/net_hls.cc:53]   --->   Operation 977 'or' 'or_ln340_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 978 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_24 = select i1 %or_ln340_87, i12 2047, i12 %add_ln415_16" [ResNet/net_hls.cc:53]   --->   Operation 978 'select' 'select_ln340_24' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_77)   --->   "%select_ln388_24 = select i1 %and_ln786_59, i12 -2048, i12 %add_ln415_16" [ResNet/net_hls.cc:53]   --->   Operation 979 'select' 'select_ln388_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 980 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_77 = select i1 %or_ln340_89, i12 %select_ln340_24, i12 %select_ln388_24" [ResNet/net_hls.cc:53]   --->   Operation 980 'select' 'select_ln340_77' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 981 [1/1] (1.35ns)   --->   "store i12 %select_ln340_77, i12* %fm_buf_V_39_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 981 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71226_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 982 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (1.35ns)   --->   "store i12 %select_ln340_77, i12* %fm_buf_V_23_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 983 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71226_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 984 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (1.35ns)   --->   "store i12 %select_ln340_77, i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 985 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71226_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 986 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (1.35ns)   --->   "store i12 %select_ln340_77, i12* %fm_buf_V_55_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 987 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71226_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 988 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (0.65ns)   --->   "%phi_ln1265_15 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 989 'mux' 'phi_ln1265_15' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_15, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 990 'bitconcatenate' 'shl_ln728_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.65ns)   --->   "%phi_ln1265_16 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 991 'mux' 'phi_ln1265_16' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i12 %select_ln340_78 to i24" [ResNet/net_hls.cc:53]   --->   Operation 992 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i12 %shl_ln728_23 to i24" [ResNet/net_hls.cc:53]   --->   Operation 993 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 994 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1118_7 = mul i24 %sext_ln1116_7, %sext_ln1118_8" [ResNet/net_hls.cc:53]   --->   Operation 994 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_16, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 995 'bitconcatenate' 'shl_ln728_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i20 %shl_ln728_24 to i24" [ResNet/net_hls.cc:53]   --->   Operation 996 'sext' 'sext_ln728_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i24 %mul_ln1118_7, %sext_ln728_17" [ResNet/net_hls.cc:53]   --->   Operation 997 'add' 'add_ln1192_56' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_56, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 998 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_56, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 999 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_56, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1000 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_56, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1001 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln415_17 = zext i1 %tmp_253 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1002 'zext' 'zext_ln415_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1003 [1/1] (0.96ns)   --->   "%add_ln415_17 = add i12 %zext_ln415_17, %trunc_ln708_7" [ResNet/net_hls.cc:53]   --->   Operation 1003 'add' 'add_ln415_17' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_17, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1004 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%xor_ln416_17 = xor i1 %tmp_254, true" [ResNet/net_hls.cc:53]   --->   Operation 1005 'xor' 'xor_ln416_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1006 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_17 = and i1 %tmp_252, %xor_ln416_17" [ResNet/net_hls.cc:53]   --->   Operation 1006 'and' 'and_ln416_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_17, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1007 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_38 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_56, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1008 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.69ns)   --->   "%icmp_ln879_35 = icmp eq i3 %tmp_38, -1" [ResNet/net_hls.cc:53]   --->   Operation 1009 'icmp' 'icmp_ln879_35' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_39 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_56, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1010 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (0.88ns)   --->   "%icmp_ln879_36 = icmp eq i4 %tmp_39, -1" [ResNet/net_hls.cc:53]   --->   Operation 1011 'icmp' 'icmp_ln879_36' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1012 [1/1] (0.88ns)   --->   "%icmp_ln768_17 = icmp eq i4 %tmp_39, 0" [ResNet/net_hls.cc:53]   --->   Operation 1012 'icmp' 'icmp_ln768_17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_91)   --->   "%select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_36, i1 %icmp_ln768_17" [ResNet/net_hls.cc:53]   --->   Operation 1013 'select' 'select_ln777_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_56, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1014 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_17 = xor i1 %tmp_256, true" [ResNet/net_hls.cc:53]   --->   Operation 1015 'xor' 'xor_ln779_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_8 = and i1 %icmp_ln879_35, %xor_ln779_17" [ResNet/net_hls.cc:53]   --->   Operation 1016 'and' 'and_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_17 = select i1 %and_ln416_17, i1 %and_ln779_8, i1 %icmp_ln879_36" [ResNet/net_hls.cc:53]   --->   Operation 1017 'select' 'select_ln416_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.33ns)   --->   "%and_ln781_8 = and i1 %and_ln416_17, %icmp_ln879_36" [ResNet/net_hls.cc:53]   --->   Operation 1018 'and' 'and_ln781_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_91)   --->   "%xor_ln785_35 = xor i1 %select_ln777_17, true" [ResNet/net_hls.cc:53]   --->   Operation 1019 'xor' 'xor_ln785_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_91)   --->   "%or_ln785_17 = or i1 %tmp_255, %xor_ln785_35" [ResNet/net_hls.cc:53]   --->   Operation 1020 'or' 'or_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1021 [1/1] (0.33ns)   --->   "%xor_ln785_36 = xor i1 %tmp_251, true" [ResNet/net_hls.cc:53]   --->   Operation 1021 'xor' 'xor_ln785_36' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_91)   --->   "%and_ln785_17 = and i1 %or_ln785_17, %xor_ln785_36" [ResNet/net_hls.cc:53]   --->   Operation 1022 'and' 'and_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_255, %select_ln416_17" [ResNet/net_hls.cc:53]   --->   Operation 1023 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%or_ln786_17 = or i1 %and_ln781_8, %and_ln786_8" [ResNet/net_hls.cc:53]   --->   Operation 1024 'or' 'or_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%xor_ln786_35 = xor i1 %or_ln786_17, true" [ResNet/net_hls.cc:53]   --->   Operation 1025 'xor' 'xor_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_61 = and i1 %tmp_251, %xor_ln786_35" [ResNet/net_hls.cc:53]   --->   Operation 1026 'and' 'and_ln786_61' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_91 = or i1 %and_ln786_61, %and_ln785_17" [ResNet/net_hls.cc:53]   --->   Operation 1027 'or' 'or_ln340_91' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_79)   --->   "%or_ln340_92 = or i1 %and_ln786_8, %xor_ln785_36" [ResNet/net_hls.cc:53]   --->   Operation 1028 'or' 'or_ln340_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_79)   --->   "%or_ln340_93 = or i1 %or_ln340_92, %and_ln781_8" [ResNet/net_hls.cc:53]   --->   Operation 1029 'or' 'or_ln340_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_91, i12 2047, i12 %add_ln415_17" [ResNet/net_hls.cc:53]   --->   Operation 1030 'select' 'select_ln340_25' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_79)   --->   "%select_ln388_25 = select i1 %and_ln786_61, i12 -2048, i12 %add_ln415_17" [ResNet/net_hls.cc:53]   --->   Operation 1031 'select' 'select_ln388_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_79 = select i1 %or_ln340_93, i12 %select_ln340_25, i12 %select_ln388_25" [ResNet/net_hls.cc:53]   --->   Operation 1032 'select' 'select_ln340_79' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1033 [1/1] (1.35ns)   --->   "store i12 %select_ln340_79, i12* %fm_buf_V_40_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1033 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81096_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1034 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 1035 [1/1] (1.35ns)   --->   "store i12 %select_ln340_79, i12* %fm_buf_V_24_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1035 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81096_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1036 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (1.35ns)   --->   "store i12 %select_ln340_79, i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1037 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81096_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1038 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (1.35ns)   --->   "store i12 %select_ln340_79, i12* %fm_buf_V_56_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1039 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81096_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1040 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.65ns)   --->   "%phi_ln1265_17 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 1041 'mux' 'phi_ln1265_17' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_17, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 1042 'bitconcatenate' 'shl_ln728_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (0.65ns)   --->   "%phi_ln1265_18 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 1043 'mux' 'phi_ln1265_18' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i12 %select_ln340_80 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1044 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i12 %shl_ln728_25 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1045 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1118_8 = mul i24 %sext_ln1116_8, %sext_ln1118_9" [ResNet/net_hls.cc:53]   --->   Operation 1046 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1047 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_18, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 1047 'bitconcatenate' 'shl_ln728_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i20 %shl_ln728_26 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1048 'sext' 'sext_ln728_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i24 %mul_ln1118_8, %sext_ln728_18" [ResNet/net_hls.cc:53]   --->   Operation 1049 'add' 'add_ln1192_58' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_58, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1050 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_58, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1051 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_58, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1052 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_58, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1053 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln415_18 = zext i1 %tmp_261 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1054 'zext' 'zext_ln415_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (0.96ns)   --->   "%add_ln415_18 = add i12 %zext_ln415_18, %trunc_ln708_8" [ResNet/net_hls.cc:53]   --->   Operation 1055 'add' 'add_ln415_18' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_18, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1056 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%xor_ln416_18 = xor i1 %tmp_262, true" [ResNet/net_hls.cc:53]   --->   Operation 1057 'xor' 'xor_ln416_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_18 = and i1 %tmp_260, %xor_ln416_18" [ResNet/net_hls.cc:53]   --->   Operation 1058 'and' 'and_ln416_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_18, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1059 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_40 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_58, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1060 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1061 [1/1] (0.69ns)   --->   "%icmp_ln879_37 = icmp eq i3 %tmp_40, -1" [ResNet/net_hls.cc:53]   --->   Operation 1061 'icmp' 'icmp_ln879_37' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_41 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_58, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1062 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1063 [1/1] (0.88ns)   --->   "%icmp_ln879_38 = icmp eq i4 %tmp_41, -1" [ResNet/net_hls.cc:53]   --->   Operation 1063 'icmp' 'icmp_ln879_38' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.88ns)   --->   "%icmp_ln768_18 = icmp eq i4 %tmp_41, 0" [ResNet/net_hls.cc:53]   --->   Operation 1064 'icmp' 'icmp_ln768_18' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_95)   --->   "%select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_38, i1 %icmp_ln768_18" [ResNet/net_hls.cc:53]   --->   Operation 1065 'select' 'select_ln777_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_58, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1066 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_18 = xor i1 %tmp_264, true" [ResNet/net_hls.cc:53]   --->   Operation 1067 'xor' 'xor_ln779_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_9 = and i1 %icmp_ln879_37, %xor_ln779_18" [ResNet/net_hls.cc:53]   --->   Operation 1068 'and' 'and_ln779_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_18 = select i1 %and_ln416_18, i1 %and_ln779_9, i1 %icmp_ln879_38" [ResNet/net_hls.cc:53]   --->   Operation 1069 'select' 'select_ln416_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.33ns)   --->   "%and_ln781_9 = and i1 %and_ln416_18, %icmp_ln879_38" [ResNet/net_hls.cc:53]   --->   Operation 1070 'and' 'and_ln781_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_95)   --->   "%xor_ln785_37 = xor i1 %select_ln777_18, true" [ResNet/net_hls.cc:53]   --->   Operation 1071 'xor' 'xor_ln785_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_95)   --->   "%or_ln785_18 = or i1 %tmp_263, %xor_ln785_37" [ResNet/net_hls.cc:53]   --->   Operation 1072 'or' 'or_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1073 [1/1] (0.33ns)   --->   "%xor_ln785_38 = xor i1 %tmp_259, true" [ResNet/net_hls.cc:53]   --->   Operation 1073 'xor' 'xor_ln785_38' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_95)   --->   "%and_ln785_18 = and i1 %or_ln785_18, %xor_ln785_38" [ResNet/net_hls.cc:53]   --->   Operation 1074 'and' 'and_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_263, %select_ln416_18" [ResNet/net_hls.cc:53]   --->   Operation 1075 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%or_ln786_18 = or i1 %and_ln781_9, %and_ln786_9" [ResNet/net_hls.cc:53]   --->   Operation 1076 'or' 'or_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%xor_ln786_36 = xor i1 %or_ln786_18, true" [ResNet/net_hls.cc:53]   --->   Operation 1077 'xor' 'xor_ln786_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_63 = and i1 %tmp_259, %xor_ln786_36" [ResNet/net_hls.cc:53]   --->   Operation 1078 'and' 'and_ln786_63' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_95 = or i1 %and_ln786_63, %and_ln785_18" [ResNet/net_hls.cc:53]   --->   Operation 1079 'or' 'or_ln340_95' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%or_ln340_96 = or i1 %and_ln786_9, %xor_ln785_38" [ResNet/net_hls.cc:53]   --->   Operation 1080 'or' 'or_ln340_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%or_ln340_97 = or i1 %or_ln340_96, %and_ln781_9" [ResNet/net_hls.cc:53]   --->   Operation 1081 'or' 'or_ln340_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_26 = select i1 %or_ln340_95, i12 2047, i12 %add_ln415_18" [ResNet/net_hls.cc:53]   --->   Operation 1082 'select' 'select_ln340_26' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%select_ln388_26 = select i1 %and_ln786_63, i12 -2048, i12 %add_ln415_18" [ResNet/net_hls.cc:53]   --->   Operation 1083 'select' 'select_ln388_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1084 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_81 = select i1 %or_ln340_97, i12 %select_ln340_26, i12 %select_ln388_26" [ResNet/net_hls.cc:53]   --->   Operation 1084 'select' 'select_ln340_81' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1085 [1/1] (1.35ns)   --->   "store i12 %select_ln340_81, i12* %fm_buf_V_41_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1085 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9966_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1086 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 1087 [1/1] (1.35ns)   --->   "store i12 %select_ln340_81, i12* %fm_buf_V_25_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1087 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9966_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1088 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (1.35ns)   --->   "store i12 %select_ln340_81, i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1089 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1090 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9966_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1090 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 1091 [1/1] (1.35ns)   --->   "store i12 %select_ln340_81, i12* %fm_buf_V_57_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1091 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1092 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9966_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1092 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 1093 [1/1] (0.65ns)   --->   "%phi_ln1265_19 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 1093 'mux' 'phi_ln1265_19' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1094 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_19, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 1094 'bitconcatenate' 'shl_ln728_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1095 [1/1] (0.65ns)   --->   "%phi_ln1265_20 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 1095 'mux' 'phi_ln1265_20' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i12 %select_ln340_82 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1096 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %shl_ln728_27 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1097 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1118_9 = mul i24 %sext_ln1116_9, %sext_ln1118" [ResNet/net_hls.cc:53]   --->   Operation 1098 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_20, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 1099 'bitconcatenate' 'shl_ln728_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln728_19 = sext i20 %shl_ln728_28 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1100 'sext' 'sext_ln728_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1101 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i24 %mul_ln1118_9, %sext_ln728_19" [ResNet/net_hls.cc:53]   --->   Operation 1101 'add' 'add_ln1192_60' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_60, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1102 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_60, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1103 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_60, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1104 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_60, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1105 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln415_19 = zext i1 %tmp_269 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1106 'zext' 'zext_ln415_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (0.96ns)   --->   "%add_ln415_19 = add i12 %zext_ln415_19, %trunc_ln708_9" [ResNet/net_hls.cc:53]   --->   Operation 1107 'add' 'add_ln415_19' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_19, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1108 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%xor_ln416_19 = xor i1 %tmp_270, true" [ResNet/net_hls.cc:53]   --->   Operation 1109 'xor' 'xor_ln416_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1110 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_19 = and i1 %tmp_268, %xor_ln416_19" [ResNet/net_hls.cc:53]   --->   Operation 1110 'and' 'and_ln416_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_19, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1111 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_42 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_60, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1112 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.69ns)   --->   "%icmp_ln879_39 = icmp eq i3 %tmp_42, -1" [ResNet/net_hls.cc:53]   --->   Operation 1113 'icmp' 'icmp_ln879_39' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_43 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_60, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1114 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.88ns)   --->   "%icmp_ln879_40 = icmp eq i4 %tmp_43, -1" [ResNet/net_hls.cc:53]   --->   Operation 1115 'icmp' 'icmp_ln879_40' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1116 [1/1] (0.88ns)   --->   "%icmp_ln768_19 = icmp eq i4 %tmp_43, 0" [ResNet/net_hls.cc:53]   --->   Operation 1116 'icmp' 'icmp_ln768_19' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_99)   --->   "%select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_40, i1 %icmp_ln768_19" [ResNet/net_hls.cc:53]   --->   Operation 1117 'select' 'select_ln777_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_60, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1118 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_19 = xor i1 %tmp_272, true" [ResNet/net_hls.cc:53]   --->   Operation 1119 'xor' 'xor_ln779_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_10 = and i1 %icmp_ln879_39, %xor_ln779_19" [ResNet/net_hls.cc:53]   --->   Operation 1120 'and' 'and_ln779_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%select_ln416_19 = select i1 %and_ln416_19, i1 %and_ln779_10, i1 %icmp_ln879_40" [ResNet/net_hls.cc:53]   --->   Operation 1121 'select' 'select_ln416_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1122 [1/1] (0.33ns)   --->   "%and_ln781_10 = and i1 %and_ln416_19, %icmp_ln879_40" [ResNet/net_hls.cc:53]   --->   Operation 1122 'and' 'and_ln781_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_99)   --->   "%xor_ln785_39 = xor i1 %select_ln777_19, true" [ResNet/net_hls.cc:53]   --->   Operation 1123 'xor' 'xor_ln785_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_99)   --->   "%or_ln785_19 = or i1 %tmp_271, %xor_ln785_39" [ResNet/net_hls.cc:53]   --->   Operation 1124 'or' 'or_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1125 [1/1] (0.33ns)   --->   "%xor_ln785_40 = xor i1 %tmp_267, true" [ResNet/net_hls.cc:53]   --->   Operation 1125 'xor' 'xor_ln785_40' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_99)   --->   "%and_ln785_19 = and i1 %or_ln785_19, %xor_ln785_40" [ResNet/net_hls.cc:53]   --->   Operation 1126 'and' 'and_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1127 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_271, %select_ln416_19" [ResNet/net_hls.cc:53]   --->   Operation 1127 'and' 'and_ln786_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_65)   --->   "%or_ln786_19 = or i1 %and_ln781_10, %and_ln786_10" [ResNet/net_hls.cc:53]   --->   Operation 1128 'or' 'or_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_65)   --->   "%xor_ln786_37 = xor i1 %or_ln786_19, true" [ResNet/net_hls.cc:53]   --->   Operation 1129 'xor' 'xor_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1130 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_65 = and i1 %tmp_267, %xor_ln786_37" [ResNet/net_hls.cc:53]   --->   Operation 1130 'and' 'and_ln786_65' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1131 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_99 = or i1 %and_ln786_65, %and_ln785_19" [ResNet/net_hls.cc:53]   --->   Operation 1131 'or' 'or_ln340_99' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%or_ln340_100 = or i1 %and_ln786_10, %xor_ln785_40" [ResNet/net_hls.cc:53]   --->   Operation 1132 'or' 'or_ln340_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%or_ln340_101 = or i1 %or_ln340_100, %and_ln781_10" [ResNet/net_hls.cc:53]   --->   Operation 1133 'or' 'or_ln340_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1134 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_27 = select i1 %or_ln340_99, i12 2047, i12 %add_ln415_19" [ResNet/net_hls.cc:53]   --->   Operation 1134 'select' 'select_ln340_27' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%select_ln388_27 = select i1 %and_ln786_65, i12 -2048, i12 %add_ln415_19" [ResNet/net_hls.cc:53]   --->   Operation 1135 'select' 'select_ln388_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1136 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_83 = select i1 %or_ln340_101, i12 %select_ln340_27, i12 %select_ln388_27" [ResNet/net_hls.cc:53]   --->   Operation 1136 'select' 'select_ln340_83' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1137 [1/1] (1.35ns)   --->   "store i12 %select_ln340_83, i12* %fm_buf_V_42_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1137 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1138 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10836_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1138 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 1139 [1/1] (1.35ns)   --->   "store i12 %select_ln340_83, i12* %fm_buf_V_26_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1139 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1140 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10836_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1140 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 1141 [1/1] (1.35ns)   --->   "store i12 %select_ln340_83, i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1141 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1142 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10836_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1142 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 1143 [1/1] (1.35ns)   --->   "store i12 %select_ln340_83, i12* %fm_buf_V_58_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1143 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1144 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10836_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1144 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 1145 [1/1] (0.65ns)   --->   "%phi_ln1265_21 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 1145 'mux' 'phi_ln1265_21' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1146 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_21, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 1146 'bitconcatenate' 'shl_ln728_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1147 [1/1] (0.65ns)   --->   "%phi_ln1265_22 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 1147 'mux' 'phi_ln1265_22' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i12 %select_ln340_84 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1148 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i12 %shl_ln728_29 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1149 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1118_10 = mul i24 %sext_ln1116_10, %sext_ln1118_10" [ResNet/net_hls.cc:53]   --->   Operation 1150 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_22, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 1151 'bitconcatenate' 'shl_ln728_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln728_20 = sext i20 %shl_ln728_30 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1152 'sext' 'sext_ln728_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1153 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i24 %mul_ln1118_10, %sext_ln728_20" [ResNet/net_hls.cc:53]   --->   Operation 1153 'add' 'add_ln1192_62' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_62, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1154 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_62, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1155 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_62, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1156 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_62, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1157 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln415_20 = zext i1 %tmp_277 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1158 'zext' 'zext_ln415_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.96ns)   --->   "%add_ln415_20 = add i12 %zext_ln415_20, %trunc_ln708_10" [ResNet/net_hls.cc:53]   --->   Operation 1159 'add' 'add_ln415_20' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_20, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1160 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%xor_ln416_20 = xor i1 %tmp_278, true" [ResNet/net_hls.cc:53]   --->   Operation 1161 'xor' 'xor_ln416_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1162 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_20 = and i1 %tmp_276, %xor_ln416_20" [ResNet/net_hls.cc:53]   --->   Operation 1162 'and' 'and_ln416_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_20, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1163 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_44 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_62, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1164 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1165 [1/1] (0.69ns)   --->   "%icmp_ln879_41 = icmp eq i3 %tmp_44, -1" [ResNet/net_hls.cc:53]   --->   Operation 1165 'icmp' 'icmp_ln879_41' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_45 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_62, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1166 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1167 [1/1] (0.88ns)   --->   "%icmp_ln879_42 = icmp eq i4 %tmp_45, -1" [ResNet/net_hls.cc:53]   --->   Operation 1167 'icmp' 'icmp_ln879_42' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1168 [1/1] (0.88ns)   --->   "%icmp_ln768_20 = icmp eq i4 %tmp_45, 0" [ResNet/net_hls.cc:53]   --->   Operation 1168 'icmp' 'icmp_ln768_20' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_103)   --->   "%select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_42, i1 %icmp_ln768_20" [ResNet/net_hls.cc:53]   --->   Operation 1169 'select' 'select_ln777_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_62, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1170 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln779_20 = xor i1 %tmp_280, true" [ResNet/net_hls.cc:53]   --->   Operation 1171 'xor' 'xor_ln779_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%and_ln779_11 = and i1 %icmp_ln879_41, %xor_ln779_20" [ResNet/net_hls.cc:53]   --->   Operation 1172 'and' 'and_ln779_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%select_ln416_20 = select i1 %and_ln416_20, i1 %and_ln779_11, i1 %icmp_ln879_42" [ResNet/net_hls.cc:53]   --->   Operation 1173 'select' 'select_ln416_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1174 [1/1] (0.33ns)   --->   "%and_ln781_11 = and i1 %and_ln416_20, %icmp_ln879_42" [ResNet/net_hls.cc:53]   --->   Operation 1174 'and' 'and_ln781_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_103)   --->   "%xor_ln785_41 = xor i1 %select_ln777_20, true" [ResNet/net_hls.cc:53]   --->   Operation 1175 'xor' 'xor_ln785_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_103)   --->   "%or_ln785_20 = or i1 %tmp_279, %xor_ln785_41" [ResNet/net_hls.cc:53]   --->   Operation 1176 'or' 'or_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1177 [1/1] (0.33ns)   --->   "%xor_ln785_42 = xor i1 %tmp_275, true" [ResNet/net_hls.cc:53]   --->   Operation 1177 'xor' 'xor_ln785_42' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_103)   --->   "%and_ln785_20 = and i1 %or_ln785_20, %xor_ln785_42" [ResNet/net_hls.cc:53]   --->   Operation 1178 'and' 'and_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1179 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_279, %select_ln416_20" [ResNet/net_hls.cc:53]   --->   Operation 1179 'and' 'and_ln786_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%or_ln786_20 = or i1 %and_ln781_11, %and_ln786_11" [ResNet/net_hls.cc:53]   --->   Operation 1180 'or' 'or_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%xor_ln786_38 = xor i1 %or_ln786_20, true" [ResNet/net_hls.cc:53]   --->   Operation 1181 'xor' 'xor_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1182 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_67 = and i1 %tmp_275, %xor_ln786_38" [ResNet/net_hls.cc:53]   --->   Operation 1182 'and' 'and_ln786_67' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1183 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_103 = or i1 %and_ln786_67, %and_ln785_20" [ResNet/net_hls.cc:53]   --->   Operation 1183 'or' 'or_ln340_103' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%or_ln340_104 = or i1 %and_ln786_11, %xor_ln785_42" [ResNet/net_hls.cc:53]   --->   Operation 1184 'or' 'or_ln340_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%or_ln340_105 = or i1 %or_ln340_104, %and_ln781_11" [ResNet/net_hls.cc:53]   --->   Operation 1185 'or' 'or_ln340_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1186 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_28 = select i1 %or_ln340_103, i12 2047, i12 %add_ln415_20" [ResNet/net_hls.cc:53]   --->   Operation 1186 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%select_ln388_28 = select i1 %and_ln786_67, i12 -2048, i12 %add_ln415_20" [ResNet/net_hls.cc:53]   --->   Operation 1187 'select' 'select_ln388_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1188 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_85 = select i1 %or_ln340_105, i12 %select_ln340_28, i12 %select_ln388_28" [ResNet/net_hls.cc:53]   --->   Operation 1188 'select' 'select_ln340_85' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1189 [1/1] (1.35ns)   --->   "store i12 %select_ln340_85, i12* %fm_buf_V_43_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1189 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1190 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11706_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1190 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 1191 [1/1] (1.35ns)   --->   "store i12 %select_ln340_85, i12* %fm_buf_V_27_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1191 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1192 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11706_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1192 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 1193 [1/1] (1.35ns)   --->   "store i12 %select_ln340_85, i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1193 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11706_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1194 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (1.35ns)   --->   "store i12 %select_ln340_85, i12* %fm_buf_V_59_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1195 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1196 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11706_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1196 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 1197 [1/1] (0.65ns)   --->   "%phi_ln1265_23 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 1197 'mux' 'phi_ln1265_23' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1198 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_23, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 1198 'bitconcatenate' 'shl_ln728_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (0.65ns)   --->   "%phi_ln1265_24 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 1199 'mux' 'phi_ln1265_24' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i12 %select_ln340_86 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1200 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i12 %shl_ln728_31 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1201 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1202 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1118_11 = mul i24 %sext_ln1116_11, %sext_ln1118_11" [ResNet/net_hls.cc:53]   --->   Operation 1202 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1203 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_24, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 1203 'bitconcatenate' 'shl_ln728_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln728_21 = sext i20 %shl_ln728_32 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1204 'sext' 'sext_ln728_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1205 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i24 %mul_ln1118_11, %sext_ln728_21" [ResNet/net_hls.cc:53]   --->   Operation 1205 'add' 'add_ln1192_64' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_64, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1206 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_64, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1207 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_64, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1208 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_64, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1209 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln415_21 = zext i1 %tmp_285 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1210 'zext' 'zext_ln415_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (0.96ns)   --->   "%add_ln415_21 = add i12 %zext_ln415_21, %trunc_ln708_11" [ResNet/net_hls.cc:53]   --->   Operation 1211 'add' 'add_ln415_21' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_21, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1212 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%xor_ln416_21 = xor i1 %tmp_286, true" [ResNet/net_hls.cc:53]   --->   Operation 1213 'xor' 'xor_ln416_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1214 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_21 = and i1 %tmp_284, %xor_ln416_21" [ResNet/net_hls.cc:53]   --->   Operation 1214 'and' 'and_ln416_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_21, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1215 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_46 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_64, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1216 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (0.69ns)   --->   "%icmp_ln879_43 = icmp eq i3 %tmp_46, -1" [ResNet/net_hls.cc:53]   --->   Operation 1217 'icmp' 'icmp_ln879_43' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_64, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1218 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1219 [1/1] (0.88ns)   --->   "%icmp_ln879_44 = icmp eq i4 %tmp_47, -1" [ResNet/net_hls.cc:53]   --->   Operation 1219 'icmp' 'icmp_ln879_44' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1220 [1/1] (0.88ns)   --->   "%icmp_ln768_21 = icmp eq i4 %tmp_47, 0" [ResNet/net_hls.cc:53]   --->   Operation 1220 'icmp' 'icmp_ln768_21' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_107)   --->   "%select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_44, i1 %icmp_ln768_21" [ResNet/net_hls.cc:53]   --->   Operation 1221 'select' 'select_ln777_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_64, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1222 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_21 = xor i1 %tmp_288, true" [ResNet/net_hls.cc:53]   --->   Operation 1223 'xor' 'xor_ln779_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_12 = and i1 %icmp_ln879_43, %xor_ln779_21" [ResNet/net_hls.cc:53]   --->   Operation 1224 'and' 'and_ln779_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln416_21 = select i1 %and_ln416_21, i1 %and_ln779_12, i1 %icmp_ln879_44" [ResNet/net_hls.cc:53]   --->   Operation 1225 'select' 'select_ln416_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1226 [1/1] (0.33ns)   --->   "%and_ln781_12 = and i1 %and_ln416_21, %icmp_ln879_44" [ResNet/net_hls.cc:53]   --->   Operation 1226 'and' 'and_ln781_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_107)   --->   "%xor_ln785_43 = xor i1 %select_ln777_21, true" [ResNet/net_hls.cc:53]   --->   Operation 1227 'xor' 'xor_ln785_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_107)   --->   "%or_ln785_21 = or i1 %tmp_287, %xor_ln785_43" [ResNet/net_hls.cc:53]   --->   Operation 1228 'or' 'or_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1229 [1/1] (0.33ns)   --->   "%xor_ln785_44 = xor i1 %tmp_283, true" [ResNet/net_hls.cc:53]   --->   Operation 1229 'xor' 'xor_ln785_44' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_107)   --->   "%and_ln785_21 = and i1 %or_ln785_21, %xor_ln785_44" [ResNet/net_hls.cc:53]   --->   Operation 1230 'and' 'and_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1231 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_287, %select_ln416_21" [ResNet/net_hls.cc:53]   --->   Operation 1231 'and' 'and_ln786_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%or_ln786_21 = or i1 %and_ln781_12, %and_ln786_12" [ResNet/net_hls.cc:53]   --->   Operation 1232 'or' 'or_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%xor_ln786_39 = xor i1 %or_ln786_21, true" [ResNet/net_hls.cc:53]   --->   Operation 1233 'xor' 'xor_ln786_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1234 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_69 = and i1 %tmp_283, %xor_ln786_39" [ResNet/net_hls.cc:53]   --->   Operation 1234 'and' 'and_ln786_69' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1235 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_107 = or i1 %and_ln786_69, %and_ln785_21" [ResNet/net_hls.cc:53]   --->   Operation 1235 'or' 'or_ln340_107' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%or_ln340_108 = or i1 %and_ln786_12, %xor_ln785_44" [ResNet/net_hls.cc:53]   --->   Operation 1236 'or' 'or_ln340_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%or_ln340_109 = or i1 %or_ln340_108, %and_ln781_12" [ResNet/net_hls.cc:53]   --->   Operation 1237 'or' 'or_ln340_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1238 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_29 = select i1 %or_ln340_107, i12 2047, i12 %add_ln415_21" [ResNet/net_hls.cc:53]   --->   Operation 1238 'select' 'select_ln340_29' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%select_ln388_29 = select i1 %and_ln786_69, i12 -2048, i12 %add_ln415_21" [ResNet/net_hls.cc:53]   --->   Operation 1239 'select' 'select_ln388_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1240 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_87 = select i1 %or_ln340_109, i12 %select_ln340_29, i12 %select_ln388_29" [ResNet/net_hls.cc:53]   --->   Operation 1240 'select' 'select_ln340_87' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1241 [1/1] (1.35ns)   --->   "store i12 %select_ln340_87, i12* %fm_buf_V_44_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1241 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1242 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12576_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1242 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 1243 [1/1] (1.35ns)   --->   "store i12 %select_ln340_87, i12* %fm_buf_V_28_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1243 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1244 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12576_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1244 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 1245 [1/1] (1.35ns)   --->   "store i12 %select_ln340_87, i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1245 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1246 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12576_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1246 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 1247 [1/1] (1.35ns)   --->   "store i12 %select_ln340_87, i12* %fm_buf_V_60_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1247 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1248 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12576_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1248 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 1249 [1/1] (0.65ns)   --->   "%phi_ln1265_25 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 1249 'mux' 'phi_ln1265_25' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1250 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_25, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 1250 'bitconcatenate' 'shl_ln728_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1251 [1/1] (0.65ns)   --->   "%phi_ln1265_26 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 1251 'mux' 'phi_ln1265_26' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i12 %select_ln340_88 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1252 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i12 %shl_ln728_33 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1253 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1254 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1118_12 = mul i24 %sext_ln1116_12, %sext_ln1118_12" [ResNet/net_hls.cc:53]   --->   Operation 1254 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1255 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_26, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 1255 'bitconcatenate' 'shl_ln728_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln728_22 = sext i20 %shl_ln728_34 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1256 'sext' 'sext_ln728_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i24 %mul_ln1118_12, %sext_ln728_22" [ResNet/net_hls.cc:53]   --->   Operation 1257 'add' 'add_ln1192_66' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_66, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1258 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_66, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1259 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_66, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1260 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_66, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1261 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln415_22 = zext i1 %tmp_293 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1262 'zext' 'zext_ln415_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1263 [1/1] (0.96ns)   --->   "%add_ln415_22 = add i12 %zext_ln415_22, %trunc_ln708_12" [ResNet/net_hls.cc:53]   --->   Operation 1263 'add' 'add_ln415_22' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_22, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1264 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%xor_ln416_22 = xor i1 %tmp_294, true" [ResNet/net_hls.cc:53]   --->   Operation 1265 'xor' 'xor_ln416_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1266 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_22 = and i1 %tmp_292, %xor_ln416_22" [ResNet/net_hls.cc:53]   --->   Operation 1266 'and' 'and_ln416_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_22, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1267 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_48 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_66, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1268 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1269 [1/1] (0.69ns)   --->   "%icmp_ln879_45 = icmp eq i3 %tmp_48, -1" [ResNet/net_hls.cc:53]   --->   Operation 1269 'icmp' 'icmp_ln879_45' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_49 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_66, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1270 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1271 [1/1] (0.88ns)   --->   "%icmp_ln879_46 = icmp eq i4 %tmp_49, -1" [ResNet/net_hls.cc:53]   --->   Operation 1271 'icmp' 'icmp_ln879_46' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1272 [1/1] (0.88ns)   --->   "%icmp_ln768_22 = icmp eq i4 %tmp_49, 0" [ResNet/net_hls.cc:53]   --->   Operation 1272 'icmp' 'icmp_ln768_22' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_111)   --->   "%select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_46, i1 %icmp_ln768_22" [ResNet/net_hls.cc:53]   --->   Operation 1273 'select' 'select_ln777_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_66, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1274 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln779_22 = xor i1 %tmp_296, true" [ResNet/net_hls.cc:53]   --->   Operation 1275 'xor' 'xor_ln779_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%and_ln779_13 = and i1 %icmp_ln879_45, %xor_ln779_22" [ResNet/net_hls.cc:53]   --->   Operation 1276 'and' 'and_ln779_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%select_ln416_22 = select i1 %and_ln416_22, i1 %and_ln779_13, i1 %icmp_ln879_46" [ResNet/net_hls.cc:53]   --->   Operation 1277 'select' 'select_ln416_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1278 [1/1] (0.33ns)   --->   "%and_ln781_13 = and i1 %and_ln416_22, %icmp_ln879_46" [ResNet/net_hls.cc:53]   --->   Operation 1278 'and' 'and_ln781_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_111)   --->   "%xor_ln785_45 = xor i1 %select_ln777_22, true" [ResNet/net_hls.cc:53]   --->   Operation 1279 'xor' 'xor_ln785_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_111)   --->   "%or_ln785_22 = or i1 %tmp_295, %xor_ln785_45" [ResNet/net_hls.cc:53]   --->   Operation 1280 'or' 'or_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1281 [1/1] (0.33ns)   --->   "%xor_ln785_46 = xor i1 %tmp_291, true" [ResNet/net_hls.cc:53]   --->   Operation 1281 'xor' 'xor_ln785_46' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_111)   --->   "%and_ln785_22 = and i1 %or_ln785_22, %xor_ln785_46" [ResNet/net_hls.cc:53]   --->   Operation 1282 'and' 'and_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1283 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_295, %select_ln416_22" [ResNet/net_hls.cc:53]   --->   Operation 1283 'and' 'and_ln786_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_71)   --->   "%or_ln786_22 = or i1 %and_ln781_13, %and_ln786_13" [ResNet/net_hls.cc:53]   --->   Operation 1284 'or' 'or_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_71)   --->   "%xor_ln786_40 = xor i1 %or_ln786_22, true" [ResNet/net_hls.cc:53]   --->   Operation 1285 'xor' 'xor_ln786_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1286 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_71 = and i1 %tmp_291, %xor_ln786_40" [ResNet/net_hls.cc:53]   --->   Operation 1286 'and' 'and_ln786_71' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1287 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_111 = or i1 %and_ln786_71, %and_ln785_22" [ResNet/net_hls.cc:53]   --->   Operation 1287 'or' 'or_ln340_111' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%or_ln340_112 = or i1 %and_ln786_13, %xor_ln785_46" [ResNet/net_hls.cc:53]   --->   Operation 1288 'or' 'or_ln340_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%or_ln340_113 = or i1 %or_ln340_112, %and_ln781_13" [ResNet/net_hls.cc:53]   --->   Operation 1289 'or' 'or_ln340_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1290 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_30 = select i1 %or_ln340_111, i12 2047, i12 %add_ln415_22" [ResNet/net_hls.cc:53]   --->   Operation 1290 'select' 'select_ln340_30' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%select_ln388_30 = select i1 %and_ln786_71, i12 -2048, i12 %add_ln415_22" [ResNet/net_hls.cc:53]   --->   Operation 1291 'select' 'select_ln388_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1292 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_89 = select i1 %or_ln340_113, i12 %select_ln340_30, i12 %select_ln388_30" [ResNet/net_hls.cc:53]   --->   Operation 1292 'select' 'select_ln340_89' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1293 [1/1] (1.35ns)   --->   "store i12 %select_ln340_89, i12* %fm_buf_V_45_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1293 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1294 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13446_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1294 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 1295 [1/1] (1.35ns)   --->   "store i12 %select_ln340_89, i12* %fm_buf_V_29_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1295 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1296 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13446_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1296 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 1297 [1/1] (1.35ns)   --->   "store i12 %select_ln340_89, i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1297 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1298 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13446_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1298 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 1299 [1/1] (1.35ns)   --->   "store i12 %select_ln340_89, i12* %fm_buf_V_61_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1299 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1300 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13446_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1300 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 1301 [1/1] (0.65ns)   --->   "%phi_ln1265_27 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 1301 'mux' 'phi_ln1265_27' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1302 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_27, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 1302 'bitconcatenate' 'shl_ln728_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1303 [1/1] (0.65ns)   --->   "%phi_ln1265_28 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 1303 'mux' 'phi_ln1265_28' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i12 %select_ln340_90 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1304 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i12 %shl_ln728_35 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1305 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1306 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1118_13 = mul i24 %sext_ln1116_13, %sext_ln1118_13" [ResNet/net_hls.cc:53]   --->   Operation 1306 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1307 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_28, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 1307 'bitconcatenate' 'shl_ln728_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln728_23 = sext i20 %shl_ln728_36 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1308 'sext' 'sext_ln728_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i24 %mul_ln1118_13, %sext_ln728_23" [ResNet/net_hls.cc:53]   --->   Operation 1309 'add' 'add_ln1192_68' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_68, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1310 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_68, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1311 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_68, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1312 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_68, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1313 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln415_23 = zext i1 %tmp_301 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1314 'zext' 'zext_ln415_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (0.96ns)   --->   "%add_ln415_23 = add i12 %zext_ln415_23, %trunc_ln708_13" [ResNet/net_hls.cc:53]   --->   Operation 1315 'add' 'add_ln415_23' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_23, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1316 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%xor_ln416_23 = xor i1 %tmp_302, true" [ResNet/net_hls.cc:53]   --->   Operation 1317 'xor' 'xor_ln416_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1318 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_23 = and i1 %tmp_300, %xor_ln416_23" [ResNet/net_hls.cc:53]   --->   Operation 1318 'and' 'and_ln416_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_23, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1319 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_50 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_68, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1320 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1321 [1/1] (0.69ns)   --->   "%icmp_ln879_47 = icmp eq i3 %tmp_50, -1" [ResNet/net_hls.cc:53]   --->   Operation 1321 'icmp' 'icmp_ln879_47' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_51 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_68, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1322 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.88ns)   --->   "%icmp_ln879_48 = icmp eq i4 %tmp_51, -1" [ResNet/net_hls.cc:53]   --->   Operation 1323 'icmp' 'icmp_ln879_48' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1324 [1/1] (0.88ns)   --->   "%icmp_ln768_23 = icmp eq i4 %tmp_51, 0" [ResNet/net_hls.cc:53]   --->   Operation 1324 'icmp' 'icmp_ln768_23' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_115)   --->   "%select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_48, i1 %icmp_ln768_23" [ResNet/net_hls.cc:53]   --->   Operation 1325 'select' 'select_ln777_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_68, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1326 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_23 = xor i1 %tmp_304, true" [ResNet/net_hls.cc:53]   --->   Operation 1327 'xor' 'xor_ln779_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_14 = and i1 %icmp_ln879_47, %xor_ln779_23" [ResNet/net_hls.cc:53]   --->   Operation 1328 'and' 'and_ln779_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln416_23 = select i1 %and_ln416_23, i1 %and_ln779_14, i1 %icmp_ln879_48" [ResNet/net_hls.cc:53]   --->   Operation 1329 'select' 'select_ln416_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1330 [1/1] (0.33ns)   --->   "%and_ln781_14 = and i1 %and_ln416_23, %icmp_ln879_48" [ResNet/net_hls.cc:53]   --->   Operation 1330 'and' 'and_ln781_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_115)   --->   "%xor_ln785_47 = xor i1 %select_ln777_23, true" [ResNet/net_hls.cc:53]   --->   Operation 1331 'xor' 'xor_ln785_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_115)   --->   "%or_ln785_23 = or i1 %tmp_303, %xor_ln785_47" [ResNet/net_hls.cc:53]   --->   Operation 1332 'or' 'or_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1333 [1/1] (0.33ns)   --->   "%xor_ln785_48 = xor i1 %tmp_299, true" [ResNet/net_hls.cc:53]   --->   Operation 1333 'xor' 'xor_ln785_48' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_115)   --->   "%and_ln785_23 = and i1 %or_ln785_23, %xor_ln785_48" [ResNet/net_hls.cc:53]   --->   Operation 1334 'and' 'and_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1335 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_303, %select_ln416_23" [ResNet/net_hls.cc:53]   --->   Operation 1335 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_73)   --->   "%or_ln786_23 = or i1 %and_ln781_14, %and_ln786_14" [ResNet/net_hls.cc:53]   --->   Operation 1336 'or' 'or_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_73)   --->   "%xor_ln786_41 = xor i1 %or_ln786_23, true" [ResNet/net_hls.cc:53]   --->   Operation 1337 'xor' 'xor_ln786_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1338 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_73 = and i1 %tmp_299, %xor_ln786_41" [ResNet/net_hls.cc:53]   --->   Operation 1338 'and' 'and_ln786_73' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1339 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_115 = or i1 %and_ln786_73, %and_ln785_23" [ResNet/net_hls.cc:53]   --->   Operation 1339 'or' 'or_ln340_115' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%or_ln340_116 = or i1 %and_ln786_14, %xor_ln785_48" [ResNet/net_hls.cc:53]   --->   Operation 1340 'or' 'or_ln340_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%or_ln340_117 = or i1 %or_ln340_116, %and_ln781_14" [ResNet/net_hls.cc:53]   --->   Operation 1341 'or' 'or_ln340_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1342 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_31 = select i1 %or_ln340_115, i12 2047, i12 %add_ln415_23" [ResNet/net_hls.cc:53]   --->   Operation 1342 'select' 'select_ln340_31' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%select_ln388_31 = select i1 %and_ln786_73, i12 -2048, i12 %add_ln415_23" [ResNet/net_hls.cc:53]   --->   Operation 1343 'select' 'select_ln388_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1344 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_91 = select i1 %or_ln340_117, i12 %select_ln340_31, i12 %select_ln388_31" [ResNet/net_hls.cc:53]   --->   Operation 1344 'select' 'select_ln340_91' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1345 [1/1] (1.35ns)   --->   "store i12 %select_ln340_91, i12* %fm_buf_V_46_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1345 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1346 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14316_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1346 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 1347 [1/1] (1.35ns)   --->   "store i12 %select_ln340_91, i12* %fm_buf_V_30_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1347 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1348 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14316_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1348 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 1349 [1/1] (1.35ns)   --->   "store i12 %select_ln340_91, i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1349 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1350 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14316_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1350 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 1351 [1/1] (1.35ns)   --->   "store i12 %select_ln340_91, i12* %fm_buf_V_62_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1351 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1352 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14316_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1352 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>
ST_4 : Operation 1353 [1/1] (0.65ns)   --->   "%phi_ln1265_29 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:50]   --->   Operation 1353 'mux' 'phi_ln1265_29' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1354 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %phi_ln1265_29, i1 false)" [ResNet/net_hls.cc:50]   --->   Operation 1354 'bitconcatenate' 'shl_ln728_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1355 [1/1] (0.65ns)   --->   "%phi_ln1265_30 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 1023, i11 1023, i11 1023, i11 1023, i2 %trunc_ln1265)" [ResNet/net_hls.cc:51]   --->   Operation 1355 'mux' 'phi_ln1265_30' <Predicate = true> <Delay = 0.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i12 %select_ln340_92 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1356 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i12 %shl_ln728_37 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1357 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1358 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1118_14 = mul i24 %sext_ln1116_14, %sext_ln1118_14" [ResNet/net_hls.cc:53]   --->   Operation 1358 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1359 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %phi_ln1265_30, i9 0)" [ResNet/net_hls.cc:53]   --->   Operation 1359 'bitconcatenate' 'shl_ln728_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln728_24 = sext i20 %shl_ln728_38 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1360 'sext' 'sext_ln728_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1361 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i24 %mul_ln1118_14, %sext_ln728_24" [ResNet/net_hls.cc:53]   --->   Operation 1361 'add' 'add_ln1192_70' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_70, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1362 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_70, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1363 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_70, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1364 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_70, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1365 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln415_24 = zext i1 %tmp_309 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1366 'zext' 'zext_ln415_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1367 [1/1] (0.96ns)   --->   "%add_ln415_24 = add i12 %zext_ln415_24, %trunc_ln708_14" [ResNet/net_hls.cc:53]   --->   Operation 1367 'add' 'add_ln415_24' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_24, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1368 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%xor_ln416_24 = xor i1 %tmp_310, true" [ResNet/net_hls.cc:53]   --->   Operation 1369 'xor' 'xor_ln416_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1370 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_24 = and i1 %tmp_308, %xor_ln416_24" [ResNet/net_hls.cc:53]   --->   Operation 1370 'and' 'and_ln416_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_24, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1371 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_52 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_70, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1372 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1373 [1/1] (0.69ns)   --->   "%icmp_ln879_49 = icmp eq i3 %tmp_52, -1" [ResNet/net_hls.cc:53]   --->   Operation 1373 'icmp' 'icmp_ln879_49' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_53 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_70, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1374 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1375 [1/1] (0.88ns)   --->   "%icmp_ln879_50 = icmp eq i4 %tmp_53, -1" [ResNet/net_hls.cc:53]   --->   Operation 1375 'icmp' 'icmp_ln879_50' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1376 [1/1] (0.88ns)   --->   "%icmp_ln768_24 = icmp eq i4 %tmp_53, 0" [ResNet/net_hls.cc:53]   --->   Operation 1376 'icmp' 'icmp_ln768_24' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_119)   --->   "%select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_50, i1 %icmp_ln768_24" [ResNet/net_hls.cc:53]   --->   Operation 1377 'select' 'select_ln777_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_70, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1378 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln779_24 = xor i1 %tmp_312, true" [ResNet/net_hls.cc:53]   --->   Operation 1379 'xor' 'xor_ln779_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%and_ln779_15 = and i1 %icmp_ln879_49, %xor_ln779_24" [ResNet/net_hls.cc:53]   --->   Operation 1380 'and' 'and_ln779_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%select_ln416_24 = select i1 %and_ln416_24, i1 %and_ln779_15, i1 %icmp_ln879_50" [ResNet/net_hls.cc:53]   --->   Operation 1381 'select' 'select_ln416_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1382 [1/1] (0.33ns)   --->   "%and_ln781_15 = and i1 %and_ln416_24, %icmp_ln879_50" [ResNet/net_hls.cc:53]   --->   Operation 1382 'and' 'and_ln781_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_119)   --->   "%xor_ln785_49 = xor i1 %select_ln777_24, true" [ResNet/net_hls.cc:53]   --->   Operation 1383 'xor' 'xor_ln785_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_119)   --->   "%or_ln785_24 = or i1 %tmp_311, %xor_ln785_49" [ResNet/net_hls.cc:53]   --->   Operation 1384 'or' 'or_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1385 [1/1] (0.33ns)   --->   "%xor_ln785_50 = xor i1 %tmp_307, true" [ResNet/net_hls.cc:53]   --->   Operation 1385 'xor' 'xor_ln785_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_119)   --->   "%and_ln785_24 = and i1 %or_ln785_24, %xor_ln785_50" [ResNet/net_hls.cc:53]   --->   Operation 1386 'and' 'and_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1387 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_311, %select_ln416_24" [ResNet/net_hls.cc:53]   --->   Operation 1387 'and' 'and_ln786_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%or_ln786_24 = or i1 %and_ln781_15, %and_ln786_15" [ResNet/net_hls.cc:53]   --->   Operation 1388 'or' 'or_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%xor_ln786_42 = xor i1 %or_ln786_24, true" [ResNet/net_hls.cc:53]   --->   Operation 1389 'xor' 'xor_ln786_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1390 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_75 = and i1 %tmp_307, %xor_ln786_42" [ResNet/net_hls.cc:53]   --->   Operation 1390 'and' 'and_ln786_75' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1391 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_119 = or i1 %and_ln786_75, %and_ln785_24" [ResNet/net_hls.cc:53]   --->   Operation 1391 'or' 'or_ln340_119' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%or_ln340_120 = or i1 %and_ln786_15, %xor_ln785_50" [ResNet/net_hls.cc:53]   --->   Operation 1392 'or' 'or_ln340_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%or_ln340_121 = or i1 %or_ln340_120, %and_ln781_15" [ResNet/net_hls.cc:53]   --->   Operation 1393 'or' 'or_ln340_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1394 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_32 = select i1 %or_ln340_119, i12 2047, i12 %add_ln415_24" [ResNet/net_hls.cc:53]   --->   Operation 1394 'select' 'select_ln340_32' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%select_ln388_32 = select i1 %and_ln786_75, i12 -2048, i12 %add_ln415_24" [ResNet/net_hls.cc:53]   --->   Operation 1395 'select' 'select_ln388_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1396 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_93 = select i1 %or_ln340_121, i12 %select_ln340_32, i12 %select_ln388_32" [ResNet/net_hls.cc:53]   --->   Operation 1396 'select' 'select_ln340_93' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1397 [1/1] (1.35ns)   --->   "store i12 %select_ln340_93, i12* %fm_buf_V_47_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1397 'store' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1398 [1/1] (0.00ns)   --->   "br label %hls_label_13_end" [ResNet/net_hls.cc:54]   --->   Operation 1398 'br' <Predicate = (trunc_ln1265_1 == 2)> <Delay = 0.00>
ST_4 : Operation 1399 [1/1] (1.35ns)   --->   "store i12 %select_ln340_93, i12* %fm_buf_V_31_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1399 'store' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1400 [1/1] (0.00ns)   --->   "br label %hls_label_13_end" [ResNet/net_hls.cc:54]   --->   Operation 1400 'br' <Predicate = (trunc_ln1265_1 == 1)> <Delay = 0.00>
ST_4 : Operation 1401 [1/1] (1.35ns)   --->   "store i12 %select_ln340_93, i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1401 'store' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1402 [1/1] (0.00ns)   --->   "br label %hls_label_13_end" [ResNet/net_hls.cc:54]   --->   Operation 1402 'br' <Predicate = (trunc_ln1265_1 == 0)> <Delay = 0.00>
ST_4 : Operation 1403 [1/1] (1.35ns)   --->   "store i12 %select_ln340_93, i12* %fm_buf_V_63_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1403 'store' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1404 [1/1] (0.00ns)   --->   "br label %hls_label_13_end" [ResNet/net_hls.cc:54]   --->   Operation 1404 'br' <Predicate = (trunc_ln1265_1 == 3)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 1405 [1/1] (0.00ns)   --->   "ret void" [ResNet/net_hls.cc:58]   --->   Operation 1405 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ResNet/net_hls.cc:45) with incoming values : ('add_ln45', ResNet/net_hls.cc:45) [95]  (0.755 ns)

 <State 2>: 3.91ns
The critical path consists of the following:
	'phi' operation ('bcol') with incoming values : ('bcol', ResNet/net_hls.cc:46) [97]  (0 ns)
	'icmp' operation ('icmp_ln46', ResNet/net_hls.cc:46) [104]  (0.884 ns)
	'select' operation ('select_ln52_1', ResNet/net_hls.cc:52) [106]  (0.45 ns)
	'add' operation ('add_ln1265', ResNet/net_hls.cc:52) [111]  (0 ns)
	'add' operation ('add_ln1265_1', ResNet/net_hls.cc:52) [115]  (1.22 ns)
	'getelementptr' operation ('fm_buf_V_16_addr', ResNet/net_hls.cc:52) [125]  (0 ns)
	'load' operation ('fm_buf_V_16_load', ResNet/net_hls.cc:52) on array 'fm_buf_V_16' [205]  (1.35 ns)

 <State 3>: 4.04ns
The critical path consists of the following:
	'load' operation ('fm_buf_V_49_load', ResNet/net_hls.cc:52) on array 'fm_buf_V_49' [293]  (1.35 ns)
	'select' operation ('select_ln1265', ResNet/net_hls.cc:52) [297]  (0 ns)
	'select' operation ('select_ln1265_1', ResNet/net_hls.cc:52) [298]  (0.431 ns)
	'select' operation ('select_ln1265_2', ResNet/net_hls.cc:52) [299]  (0.431 ns)
	'add' operation ('add_ln1192_41', ResNet/net_hls.cc:52) [301]  (0.962 ns)
	'and' operation ('and_ln786_46', ResNet/net_hls.cc:52) [306]  (0 ns)
	'select' operation ('select_ln388_17', ResNet/net_hls.cc:52) [311]  (0.431 ns)
	'select' operation ('select_ln340_64', ResNet/net_hls.cc:52) [312]  (0.431 ns)

 <State 4>: 8.53ns
The critical path consists of the following:
	'add' operation ('add_ln1192', ResNet/net_hls.cc:52) [216]  (0.962 ns)
	'and' operation ('and_ln786', ResNet/net_hls.cc:52) [221]  (0 ns)
	'select' operation ('select_ln388', ResNet/net_hls.cc:52) [226]  (0.431 ns)
	'select' operation ('select_ln340_62', ResNet/net_hls.cc:52) [227]  (0.431 ns)
	'sub' operation ('sub_ln1118', ResNet/net_hls.cc:53) [232]  (1.1 ns)
	'add' operation ('add_ln1192_40', ResNet/net_hls.cc:53) [237]  (1.11 ns)
	'add' operation ('add_ln415', ResNet/net_hls.cc:53) [244]  (0.962 ns)
	'xor' operation ('xor_ln416', ResNet/net_hls.cc:53) [246]  (0 ns)
	'and' operation ('and_ln416', ResNet/net_hls.cc:53) [247]  (0.331 ns)
	'and' operation ('and_ln781', ResNet/net_hls.cc:53) [259]  (0.331 ns)
	'or' operation ('or_ln786', ResNet/net_hls.cc:53) [265]  (0 ns)
	'xor' operation ('xor_ln786_27', ResNet/net_hls.cc:53) [266]  (0 ns)
	'and' operation ('and_ln786_45', ResNet/net_hls.cc:53) [267]  (0.331 ns)
	'or' operation ('or_ln340_59', ResNet/net_hls.cc:53) [268]  (0.331 ns)
	'select' operation ('select_ln340_16', ResNet/net_hls.cc:53) [271]  (0.431 ns)
	'select' operation ('select_ln340_63', ResNet/net_hls.cc:53) [273]  (0.431 ns)
	'store' operation ('store_ln54', ResNet/net_hls.cc:54) of variable 'select_ln340_63', ResNet/net_hls.cc:53 on array 'fm_buf_V_0' [282]  (1.35 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
