<stg><name>conv1</name>


<trans_list>

<trans id="500" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="6" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="6" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="9" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="18" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="23" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="25" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="28" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="37" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="42" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="44" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="47" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="56" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="61" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %store_ln22 = store i8 0, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln22 = br void %VITIS_LOOP_24_3

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_24_3:0 %h_4 = load i8 %h

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_24_3:1 %zext_ln22 = zext i8 %h_4

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_24_3:2 %icmp_ln22 = icmp_eq  i8 %h_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_24_3:3 %br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_24_3.split, void %for.end111

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_24_3.split:0 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_24_3.split:1 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_24_3.split:2 %br_ln24 = br void %VITIS_LOOP_28_4

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0">
<![CDATA[
for.end111:0 %ret_ln167 = ret

]]></Node>
<StgValue><ssdm name="ret_ln167"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_28_4:0 %w = phi i8 %add_ln24, void %for.inc103, i8 0, void %VITIS_LOOP_24_3.split

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_28_4:1 %zext_ln24 = zext i8 %w

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_28_4:2 %icmp_ln24 = icmp_eq  i8 %w, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_28_4:3 %br_ln24 = br i1 %icmp_ln24, void %VITIS_LOOP_28_4.split, void %for.inc106

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_28_4.split:0 %speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln24"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_28_4.split:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_28_4.split:2 %br_ln28 = br void %VITIS_LOOP_31_5.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc106:0 %add_ln22 = add i8 %h_4, i8 85

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc106:1 %store_ln22 = store i8 %add_ln22, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
for.inc106:2 %br_ln22 = br void %VITIS_LOOP_24_3

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_5.0:0 %n1 = phi i7 %add_ln28_2, void %for.inc100.2, i7 0, void %VITIS_LOOP_28_4.split

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_5.0:1 %zext_ln28 = zext i7 %n1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_5.0:2 %n1_cast15 = zext i7 %n1

]]></Node>
<StgValue><ssdm name="n1_cast15"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_5.0:3 %n1_cast = zext i7 %n1

]]></Node>
<StgValue><ssdm name="n1_cast"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_5.0:4 %tmp_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %n1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_31_5.0:5 %tmp_13_cast = zext i15 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_31_5.0:6 %empty = sub i16 %tmp_13_cast, i16 %n1_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_31_5.0:7 %sext_ln41 = sext i16 %empty

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_31_5.0:8 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %n1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_31_5.0:9 %zext_ln41 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_31_5.0:10 %add_ln41 = add i11 %zext_ln41, i11 %n1_cast15

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_5.0:11 %trunc_ln28 = trunc i7 %n1

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_31_5.0:12 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_5.0:13 %br_ln28 = br i1 %tmp_13, void %VITIS_LOOP_31_5.0.split, void %for.inc103

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_5.0.split:3 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_5.0.split:4 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_5.0.split:0 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22, i64 22, i64 22

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_5.0.split:1 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
VITIS_LOOP_31_5.0.split:2 %tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln28, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_5.0.split:4 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_5.0.split:5 %empty_31 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_5.0.split:6 %br_ln31 = br void %VITIS_LOOP_32_6.0

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_6.0:0 %th = phi i7 %add_ln31, void %for.inc97.0, i7 0, void %VITIS_LOOP_31_5.0.split

]]></Node>
<StgValue><ssdm name="th"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_32_6.0:1 %zext_ln31 = zext i7 %th

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_32_6.0:2 %icmp_ln31 = icmp_eq  i7 %th, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_32_6.0:3 %add_ln31 = add i7 %th, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_32_6.0:4 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_6.0.split, void %for.inc100.0

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_32_6.0.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_6.0.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_32_6.0.split:2 %th_cast19 = zext i7 %th

]]></Node>
<StgValue><ssdm name="th_cast19"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_32_6.0.split:3 %empty_32 = add i9 %zext_ln31, i9 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="9">
<![CDATA[
VITIS_LOOP_32_6.0.split:4 %p_cast17 = zext i9 %empty_32

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_32_6.0.split:5 %empty_33 = add i17 %sext_ln41, i17 %p_cast17

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_32_6.0.split:6 %p_cast18 = sext i17 %empty_33

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_32_6.0.split:7 %empty_34 = trunc i17 %empty_33

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_32_6.0.split:8 %p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_34, i8 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_32_6.0.split:9 %empty_35 = sub i22 %p_shl2, i22 %p_cast18

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_32_6.0.split:10 %zext_ln32 = zext i9 %empty_32

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_32_6.0.split:11 %add_ln84_1 = add i8 %th_cast19, i8 %h_4

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_32_6.0.split:12 %br_ln32 = br void %VITIS_LOOP_34_7.0

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc100.0:0 %add_ln28 = add i7 %n1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="7">
<![CDATA[
for.inc100.0:1 %add_ln28_cast16 = zext i7 %add_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_cast16"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="7">
<![CDATA[
for.inc100.0:2 %add_ln28_cast = zext i7 %add_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_cast"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
for.inc100.0:3 %tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %add_ln28, i8 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="15">
<![CDATA[
for.inc100.0:4 %tmp_17_cast = zext i15 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc100.0:5 %empty_39 = sub i16 %tmp_17_cast, i16 %add_ln28_cast

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="16">
<![CDATA[
for.inc100.0:6 %sext_ln41_1 = sext i16 %empty_39

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc100.0:7 %tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln28, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="10">
<![CDATA[
for.inc100.0:8 %zext_ln41_1 = zext i10 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc100.0:9 %add_ln41_1 = add i11 %zext_ln41_1, i11 %add_ln28_cast16

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc100.0:10 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln28, i32 6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc100.0:11 %br_ln28 = br i1 %tmp_14, void %VITIS_LOOP_31_5.1, void %for.inc103

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_5.1:0 %empty_40 = add i8 %tmp_2, i8 4

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_31_5.1:1 %tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_40, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_5.1:2 %p_cast34 = zext i6 %tmp_11

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_5.1:3 %conv1_biases_addr_1 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_5.1:4 %conv1_biases_load_1 = load i6 %conv1_biases_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_load_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc103:0 %add_ln24 = add i8 %w, i8 85

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
for.inc103:1 %br_ln24 = br void %VITIS_LOOP_28_4

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_7.0:0 %tw = phi i7 %add_ln32, void %for.end57.0, i7 0, void %VITIS_LOOP_32_6.0.split

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_7.0:1 %zext_ln32_1 = zext i7 %tw

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_7.0:2 %icmp_ln32 = icmp_eq  i7 %tw, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_7.0:3 %add_ln32 = add i7 %tw, i7 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_7.0:4 %br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_34_7.0.split, void %for.inc97.0

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_7.0.split:2 %empty_36 = add i9 %zext_ln32_1, i9 %zext_ln24

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="22" op_0_bw="9">
<![CDATA[
VITIS_LOOP_34_7.0.split:3 %p_cast19 = zext i9 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_34_7.0.split:4 %empty_37 = add i22 %empty_35, i22 %p_cast19

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.0.split:5 %p_cast38 = zext i22 %empty_37

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_7.0.split:6 %conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.0.split:8 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.0:0 %br_ln31 = br void %VITIS_LOOP_32_6.0

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_7.0.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_7.0.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_34_7.0.split:7 %p_cast20 = zext i9 %empty_36

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.0.split:8 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_7.0.split:9 %br_ln34 = br void %VITIS_LOOP_35_8.0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_35_8.0:0 %f1h = phi i4 %add_ln34, void %for.inc55.0, i4 0, void %VITIS_LOOP_34_7.0.split

]]></Node>
<StgValue><ssdm name="f1h"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_35_8.0:1 %add54_0_lcssa31 = phi i32 %add54_029, void %for.inc55.0, i32 %conv1_output_ftmap_load, void %VITIS_LOOP_34_7.0.split

]]></Node>
<StgValue><ssdm name="add54_0_lcssa31"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.0:2 %zext_ln41_3 = zext i4 %f1h

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_35_8.0:3 %add_ln41_3 = add i11 %add_ln41, i11 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_35_8.0:4 %zext_ln41_4 = zext i11 %add_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_35_8.0:5 %trunc_ln41 = trunc i11 %add_ln41_3

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_35_8.0:6 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln41, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_35_8.0:7 %add_ln41_4 = add i13 %p_shl3, i13 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.0:8 %icmp_ln34 = icmp_eq  i4 %f1h, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.0:9 %add_ln34 = add i4 %f1h, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_35_8.0:10 %br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_35_8.0.split, void %for.end57.0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_35_8.0.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_35_8.0.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.0.split:2 %tmp = add i4 %f1h, i4 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.0.split:3 %tmp_cast = sext i4 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_35_8.0.split:4 %empty_38 = add i10 %tmp_cast, i10 %zext_ln32

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_35_8.0.split:5 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_38, i32 9

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_35_8.0.split:6 %icmp_ln84 = icmp_sgt  i10 %empty_38, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.0.split:7 %sext_ln84 = sext i4 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_35_8.0.split:8 %add_ln84 = add i8 %sext_ln84, i8 %add_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.0.split:9 %select_ln83 = select i1 %tmp_17, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_8.0.split:10 %or_ln83 = or i1 %tmp_17, i1 %icmp_ln84

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.0.split:11 %yPixelClamped = select i1 %or_ln83, i8 %select_ln83, i8 %add_ln84

]]></Node>
<StgValue><ssdm name="yPixelClamped"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_35_8.0.split:12 %zext_ln41_5 = zext i8 %yPixelClamped

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.0.split:13 %tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped, i8 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_35_8.0.split:14 %sub_ln41 = sub i16 %tmp_18, i16 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_35_8.0.split:15 %br_ln35 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.0:0 %add = fadd i32 %add54_0_lcssa31, i32 %empty_31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.0:0 %f1w = phi i4 %add_ln35, void %for.inc.0.split, i4 0, void %VITIS_LOOP_35_8.0.split

]]></Node>
<StgValue><ssdm name="f1w"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.0:1 %add54_029 = phi i32 %add1, void %for.inc.0.split, i32 %add54_0_lcssa31, void %VITIS_LOOP_35_8.0.split

]]></Node>
<StgValue><ssdm name="add54_029"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="4">
<![CDATA[
for.inc.0:2 %zext_ln41_6 = zext i4 %f1w

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.0:3 %add_ln41_5 = add i13 %add_ln41_4, i13 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="13">
<![CDATA[
for.inc.0:4 %zext_ln41_7 = zext i13 %add_ln41_5

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0:5 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0:6 %icmp_ln35 = icmp_eq  i4 %f1w, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0:7 %add_ln35 = add i4 %f1w, i4 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0:8 %br_ln35 = br i1 %icmp_ln35, void %for.inc.0.split, void %for.inc55.0

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0.split:2 %add_ln39 = add i4 %f1w, i4 12

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="4">
<![CDATA[
for.inc.0.split:3 %sext_ln39 = sext i4 %add_ln39

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.0.split:4 %add_ln39_1 = add i10 %sext_ln39, i10 %p_cast20

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.0.split:5 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.0.split:6 %icmp_ln84_2 = icmp_sgt  i10 %add_ln39_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_2"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.0.split:7 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.0.split:8 %select_ln83_5 = select i1 %tmp_20, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln83_5"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.0.split:9 %or_ln83_2 = or i1 %tmp_19, i1 %icmp_ln84_2

]]></Node>
<StgValue><ssdm name="or_ln83_2"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.0.split:10 %xPixelClamped = select i1 %or_ln83_2, i10 %select_ln83_5, i10 %add_ln39_1

]]></Node>
<StgValue><ssdm name="xPixelClamped"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="13">
<![CDATA[
for.inc.0.split:11 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="10">
<![CDATA[
for.inc.0.split:13 %sext_ln41_3 = sext i10 %xPixelClamped

]]></Node>
<StgValue><ssdm name="sext_ln41_3"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.0.split:14 %add_ln41_8 = add i16 %sub_ln41, i16 %sext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="16">
<![CDATA[
for.inc.0.split:15 %zext_ln41_10 = zext i16 %add_ln41_8

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:16 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="16">
<![CDATA[
for.inc.0.split:17 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.0:0 %br_ln34 = br void %VITIS_LOOP_35_8.0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="215" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="13">
<![CDATA[
for.inc.0.split:11 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="16">
<![CDATA[
for.inc.0.split:17 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
for.inc.0.split:12 %bitcast_ln41 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
for.inc.0.split:18 %bitcast_ln41_1 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln41_1"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0.split:19 %mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="220" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0.split:19 %mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="221" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0.split:19 %mul = fmul i32 %bitcast_ln41, i32 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="222" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0.split:20 %add1 = fadd i32 %add54_029, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="223" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0.split:20 %add1 = fadd i32 %add54_029, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="224" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0.split:20 %add1 = fadd i32 %add54_029, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.0.split:0 %speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln35"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.0.split:1 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0.split:20 %add1 = fadd i32 %add54_029, i32 %mul

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
for.inc.0.split:21 %br_ln35 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="229" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.0:0 %add = fadd i32 %add54_0_lcssa31, i32 %empty_31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="230" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.0:0 %add = fadd i32 %add54_0_lcssa31, i32 %empty_31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="231" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.0:0 %add = fadd i32 %add54_0_lcssa31, i32 %empty_31

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="232" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.0:7 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.end57.0:1 %bitcast_ln47 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.0:2 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="32">
<![CDATA[
for.end57.0:3 %trunc_ln47 = trunc i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.0:4 %icmp_ln47 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.0:5 %icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_1"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.0:6 %or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.0:7 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.0:8 %and_ln47 = and i1 %or_ln47, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.0:9 %select_ln47 = select i1 %and_ln47, i32 0, i32 %add

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.0:10 %store_ln46 = store i32 %select_ln47, i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
for.end57.0:11 %br_ln32 = br void %VITIS_LOOP_34_7.0

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="244" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_5.1:4 %conv1_biases_load_1 = load i6 %conv1_biases_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_load_1"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_5.1:5 %empty_41 = bitcast i32 %conv1_biases_load_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_5.1:6 %br_ln31 = br void %VITIS_LOOP_32_6.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_6.1:0 %th_1 = phi i7 %add_ln31_1, void %for.inc97.1, i7 0, void %VITIS_LOOP_31_5.1

]]></Node>
<StgValue><ssdm name="th_1"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_32_6.1:1 %zext_ln31_1 = zext i7 %th_1

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_32_6.1:2 %icmp_ln31_1 = icmp_eq  i7 %th_1, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_32_6.1:3 %add_ln31_1 = add i7 %th_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_32_6.1:4 %br_ln31 = br i1 %icmp_ln31_1, void %VITIS_LOOP_32_6.1.split, void %for.inc100.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_32_6.1.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_6.1.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_32_6.1.split:2 %th_1_cast24 = zext i7 %th_1

]]></Node>
<StgValue><ssdm name="th_1_cast24"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_32_6.1.split:3 %empty_42 = add i9 %zext_ln31_1, i9 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="9">
<![CDATA[
VITIS_LOOP_32_6.1.split:4 %p_cast23 = zext i9 %empty_42

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_32_6.1.split:5 %empty_43 = add i17 %sext_ln41_1, i17 %p_cast23

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_32_6.1.split:6 %p_cast24 = sext i17 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_32_6.1.split:7 %empty_44 = trunc i17 %empty_43

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_32_6.1.split:8 %p_shl7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_44, i8 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_32_6.1.split:9 %empty_45 = sub i22 %p_shl7, i22 %p_cast24

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_32_6.1.split:10 %zext_ln32_2 = zext i9 %empty_42

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_32_6.1.split:11 %add_ln84_2 = add i8 %th_1_cast24, i8 %h_4

]]></Node>
<StgValue><ssdm name="add_ln84_2"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_32_6.1.split:12 %br_ln32 = br void %VITIS_LOOP_34_7.1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc100.1:10 %empty_50 = add i8 %tmp_2, i8 8

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100.1:11 %tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_50, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="6">
<![CDATA[
for.inc100.1:12 %p_cast36 = zext i6 %tmp_16

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.1:13 %conv1_biases_addr_2 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast36

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
for.inc100.1:14 %conv1_biases_load_2 = load i6 %conv1_biases_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_load_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_7.1:0 %tw_1 = phi i7 %add_ln32_1, void %for.end57.1, i7 0, void %VITIS_LOOP_32_6.1.split

]]></Node>
<StgValue><ssdm name="tw_1"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_7.1:1 %zext_ln32_3 = zext i7 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_7.1:2 %icmp_ln32_1 = icmp_eq  i7 %tw_1, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln32_1"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_7.1:3 %add_ln32_1 = add i7 %tw_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_7.1:4 %br_ln32 = br i1 %icmp_ln32_1, void %VITIS_LOOP_34_7.1.split, void %for.inc97.1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_7.1.split:2 %empty_46 = add i9 %zext_ln32_3, i9 %zext_ln24

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="22" op_0_bw="9">
<![CDATA[
VITIS_LOOP_34_7.1.split:3 %p_cast30 = zext i9 %empty_46

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_34_7.1.split:4 %empty_47 = add i22 %empty_45, i22 %p_cast30

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.1.split:5 %p_cast49 = zext i22 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_7.1.split:6 %conv1_output_ftmap_addr_1 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.1.split:8 %conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_1"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.1:0 %br_ln31 = br void %VITIS_LOOP_32_6.1

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_7.1.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_7.1.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_34_7.1.split:7 %p_cast27 = zext i9 %empty_46

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.1.split:8 %conv1_output_ftmap_load_1 = load i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_1"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_7.1.split:9 %br_ln34 = br void %VITIS_LOOP_35_8.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_35_8.1:0 %f1h_1 = phi i4 %add_ln34_1, void %for.inc55.1, i4 0, void %VITIS_LOOP_34_7.1.split

]]></Node>
<StgValue><ssdm name="f1h_1"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_35_8.1:1 %add54_1_lcssa34 = phi i32 %add54_132, void %for.inc55.1, i32 %conv1_output_ftmap_load_1, void %VITIS_LOOP_34_7.1.split

]]></Node>
<StgValue><ssdm name="add54_1_lcssa34"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.1:2 %zext_ln41_8 = zext i4 %f1h_1

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_35_8.1:3 %add_ln41_6 = add i11 %add_ln41_1, i11 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="11">
<![CDATA[
VITIS_LOOP_35_8.1:4 %zext_ln41_9 = zext i11 %add_ln41_6

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_35_8.1:5 %trunc_ln41_1 = trunc i11 %add_ln41_6

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_35_8.1:6 %p_shl8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln41_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_35_8.1:7 %add_ln41_7 = add i13 %p_shl8, i13 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.1:8 %icmp_ln34_1 = icmp_eq  i4 %f1h_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.1:9 %add_ln34_1 = add i4 %f1h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_35_8.1:10 %br_ln34 = br i1 %icmp_ln34_1, void %VITIS_LOOP_35_8.1.split, void %for.end57.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_35_8.1.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_35_8.1.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.1.split:2 %tmp6 = add i4 %f1h_1, i4 12

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.1.split:3 %tmp6_cast = sext i4 %tmp6

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_35_8.1.split:4 %empty_48 = add i10 %tmp6_cast, i10 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_35_8.1.split:5 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_48, i32 9

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_35_8.1.split:6 %icmp_ln84_3 = icmp_sgt  i10 %empty_48, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_3"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.1.split:7 %sext_ln84_1 = sext i4 %tmp6

]]></Node>
<StgValue><ssdm name="sext_ln84_1"/></StgValue>
</operation>

<operation id="306" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_35_8.1.split:8 %add_ln84_3 = add i8 %sext_ln84_1, i8 %add_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln84_3"/></StgValue>
</operation>

<operation id="307" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.1.split:9 %select_ln83_7 = select i1 %tmp_21, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln83_7"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_8.1.split:10 %or_ln83_3 = or i1 %tmp_21, i1 %icmp_ln84_3

]]></Node>
<StgValue><ssdm name="or_ln83_3"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.1.split:11 %yPixelClamped_2 = select i1 %or_ln83_3, i8 %select_ln83_7, i8 %add_ln84_3

]]></Node>
<StgValue><ssdm name="yPixelClamped_2"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_35_8.1.split:12 %zext_ln41_11 = zext i8 %yPixelClamped_2

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.1.split:13 %tmp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_35_8.1.split:14 %sub_ln41_1 = sub i16 %tmp_22, i16 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="sub_ln41_1"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_35_8.1.split:15 %br_ln35 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="314" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.1:0 %f1w_1 = phi i4 %add_ln35_1, void %for.inc.1.split, i4 0, void %VITIS_LOOP_35_8.1.split

]]></Node>
<StgValue><ssdm name="f1w_1"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1:1 %add54_132 = phi i32 %add54_1, void %for.inc.1.split, i32 %add54_1_lcssa34, void %VITIS_LOOP_35_8.1.split

]]></Node>
<StgValue><ssdm name="add54_132"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="4">
<![CDATA[
for.inc.1:2 %zext_ln41_14 = zext i4 %f1w_1

]]></Node>
<StgValue><ssdm name="zext_ln41_14"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.1:3 %add_ln41_11 = add i13 %add_ln41_7, i13 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="13">
<![CDATA[
for.inc.1:4 %zext_ln41_15 = zext i13 %add_ln41_11

]]></Node>
<StgValue><ssdm name="zext_ln41_15"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1:5 %conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_1"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1:6 %icmp_ln35_1 = icmp_eq  i4 %f1w_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln35_1"/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1:7 %add_ln35_1 = add i4 %f1w_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="323" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:8 %br_ln35 = br i1 %icmp_ln35_1, void %for.inc.1.split, void %for.inc55.1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="324" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.split:2 %add_ln39_2 = add i4 %f1w_1, i4 12

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="4">
<![CDATA[
for.inc.1.split:3 %sext_ln39_1 = sext i4 %add_ln39_2

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.1.split:4 %add_ln39_3 = add i10 %sext_ln39_1, i10 %p_cast27

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.1.split:5 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.1.split:6 %icmp_ln84_5 = icmp_sgt  i10 %add_ln39_3, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_5"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.1.split:7 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.1.split:8 %select_ln83_11 = select i1 %tmp_26, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln83_11"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.1.split:9 %or_ln83_5 = or i1 %tmp_25, i1 %icmp_ln84_5

]]></Node>
<StgValue><ssdm name="or_ln83_5"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.1.split:10 %xPixelClamped_2 = select i1 %or_ln83_5, i10 %select_ln83_11, i10 %add_ln39_3

]]></Node>
<StgValue><ssdm name="xPixelClamped_2"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.split:11 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="10">
<![CDATA[
for.inc.1.split:13 %sext_ln41_4 = sext i10 %xPixelClamped_2

]]></Node>
<StgValue><ssdm name="sext_ln41_4"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.1.split:14 %add_ln41_12 = add i16 %sub_ln41_1, i16 %sext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_12"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="16">
<![CDATA[
for.inc.1.split:15 %zext_ln41_17 = zext i16 %add_ln41_12

]]></Node>
<StgValue><ssdm name="zext_ln41_17"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.split:16 %input_ftmap_addr_1 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.split:17 %input_ftmap_load_1 = load i16 %input_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="input_ftmap_load_1"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.1:0 %br_ln34 = br void %VITIS_LOOP_35_8.1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="340" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="13">
<![CDATA[
for.inc.1.split:11 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="16">
<![CDATA[
for.inc.1.split:17 %input_ftmap_load_1 = load i16 %input_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="input_ftmap_load_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:12 %bitcast_ln41_2 = bitcast i32 %conv1_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln41_2"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:18 %bitcast_ln41_3 = bitcast i32 %input_ftmap_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln41_3"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:19 %mul_1 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln41_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="345" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:19 %mul_1 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln41_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="346" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:19 %mul_1 = fmul i32 %bitcast_ln41_2, i32 %bitcast_ln41_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="347" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:20 %add54_1 = fadd i32 %add54_132, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="348" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:20 %add54_1 = fadd i32 %add54_132, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="349" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:20 %add54_1 = fadd i32 %add54_132, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.split:0 %speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln35"/></StgValue>
</operation>

<operation id="351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.split:1 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:20 %add54_1 = fadd i32 %add54_132, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add54_1"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.split:21 %br_ln35 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="354" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="355" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="356" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:0 %add68_1 = fadd i32 %add54_1_lcssa34, i32 %empty_41

]]></Node>
<StgValue><ssdm name="add68_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="357" st_id="41" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:7 %tmp_6 = fcmp_olt  i32 %add68_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="358" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
for.end57.1:1 %bitcast_ln47_1 = bitcast i32 %add68_1

]]></Node>
<StgValue><ssdm name="bitcast_ln47_1"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.1:2 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="23" op_0_bw="32">
<![CDATA[
for.end57.1:3 %trunc_ln47_1 = trunc i32 %bitcast_ln47_1

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.1:4 %icmp_ln47_2 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln47_2"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.1:5 %icmp_ln47_3 = icmp_eq  i23 %trunc_ln47_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_3"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1:6 %or_ln47_1 = or i1 %icmp_ln47_3, i1 %icmp_ln47_2

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="364" st_id="42" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.1:7 %tmp_6 = fcmp_olt  i32 %add68_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.1:8 %and_ln47_1 = and i1 %or_ln47_1, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln47_1"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.1:9 %select_ln47_1 = select i1 %and_ln47_1, i32 0, i32 %add68_1

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.1:10 %store_ln46 = store i32 %select_ln47_1, i22 %conv1_output_ftmap_addr_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
for.end57.1:11 %br_ln32 = br void %VITIS_LOOP_34_7.1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="369" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc100.1:0 %add_ln28_1 = add i6 %trunc_ln28, i6 2

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="370" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="6">
<![CDATA[
for.inc100.1:1 %add_ln28_1_cast21 = zext i6 %add_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_1_cast21"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="6">
<![CDATA[
for.inc100.1:2 %add_ln28_1_cast20 = zext i6 %add_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_1_cast20"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
for.inc100.1:3 %tmp_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %add_ln28_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="14">
<![CDATA[
for.inc100.1:4 %tmp_21_cast = zext i14 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="374" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc100.1:5 %empty_49 = sub i15 %tmp_21_cast, i15 %add_ln28_1_cast20

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="15">
<![CDATA[
for.inc100.1:6 %sext_ln41_2 = sext i15 %empty_49

]]></Node>
<StgValue><ssdm name="sext_ln41_2"/></StgValue>
</operation>

<operation id="376" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc100.1:7 %tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln28_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="9">
<![CDATA[
for.inc100.1:8 %zext_ln41_2 = zext i9 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc100.1:9 %add_ln41_2 = add i10 %zext_ln41_2, i10 %add_ln28_1_cast21

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="379" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
for.inc100.1:14 %conv1_biases_load_2 = load i6 %conv1_biases_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_load_2"/></StgValue>
</operation>

<operation id="380" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
for.inc100.1:15 %empty_51 = bitcast i32 %conv1_biases_load_2

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="381" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.1:16 %br_ln31 = br void %VITIS_LOOP_32_6.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="382" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_6.2:0 %th_2 = phi i7 %add_ln31_2, void %for.inc97.2, i7 0, void %for.inc100.1

]]></Node>
<StgValue><ssdm name="th_2"/></StgValue>
</operation>

<operation id="383" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_32_6.2:1 %zext_ln31_2 = zext i7 %th_2

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="384" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_32_6.2:2 %icmp_ln31_2 = icmp_eq  i7 %th_2, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="385" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_32_6.2:3 %add_ln31_2 = add i7 %th_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="386" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_32_6.2:4 %br_ln31 = br i1 %icmp_ln31_2, void %VITIS_LOOP_32_6.2.split, void %for.inc100.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="387" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_32_6.2.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="388" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_6.2.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="389" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_32_6.2.split:2 %th_2_cast26 = zext i7 %th_2

]]></Node>
<StgValue><ssdm name="th_2_cast26"/></StgValue>
</operation>

<operation id="390" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_32_6.2.split:3 %empty_52 = add i9 %zext_ln31_2, i9 %zext_ln22

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="391" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="9">
<![CDATA[
VITIS_LOOP_32_6.2.split:4 %p_cast26 = zext i9 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="392" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_32_6.2.split:5 %empty_53 = add i16 %sext_ln41_2, i16 %p_cast26

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="393" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_32_6.2.split:6 %p_cast28 = sext i16 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="394" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_32_6.2.split:7 %empty_54 = trunc i16 %empty_53

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="395" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_32_6.2.split:8 %p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %empty_54, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="396" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_32_6.2.split:9 %empty_55 = sub i22 %p_shl, i22 %p_cast28

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="397" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_32_6.2.split:10 %zext_ln32_4 = zext i9 %empty_52

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="398" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_32_6.2.split:11 %add_ln84_5 = add i8 %th_2_cast26, i8 %h_4

]]></Node>
<StgValue><ssdm name="add_ln84_5"/></StgValue>
</operation>

<operation id="399" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_32_6.2.split:12 %br_ln32 = br void %VITIS_LOOP_34_7.2

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="400" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc100.2:0 %add_ln28_2 = add i7 %n1, i7 3

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="401" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.2:1 %br_ln28 = br void %VITIS_LOOP_31_5.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="402" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_34_7.2:0 %tw_2 = phi i7 %add_ln32_2, void %for.end57.2, i7 0, void %VITIS_LOOP_32_6.2.split

]]></Node>
<StgValue><ssdm name="tw_2"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_34_7.2:1 %zext_ln32_5 = zext i7 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln32_5"/></StgValue>
</operation>

<operation id="404" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_7.2:2 %icmp_ln32_2 = icmp_eq  i7 %tw_2, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln32_2"/></StgValue>
</operation>

<operation id="405" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_34_7.2:3 %add_ln32_2 = add i7 %tw_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="406" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_34_7.2:4 %br_ln32 = br i1 %icmp_ln32_2, void %VITIS_LOOP_34_7.2.split, void %for.inc97.2

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="407" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_34_7.2.split:2 %empty_56 = add i9 %zext_ln32_5, i9 %zext_ln24

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="408" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="22" op_0_bw="9">
<![CDATA[
VITIS_LOOP_34_7.2.split:3 %p_cast31 = zext i9 %empty_56

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_34_7.2.split:4 %empty_57 = add i22 %empty_55, i22 %p_cast31

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.2.split:5 %p_cast52 = zext i22 %empty_57

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_34_7.2.split:6 %conv1_output_ftmap_addr_2 = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr_2"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.2.split:8 %conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_2"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.2:0 %br_ln31 = br void %VITIS_LOOP_32_6.2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="414" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_34_7.2.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="415" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_34_7.2.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="416" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_34_7.2.split:7 %p_cast29 = zext i9 %empty_56

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="417" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="22">
<![CDATA[
VITIS_LOOP_34_7.2.split:8 %conv1_output_ftmap_load_2 = load i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load_2"/></StgValue>
</operation>

<operation id="418" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_34_7.2.split:9 %br_ln34 = br void %VITIS_LOOP_35_8.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="419" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_35_8.2:0 %f1h_2 = phi i4 %add_ln34_2, void %for.inc55.2, i4 0, void %VITIS_LOOP_34_7.2.split

]]></Node>
<StgValue><ssdm name="f1h_2"/></StgValue>
</operation>

<operation id="420" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_35_8.2:1 %add54_2_lcssa37 = phi i32 %add54_235, void %for.inc55.2, i32 %conv1_output_ftmap_load_2, void %VITIS_LOOP_34_7.2.split

]]></Node>
<StgValue><ssdm name="add54_2_lcssa37"/></StgValue>
</operation>

<operation id="421" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.2:2 %zext_ln41_12 = zext i4 %f1h_2

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="422" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_35_8.2:3 %add_ln41_9 = add i10 %add_ln41_2, i10 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>

<operation id="423" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_35_8.2:4 %zext_ln41_13 = zext i10 %add_ln41_9

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="424" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_35_8.2:5 %p_shl4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln41_9, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_35_8.2:6 %add_ln41_10 = add i13 %p_shl4, i13 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="426" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.2:7 %icmp_ln34_2 = icmp_eq  i4 %f1h_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="427" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.2:8 %add_ln34_2 = add i4 %f1h_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="428" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_35_8.2:9 %br_ln34 = br i1 %icmp_ln34_2, void %VITIS_LOOP_35_8.2.split, void %for.end57.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="429" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_35_8.2.split:0 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="430" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_35_8.2.split:1 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="431" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_35_8.2.split:2 %tmp12 = add i4 %f1h_2, i4 12

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="432" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.2.split:3 %tmp12_cast = sext i4 %tmp12

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="433" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_35_8.2.split:4 %empty_58 = add i10 %tmp12_cast, i10 %zext_ln32_4

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="434" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_35_8.2.split:5 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_58, i32 9

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="435" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_35_8.2.split:6 %icmp_ln84_4 = icmp_sgt  i10 %empty_58, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_4"/></StgValue>
</operation>

<operation id="436" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_35_8.2.split:7 %sext_ln84_2 = sext i4 %tmp12

]]></Node>
<StgValue><ssdm name="sext_ln84_2"/></StgValue>
</operation>

<operation id="437" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_35_8.2.split:8 %add_ln84_4 = add i8 %sext_ln84_2, i8 %add_ln84_5

]]></Node>
<StgValue><ssdm name="add_ln84_4"/></StgValue>
</operation>

<operation id="438" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.2.split:9 %select_ln83_9 = select i1 %tmp_23, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln83_9"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_8.2.split:10 %or_ln83_4 = or i1 %tmp_23, i1 %icmp_ln84_4

]]></Node>
<StgValue><ssdm name="or_ln83_4"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.2.split:11 %yPixelClamped_3 = select i1 %or_ln83_4, i8 %select_ln83_9, i8 %add_ln84_4

]]></Node>
<StgValue><ssdm name="yPixelClamped_3"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_35_8.2.split:12 %zext_ln41_16 = zext i8 %yPixelClamped_3

]]></Node>
<StgValue><ssdm name="zext_ln41_16"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_35_8.2.split:13 %tmp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yPixelClamped_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_35_8.2.split:14 %sub_ln41_2 = sub i16 %tmp_24, i16 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="sub_ln41_2"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_35_8.2.split:15 %br_ln35 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="446" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.2:0 %f1w_2 = phi i4 %add_ln35_2, void %for.inc.2.split, i4 0, void %VITIS_LOOP_35_8.2.split

]]></Node>
<StgValue><ssdm name="f1w_2"/></StgValue>
</operation>

<operation id="447" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2:1 %add54_235 = phi i32 %add54_2, void %for.inc.2.split, i32 %add54_2_lcssa37, void %VITIS_LOOP_35_8.2.split

]]></Node>
<StgValue><ssdm name="add54_235"/></StgValue>
</operation>

<operation id="448" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="13" op_0_bw="4">
<![CDATA[
for.inc.2:2 %zext_ln41_18 = zext i4 %f1w_2

]]></Node>
<StgValue><ssdm name="zext_ln41_18"/></StgValue>
</operation>

<operation id="449" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2:3 %add_ln41_13 = add i13 %add_ln41_10, i13 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="add_ln41_13"/></StgValue>
</operation>

<operation id="450" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2:4 %zext_ln41_19 = zext i13 %add_ln41_13

]]></Node>
<StgValue><ssdm name="zext_ln41_19"/></StgValue>
</operation>

<operation id="451" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2:5 %conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_2"/></StgValue>
</operation>

<operation id="452" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2:6 %icmp_ln35_2 = icmp_eq  i4 %f1w_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln35_2"/></StgValue>
</operation>

<operation id="453" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2:7 %add_ln35_2 = add i4 %f1w_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="454" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:8 %br_ln35 = br i1 %icmp_ln35_2, void %for.inc.2.split, void %for.inc55.2

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="455" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.split:2 %add_ln39_4 = add i4 %f1w_2, i4 12

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="456" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="4">
<![CDATA[
for.inc.2.split:3 %sext_ln39_2 = sext i4 %add_ln39_4

]]></Node>
<StgValue><ssdm name="sext_ln39_2"/></StgValue>
</operation>

<operation id="457" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.2.split:4 %add_ln39_5 = add i10 %sext_ln39_2, i10 %p_cast29

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="458" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.2.split:5 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="459" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.2.split:6 %icmp_ln84_6 = icmp_sgt  i10 %add_ln39_5, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln84_6"/></StgValue>
</operation>

<operation id="460" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.2.split:7 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln39_5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="461" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.2.split:8 %select_ln83_13 = select i1 %tmp_28, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln83_13"/></StgValue>
</operation>

<operation id="462" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.2.split:9 %or_ln83_6 = or i1 %tmp_27, i1 %icmp_ln84_6

]]></Node>
<StgValue><ssdm name="or_ln83_6"/></StgValue>
</operation>

<operation id="463" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.2.split:10 %xPixelClamped_3 = select i1 %or_ln83_6, i10 %select_ln83_13, i10 %add_ln39_5

]]></Node>
<StgValue><ssdm name="xPixelClamped_3"/></StgValue>
</operation>

<operation id="464" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.split:11 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="465" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="10">
<![CDATA[
for.inc.2.split:13 %sext_ln41_5 = sext i10 %xPixelClamped_3

]]></Node>
<StgValue><ssdm name="sext_ln41_5"/></StgValue>
</operation>

<operation id="466" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.2.split:14 %add_ln41_14 = add i16 %sub_ln41_2, i16 %sext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_14"/></StgValue>
</operation>

<operation id="467" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="16">
<![CDATA[
for.inc.2.split:15 %zext_ln41_20 = zext i16 %add_ln41_14

]]></Node>
<StgValue><ssdm name="zext_ln41_20"/></StgValue>
</operation>

<operation id="468" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.split:16 %input_ftmap_addr_2 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="input_ftmap_addr_2"/></StgValue>
</operation>

<operation id="469" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.split:17 %input_ftmap_load_2 = load i16 %input_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="input_ftmap_load_2"/></StgValue>
</operation>

<operation id="470" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2:0 %br_ln34 = br void %VITIS_LOOP_35_8.2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="471" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="13">
<![CDATA[
for.inc.2.split:11 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="472" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="16">
<![CDATA[
for.inc.2.split:17 %input_ftmap_load_2 = load i16 %input_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="input_ftmap_load_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="473" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.split:12 %bitcast_ln41_4 = bitcast i32 %conv1_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln41_4"/></StgValue>
</operation>

<operation id="474" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32">
<![CDATA[
for.inc.2.split:18 %bitcast_ln41_5 = bitcast i32 %input_ftmap_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln41_5"/></StgValue>
</operation>

<operation id="475" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:19 %mul_2 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln41_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="476" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:19 %mul_2 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln41_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="477" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:19 %mul_2 = fmul i32 %bitcast_ln41_4, i32 %bitcast_ln41_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="478" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:20 %add54_2 = fadd i32 %add54_235, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="479" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:20 %add54_2 = fadd i32 %add54_235, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="480" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:20 %add54_2 = fadd i32 %add54_235, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="481" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.split:0 %speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln35"/></StgValue>
</operation>

<operation id="482" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.split:1 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="483" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.2.split:20 %add54_2 = fadd i32 %add54_235, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add54_2"/></StgValue>
</operation>

<operation id="484" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.split:21 %br_ln35 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="485" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="486" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="487" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:0 %add68_2 = fadd i32 %add54_2_lcssa37, i32 %empty_51

]]></Node>
<StgValue><ssdm name="add68_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="488" st_id="60" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:7 %tmp_8 = fcmp_olt  i32 %add68_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="489" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
for.end57.2:1 %bitcast_ln47_2 = bitcast i32 %add68_2

]]></Node>
<StgValue><ssdm name="bitcast_ln47_2"/></StgValue>
</operation>

<operation id="490" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end57.2:2 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="491" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="23" op_0_bw="32">
<![CDATA[
for.end57.2:3 %trunc_ln47_2 = trunc i32 %bitcast_ln47_2

]]></Node>
<StgValue><ssdm name="trunc_ln47_2"/></StgValue>
</operation>

<operation id="492" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end57.2:4 %icmp_ln47_4 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln47_4"/></StgValue>
</operation>

<operation id="493" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.end57.2:5 %icmp_ln47_5 = icmp_eq  i23 %trunc_ln47_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_5"/></StgValue>
</operation>

<operation id="494" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2:6 %or_ln47_2 = or i1 %icmp_ln47_5, i1 %icmp_ln47_4

]]></Node>
<StgValue><ssdm name="or_ln47_2"/></StgValue>
</operation>

<operation id="495" st_id="61" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end57.2:7 %tmp_8 = fcmp_olt  i32 %add68_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="496" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end57.2:8 %and_ln47_2 = and i1 %or_ln47_2, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln47_2"/></StgValue>
</operation>

<operation id="497" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end57.2:9 %select_ln47_2 = select i1 %and_ln47_2, i32 0, i32 %add68_2

]]></Node>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</operation>

<operation id="498" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end57.2:10 %store_ln46 = store i32 %select_ln47_2, i22 %conv1_output_ftmap_addr_2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="499" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
for.end57.2:11 %br_ln32 = br void %VITIS_LOOP_34_7.2

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
