Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:13:12 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle/post_route_timing.rpt
| Design       : onlyonecycle
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
FSM_onehot_next_state_reg[1]/G FSM_onehot_state_reg[1]/D      inf           
FSM_onehot_next_state_reg[0]/G FSM_onehot_state_reg[0]/D      inf           
FSM_onehot_next_state_reg[2]/G FSM_onehot_state_reg[2]/D      inf           
temp_count_reg[0]/G            count_reg[0]/D                 inf           
globalreset                    FSM_onehot_state_reg[0]/S      inf           
globalreset                    FSM_onehot_state_reg[1]/R      inf           
globalreset                    FSM_onehot_state_reg[2]/R      inf           
globalreset                    count_reg[0]/R                 inf           
FSM_onehot_state_reg[1]/C      FSM_onehot_next_state_reg[2]/D inf           
count_reg[0]/C                 FSM_onehot_next_state_reg[1]/D inf           
FSM_onehot_state_reg[1]/C      temp_count_reg[0]/D            inf           
FSM_onehot_state_reg[1]/C      FSM_onehot_next_state_reg[0]/D inf           
FSM_onehot_state_reg[1]/C      output_xhdl0_reg/D             inf           
output_xhdl0_reg/G             output_xhdl0                   inf           



