{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611521686358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611521686369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 24 14:54:46 2021 " "Processing started: Sun Jan 24 14:54:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611521686369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521686369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinToSevenSegment -c BinToSevenSegment " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinToSevenSegment -c BinToSevenSegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521686369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611521687096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611521687096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintosevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file bintosevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinToSevenSegment " "Found entity 1: BinToSevenSegment" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611521698631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521698631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BinToSevenSegment " "Elaborating entity \"BinToSevenSegment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611521698679 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BinToSevenSegment.v(5) " "Verilog HDL Case Statement warning at BinToSevenSegment.v(5): incomplete case statement has no default case item" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1611521698680 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611521698680 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611521698680 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611521698681 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611521698681 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611521698681 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611521698681 "|BinToSevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g BinToSevenSegment.v(4) " "Verilog HDL Always Construct warning at BinToSevenSegment.v(4): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611521698681 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g BinToSevenSegment.v(4) " "Inferred latch for \"g\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521698683 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f BinToSevenSegment.v(4) " "Inferred latch for \"f\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521698683 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e BinToSevenSegment.v(4) " "Inferred latch for \"e\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521698683 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d BinToSevenSegment.v(4) " "Inferred latch for \"d\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521698683 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c BinToSevenSegment.v(4) " "Inferred latch for \"c\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521698683 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b BinToSevenSegment.v(4) " "Inferred latch for \"b\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521698683 "|BinToSevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a BinToSevenSegment.v(4) " "Inferred latch for \"a\" at BinToSevenSegment.v(4)" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521698683 "|BinToSevenSegment"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611521699451 "|BinToSevenSegment|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611521699451 "|BinToSevenSegment|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611521699451 "|BinToSevenSegment|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611521699451 "|BinToSevenSegment|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e GND " "Pin \"e\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611521699451 "|BinToSevenSegment|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "f GND " "Pin \"f\" is stuck at GND" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611521699451 "|BinToSevenSegment|f"} { "Warning" "WMLS_MLS_STUCK_PIN" "g VCC " "Pin \"g\" is stuck at VCC" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611521699451 "|BinToSevenSegment|g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611521699451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611521700762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611521700762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w " "No output dependent on input pin \"w\"" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611521700983 "|BinToSevenSegment|w"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x " "No output dependent on input pin \"x\"" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611521700983 "|BinToSevenSegment|x"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y " "No output dependent on input pin \"y\"" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611521700983 "|BinToSevenSegment|y"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "z " "No output dependent on input pin \"z\"" {  } { { "BinToSevenSegment.v" "" { Text "//vmware-host/Shared Folders/Desktop/Spring2021/Advanced Digital Logic/BinToSevenSegment.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611521700983 "|BinToSevenSegment|z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611521700983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611521700983 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611521700983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611521700983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611521701040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 24 14:55:01 2021 " "Processing ended: Sun Jan 24 14:55:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611521701040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611521701040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611521701040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611521701040 ""}
