<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: -6 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>
defines: 
time_elapsed: 0.004s
ram usage: 9004 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+22e69b13a
	Revision: v8.0.0-2253-g22e69b13a
	Compiled: 2020-07-29T16:22:29
	Compiler: GNU 7.5.0 on Linux-4.15.0-1077-gcp x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: p240.sv
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a> to parse list
Warning::UTIL p240.sv:1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }
Warning::PARSE_TO_AST p240.sv:2 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
2: logic a;
    ^~~~
Warning::AST p240.sv:10 there are no ports for the module (multiple2)
	all logic will be dropped since it is not driving an output
10: endmodule
     ^~~~
Warning::PARSE_TO_AST p240.sv:14 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
14: logic a;
     ^~~~
Warning::PARSE_TO_AST p240.sv:15 error in parsing: (syntax error, unexpected &#39;#&#39;)
15: initial #8 a &lt;= #8 1;
     ^~~~
Warning::PARSE_TO_AST p240.sv:16 error in parsing: (syntax error, unexpected &#39;#&#39;)
16: initial #12 a &lt;= #4 0;
     ^~~~
Warning::AST p240.sv:17 there are no ports for the module (multiple3)
	all logic will be dropped since it is not driving an output
17: endmodule
     ^~~~
Warning::PARSE_TO_AST p240.sv:20 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
20: logic r1;
      ^~~~
Warning::PARSE_TO_AST p240.sv:24 error in parsing: (syntax error, unexpected &#39;+&#39;, expecting &#39;=&#39;)
24: for (i = 0; i &lt;= 5; i++)
     ^~~~
Error::PARSE_TO_AST Parser found (6) errors in your syntax, exiting
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1596039504073/work/ODIN_II/SRC/odin_error.cpp:28: void verify_delayed_error(odin_error): Fatal error

</pre>
</body>