#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Sep 21 11:40:02 2025
# Process ID         : 40604
# Current directory  : F:/Haoyang_Sun/experiments/lab2-ex/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : F:/Haoyang_Sun/experiments/lab2-ex/synth_1/design_1_wrapper.vds
# Journal file       : F:/Haoyang_Sun/experiments/lab2-ex/synth_1\vivado.jou
# Running On         : SKULL
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 16890 MB
# Swap memory        : 12884 MB
# Total Virtual      : 29775 MB
# Available Virtual  : 10375 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Haoyang_Sun/experiments/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Haoyang_Sun/experiments/cg_fpga_slim_1_4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design F:/Haoyang_Sun/experiments/lab2-ex/lab2.srcs/sources_1/bd/design_1/design_1.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 design_1_xlconstant_0_0
Command: read_checkpoint -auto_incremental -incremental F:/Haoyang_Sun/experiments/lab2-ex/lab2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/Haoyang_Sun/experiments/lab2-ex/lab2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1278.105 ; gain = 491.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [F:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_adpt_in_0_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_adpt_in_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adpt_in_0_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_adpt_in_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_adpt_out_0_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_adpt_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adpt_out_0_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_adpt_out_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_and2_0_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_and2_0_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_and2_1_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_and2_1_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and2_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_and3_0_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and3_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_and3_0_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and3_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_and3_1_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and3_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_and3_1_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and3_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_and3_2_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and3_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_and3_2_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_and3_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cg_fpga_0_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_cg_fpga_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cg_fpga_0_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_cg_fpga_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'btn' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7071] port 'btn_clk' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7071] port 'btn_rst' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7071] port 'clk_100M' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7071] port 'gpio_sw_1' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7071] port 'tx_0' of module 'design_1_cg_fpga_0_0' is unconnected for instance 'cg_fpga_0' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7023] instance 'cg_fpga_0' of module 'design_1_cg_fpga_0_0' has 42 connections declared, but only 36 given [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:129]
INFO: [Synth 8-6157] synthesizing module 'design_1_not1_0_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_not1_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_not1_0_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_not1_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_not1_1_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_not1_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_not1_1_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_not1_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_or6_0_0' [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_or6_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_or6_0_0' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/.Xil/Vivado-40604-SKULL/realtime/design_1_or6_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [f:/Haoyang_Sun/experiments/lab2-ex/lab2.srcs/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [f:/Haoyang_Sun/experiments/lab2-ex/lab2.srcs/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [f:/Haoyang_Sun/experiments/lab2-ex/lab2.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [F:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1390.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/design_1_cg_fpga_0_0/design_1_cg_fpga_0_0_in_context.xdc] for cell 'design_1_i/cg_fpga_0'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/design_1_cg_fpga_0_0/design_1_cg_fpga_0_0_in_context.xdc] for cell 'design_1_i/cg_fpga_0'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_adpt_in_0_0/design_1_adpt_in_0_0/design_1_adpt_in_0_0_in_context.xdc] for cell 'design_1_i/adpt_in_0'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_adpt_in_0_0/design_1_adpt_in_0_0/design_1_adpt_in_0_0_in_context.xdc] for cell 'design_1_i/adpt_in_0'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and2_0_0/design_1_and2_0_0/design_1_and2_0_0_in_context.xdc] for cell 'design_1_i/and2_0'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and2_0_0/design_1_and2_0_0/design_1_and2_0_0_in_context.xdc] for cell 'design_1_i/and2_0'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and3_0_0/design_1_and3_0_0/design_1_and3_0_0_in_context.xdc] for cell 'design_1_i/and3_0'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and3_0_0/design_1_and3_0_0/design_1_and3_0_0_in_context.xdc] for cell 'design_1_i/and3_0'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and2_1_0/design_1_and2_1_0/design_1_and2_1_0_in_context.xdc] for cell 'design_1_i/and2_1'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and2_1_0/design_1_and2_1_0/design_1_and2_1_0_in_context.xdc] for cell 'design_1_i/and2_1'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and3_1_0/design_1_and3_1_0/design_1_and3_1_0_in_context.xdc] for cell 'design_1_i/and3_1'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and3_1_0/design_1_and3_1_0/design_1_and3_1_0_in_context.xdc] for cell 'design_1_i/and3_1'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and3_2_0/design_1_and3_2_0/design_1_and3_2_0_in_context.xdc] for cell 'design_1_i/and3_2'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_and3_2_0/design_1_and3_2_0/design_1_and3_2_0_in_context.xdc] for cell 'design_1_i/and3_2'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_or6_0_0/design_1_or6_0_0/design_1_or6_0_0_in_context.xdc] for cell 'design_1_i/or6_0'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_or6_0_0/design_1_or6_0_0/design_1_or6_0_0_in_context.xdc] for cell 'design_1_i/or6_0'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_not1_0_0/design_1_not1_0_0/design_1_not1_0_0_in_context.xdc] for cell 'design_1_i/not1_0'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_not1_0_0/design_1_not1_0_0/design_1_not1_0_0_in_context.xdc] for cell 'design_1_i/not1_0'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_not1_1_0/design_1_not1_1_0/design_1_not1_1_0_in_context.xdc] for cell 'design_1_i/not1_1'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_not1_1_0/design_1_not1_1_0/design_1_not1_1_0_in_context.xdc] for cell 'design_1_i/not1_1'
Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_adpt_out_0_0/design_1_adpt_out_0_0/design_1_adpt_out_0_0_in_context.xdc] for cell 'design_1_i/adpt_out_0'
Finished Parsing XDC File [f:/Haoyang_Sun/experiments/lab2-ex/lab2.gen/sources_1/bd/design_1/ip/design_1_adpt_out_0_0/design_1_adpt_out_0_0/design_1_adpt_out_0_0_in_context.xdc] for cell 'design_1_i/adpt_out_0'
Parsing XDC File [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Haoyang_Sun/experiments/lab2-ex/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1390.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint F:/Haoyang_Sun/experiments/lab2-ex/lab2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1390.609 ; gain = 604.043
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1402.062 ; gain = 615.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1580.105 ; gain = 793.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1580.254 ; gain = 793.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1589.844 ; gain = 803.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1824.598 ; gain = 1038.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1824.598 ; gain = 1038.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1824.598 ; gain = 1038.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1824.598 ; gain = 1038.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1824.598 ; gain = 1038.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1824.598 ; gain = 1038.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |design_1_adpt_in_0_0  |         1|
|2     |design_1_adpt_out_0_0 |         1|
|3     |design_1_and2_0_0     |         1|
|4     |design_1_and2_1_0     |         1|
|5     |design_1_and3_0_0     |         1|
|6     |design_1_and3_1_0     |         1|
|7     |design_1_and3_2_0     |         1|
|8     |design_1_cg_fpga_0_0  |         1|
|9     |design_1_not1_0_0     |         1|
|10    |design_1_not1_1_0     |         1|
|11    |design_1_or6_0_0      |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |design_1_adpt_in_0  |     1|
|2     |design_1_adpt_out_0 |     1|
|3     |design_1_and2_0     |     1|
|4     |design_1_and2_1     |     1|
|5     |design_1_and3_0     |     1|
|6     |design_1_and3_1     |     1|
|7     |design_1_and3_2     |     1|
|8     |design_1_cg_fpga_0  |     1|
|9     |design_1_not1_0     |     1|
|10    |design_1_not1_1     |     1|
|11    |design_1_or6_0      |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1824.598 ; gain = 1038.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1824.598 ; gain = 1038.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1824.598 ; gain = 1038.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1824.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a508e2ac
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1841.336 ; gain = 1290.840
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'F:/Haoyang_Sun/experiments/lab2-ex/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 11:40:39 2025...
