

================================================================
== Vitis HLS Report for 'pe_kernel_0'
================================================================
* Date:           Mon Sep 15 18:59:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.662 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_1  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      132|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|      121|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|      329|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      472|      381|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U144  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |mux_83_32_1_1_U146                  |mux_83_32_1_1                  |        0|   0|    0|  43|    0|
    |uitofp_32ns_32_4_no_dsp_1_U145      |uitofp_32ns_32_4_no_dsp_1      |        0|   0|    0|   0|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                               |                               |        0|   3|  143| 121|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln80_fu_405_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln82_1_fu_455_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln82_2_fu_450_p2     |         +|   0|  0|  10|           3|           3|
    |add_ln82_3_fu_470_p2     |         +|   0|  0|  10|           3|           3|
    |add_ln82_fu_423_p2       |         +|   0|  0|  27|          20|          20|
    |icmp_ln80_fu_400_p2      |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 132|         108|          78|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |i_fu_96                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  64|         13|   34|         73|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln82_2_reg_597       |   3|   0|    3|          0|
    |add_ln82_3_reg_607       |   3|   0|    3|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |conv_i_reg_544           |  32|   0|   32|          0|
    |empty_38_reg_534         |  20|   0|   20|          0|
    |empty_reg_529            |  16|   0|   16|          0|
    |i_fu_96                  |  31|   0|   31|          0|
    |i_op_assign_reg_611      |  32|   0|   32|          0|
    |lshr_ln82_1_reg_602      |  13|   0|   13|          0|
    |mul_i_reg_616            |  32|   0|   32|          0|
    |trunc_ln82_1_reg_549     |   3|   0|    3|          0|
    |trunc_ln82_reg_539       |   3|   0|    3|          0|
    |add_ln82_3_reg_607       |  64|  32|    3|          0|
    |lshr_ln82_1_reg_602      |  64|  32|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 329|  64|  217|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|   pe_kernel_0|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|   pe_kernel_0|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|   pe_kernel_0|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|   pe_kernel_0|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|   pe_kernel_0|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|   pe_kernel_0|  return value|
|p_read                |   in|   32|     ap_none|        p_read|        scalar|
|dense_buf_0_address0  |  out|   17|   ap_memory|   dense_buf_0|         array|
|dense_buf_0_ce0       |  out|    1|   ap_memory|   dense_buf_0|         array|
|dense_buf_0_q0        |   in|   32|   ap_memory|   dense_buf_0|         array|
|dense_buf_1_address0  |  out|   17|   ap_memory|   dense_buf_1|         array|
|dense_buf_1_ce0       |  out|    1|   ap_memory|   dense_buf_1|         array|
|dense_buf_1_q0        |   in|   32|   ap_memory|   dense_buf_1|         array|
|dense_buf_2_address0  |  out|   17|   ap_memory|   dense_buf_2|         array|
|dense_buf_2_ce0       |  out|    1|   ap_memory|   dense_buf_2|         array|
|dense_buf_2_q0        |   in|   32|   ap_memory|   dense_buf_2|         array|
|dense_buf_3_address0  |  out|   17|   ap_memory|   dense_buf_3|         array|
|dense_buf_3_ce0       |  out|    1|   ap_memory|   dense_buf_3|         array|
|dense_buf_3_q0        |   in|   32|   ap_memory|   dense_buf_3|         array|
|dense_buf_4_address0  |  out|   17|   ap_memory|   dense_buf_4|         array|
|dense_buf_4_ce0       |  out|    1|   ap_memory|   dense_buf_4|         array|
|dense_buf_4_q0        |   in|   32|   ap_memory|   dense_buf_4|         array|
|dense_buf_5_address0  |  out|   17|   ap_memory|   dense_buf_5|         array|
|dense_buf_5_ce0       |  out|    1|   ap_memory|   dense_buf_5|         array|
|dense_buf_5_q0        |   in|   32|   ap_memory|   dense_buf_5|         array|
|dense_buf_6_address0  |  out|   17|   ap_memory|   dense_buf_6|         array|
|dense_buf_6_ce0       |  out|    1|   ap_memory|   dense_buf_6|         array|
|dense_buf_6_q0        |   in|   32|   ap_memory|   dense_buf_6|         array|
|dense_buf_7_address0  |  out|   17|   ap_memory|   dense_buf_7|         array|
|dense_buf_7_ce0       |  out|    1|   ap_memory|   dense_buf_7|         array|
|dense_buf_7_q0        |   in|   32|   ap_memory|   dense_buf_7|         array|
|out_buf_0_address1    |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_ce1         |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_we1         |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_d1          |  out|   32|   ap_memory|     out_buf_0|         array|
|out_buf_1_address1    |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_ce1         |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_we1         |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_d1          |  out|   32|   ap_memory|     out_buf_1|         array|
|out_buf_2_address1    |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_ce1         |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_we1         |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_d1          |  out|   32|   ap_memory|     out_buf_2|         array|
|out_buf_3_address1    |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_ce1         |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_we1         |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_d1          |  out|   32|   ap_memory|     out_buf_3|         array|
|out_buf_4_address1    |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_ce1         |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_we1         |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_d1          |  out|   32|   ap_memory|     out_buf_4|         array|
|out_buf_5_address1    |  out|   13|   ap_memory|     out_buf_5|         array|
|out_buf_5_ce1         |  out|    1|   ap_memory|     out_buf_5|         array|
|out_buf_5_we1         |  out|    1|   ap_memory|     out_buf_5|         array|
|out_buf_5_d1          |  out|   32|   ap_memory|     out_buf_5|         array|
|out_buf_6_address1    |  out|   13|   ap_memory|     out_buf_6|         array|
|out_buf_6_ce1         |  out|    1|   ap_memory|     out_buf_6|         array|
|out_buf_6_we1         |  out|    1|   ap_memory|     out_buf_6|         array|
|out_buf_6_d1          |  out|   32|   ap_memory|     out_buf_6|         array|
|out_buf_7_address1    |  out|   13|   ap_memory|     out_buf_7|         array|
|out_buf_7_ce1         |  out|    1|   ap_memory|     out_buf_7|         array|
|out_buf_7_we1         |  out|    1|   ap_memory|     out_buf_7|         array|
|out_buf_7_d1          |  out|   32|   ap_memory|     out_buf_7|         array|
|len                   |   in|   32|     ap_none|           len|        scalar|
|idx                   |   in|   64|     ap_none|           idx|        scalar|
|idx1                  |   in|   64|     ap_none|          idx1|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

