Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Dec 14 03:27:17 2017
| Host         : DESKTOP-CT1471N running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 28         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ja_pin1_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ja_pin2_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ja_pin3_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ja_pin4_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on jb_pin10_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on jb_pin1_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on jb_pin2_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on jb_pin3_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on jb_pin4_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on jb_pin7_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on jb_pin8_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on jb_pin9_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on jc_pin1_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on jc_pin2_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on jc_pin3_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on jc_pin4_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>


