//===========================================================================
// Verilog module generated by IPexpress    09/03/2024    12:46:09       
// Filename  : rx_dphy_params.v                                    
// IP package: CSI-2/DSI D-PHY Receiver 1.6                           
// Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved. 
//===========================================================================
localparam PARSER      = "ON";
localparam RX_TYPE     = "DSI";
localparam NUM_RX_LANE = 4;
localparam RX_GEAR     = 8;
localparam DPHY_RX_IP  = "MIXEL";
localparam DATA_TYPE   = "RGB888";
localparam RX_CLK_MODE = "HS_ONLY";
localparam LANE_ALIGN  = "ON";
localparam WORD_ALIGN  = "ON";
localparam BYTECLK_MHZ = 27;
localparam FIFO_TYPE   = "LUT";
