<?xml version="1.0" encoding="UTF-8"?>
<topic id="PowerBlock-4C40ADBA" xml:lang="en">
   <title>Power Block</title>
   <shortdesc>
      <keyword>Reality EMEA</keyword>
   </shortdesc>
   <prolog>








   
      <author>Pallavi</author>
      <critdates>
         <created date="2025-11-18+05:30"/>
         <revised modified="2025-11-18"/>
      </critdates>
      <metadata>
         <audience type="role"
                   otherprops="[production, maintenance, quality, safety, engineering, management]"/>
         <keywords><!-- Product layer -->
            <indexterm>metr-pxc-reality</indexterm>
            <indexterm>power-block</indexterm>
            <indexterm>power-module</indexterm>
            <indexterm>dc-link</indexterm>
            <indexterm>busbar</indexterm>
            <indexterm>cooling-system</indexterm>
            <!-- Process layer -->
            <indexterm>module-assembly</indexterm>
            <indexterm>module-replacement</indexterm>
            <indexterm>module-testing</indexterm>
            <indexterm>cooling-maintenance</indexterm>
            <indexterm>power-block-commissioning</indexterm>
            <indexterm>module-balancing</indexterm>
            <!-- Context layer -->
            <indexterm>assembly-line</indexterm>
            <indexterm>service-area</indexterm>
            <indexterm>manufacturing-floor</indexterm>
            <indexterm>ups-installation</indexterm>
            <indexterm>maintenance</indexterm>
            <indexterm>production-operations</indexterm>
         </keywords>
         <prodinfo>
            <prodname>metR-PXC-Reality</prodname>
            <platform>web</platform>
         </prodinfo>
         <othermeta name="title" content="Power Block"/>
         <othermeta name="shortdesc"
                    content="Details on the power block assembly: modules, busbars, DC-link and cooling integration."/>
         <othermeta name="language" content="en-GB"/>
         <othermeta name="version" content="1.0.0"/>
         <othermeta name="docStage" content="approved"/>
         <othermeta name="access.role" content="internal"/>
         <othermeta name="data.classification" content="non-sensitive"/>
         <othermeta name="retention.policy" content="standard-36m"/>
         <othermeta name="entities"
                    content="power-block; power-module; dc-link; busbar; cooling-system"/>
         <othermeta name="taxonomy"
                    content="domain:industrial-engineering;usecase:assembly-and-maintenance;industry:glass-manufacturing"/>
         <othermeta name="tags" content="power-block, modules, busbar, dc-link, cooling"/>
         <othermeta name="usecase" content="assembly-and-maintenance"/>
      </metadata>
   </prolog>
   <body>
      <section>
         <indexterm>power block</indexterm>
      </section>
      <section>
         <title>Power Block Principle Diagram</title>
         <p>
            <fig>
               <image href="../Images/powerblockprinciplediagram_120mm_0000116662.svg"
                      scalefit="yes"
                      translate="yes"
                      xml:lang="en"
                      placement="inline"/>
            </fig>
         </p>
         <p>One power block consists of:<ul>
               <li>
                  <p>Power module (maximum 2)</p>
               </li>
               <li>
                  <p>Controller box</p>
               </li>
               <li>
                  <p>Power connection board</p>
               </li>
               <li>
                  <p>Capacitor board</p>
               </li>
               <li>
                  <p>Fan with fan monitor</p>
               </li>
            </ul>
         </p>
      </section>
      <section>
         <title>Power Block Structure</title>
         <p>One power block consists
of one or two power modules (max. 40 kVA)<ul>
               <li>
                  <p>Up to two power blocks can be paralleled (max. 80 kVA)</p>
               </li>
               <li>
                  <p>Each power block has its own controller (max. 2 controllers)<ul>
                        <li>
                           <p>Data collection, communication, load sharing and parallel behavior
is controlled by the master controller</p>
                        </li>
                     </ul>
                  </p>
               </li>
               <li>
                  <p>Inverter self-test is run at every start-up</p>
               </li>
               <li>
                  <p>10 kVA, 30 kVA and 50 kVA are derated</p>
               </li>
               <li>
                  <p>Odd number of power modules is allowed</p>
               </li>
            </ul>
         </p>
         <p>
            <fig>
               <title>Power block structure</title>
               <image href="../Images/powerblockstructure_120mm_0000116661.svg"
                      translate="yes"
                      xml:lang="en"
                      placement="inline"/>
            </fig>
         </p>
      </section>
   </body>
</topic>
