#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 12 14:08:39 2025
# Process ID: 7152
# Current directory: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17000 C:\TaiLieuHocTap\Nam3k2\FPGA\SPI_Master_Max7219\SPI.xpr
# Log file: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/vivado.log
# Journal file: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 840.086 ; gain = 201.555
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 14:10:09 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 14:10:09 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 14:41:23 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reorder_files -fileset constrs_1 -before C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.srcs/constrs_1/new/Gan_chan.xdc C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.srcs/constrs_1/new/Gan_chan.xdc
reset_run impl_1
launch_runs impl_1 -jobs 6
[Mon May 12 15:11:44 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 15:12:37 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 15:12:37 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 15:24:04 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 15:24:04 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 15:25:18 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 15:30:29 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 15:30:29 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 15:31:55 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 15:40:39 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 15:40:39 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 15:42:56 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 15:50:04 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 15:50:04 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 15:51:16 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 15:55:36 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 15:55:36 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 15:57:20 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 15:57:20 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 15:59:36 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 16:01:44 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 16:01:44 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 16:03:43 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 16:08:08 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 16:08:08 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 16:09:42 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 16:12:43 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 16:12:43 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 16:14:10 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 12 16:19:27 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May 12 16:19:27 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 12 16:21:39 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/spi_master.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 12 16:24:13 2025...
