       1                                ;
       2                                ;    **************************************
       3                                ;    * Simulate various Move instruction 
       4                                ;    * addressing modes
       5                                ;    **************************************
       6                                ;
       7 000000 000055                  A1: .WORD 55
       8 000002 000040                  A2: .WORD 40
       9 000004 000022                  A3: .WORD 22
      10                                
      11                                ; source op varies but destn op is always a reg mode
      12                                START:
      13 000006 012700  000000          	MOV #A1, r0    ; immediate: r0 = A1 ( equals address 0)
      14 000012 012702  000004          	MOV #A3, r2    ; immediate: r0 = A1 ( equals address 0)
      15 000016 012701  000077          	MOV #77, r1    ; r1=77
      16 000022 010110                  	MOV r1, @r0    ; reg defer 55->77
      17 000024 060120                  	ADD r1, (r0)+  ; auto-incr 40->77+77, r0=2
      18 000026 066020  000002          	ADD 2(r0), (r0)+    ;
      19 000032 161260  177774          	SUB (r2), -4(r0)
      20 000036 162727  000002  000002  	SUB #2, #2
      21 000044 162727  000003  000006  	SUB #3, #6
      22 000052 162727  177776  000004  	SUB #-2, #4
      23 000060 162727  177773  000004  	SUB #-5, #4
      24 000066 162727  000007  000005  	SUB #7, #5
      25 000074 162727  000002  177775  	SUB #2, #-3
      26 000102 162727  177773  177776  	SUB #-5, #-2
      27 000110 162727  000006  177774  	SUB #6, #-4
      28 000116 162727  177777  077777  	SUB #-1, #077777
      29 000124 162727  177777  100000  	SUB #-1, #100000
      30 000132 162727  000001  100000  	SUB #1, #100000
      31 000140 000000                  	HALT
      32                                	.END START 	
      32                                
