<html><body><samp><pre>
<!@TC:1607566816>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-LQGE2UU

# Wed Dec  9 21:20:16 2020

#Implementation: trb3_periph_blank

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1607566829> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1607566829> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1607566829> | Setting time resolution to ps
@N: : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:13:7:13:24:@N::@XP_MSG">trb3_periph_blank.vhd(13)</a><!@TM:1607566829> | Top entity is set to trb3_periph_blank.
<font color=#A52A2A>@W:<a href="@W:CD709:@XP_HELP">CD709</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\config.vhd:70:11:70:28:@W:CD709:@XP_MSG">config.vhd(70)</a><!@TM:1607566829> | constant included_features declaration does not conform to earlier declaration</font>
VHDL syntax check successful!
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Process completed successfully.
# Wed Dec  9 21:20:17 2020

###########################################################]
<a name=compilerReport3></a>Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1607566829> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\LA_FIFO.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\readoutfifo.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ch48.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\comnet.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\DeBounce_v.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\hit_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\InputBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux3x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux16x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit5.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shiftout32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\StrSt.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\sync_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 77MB)


Process completed successfully.
# Wed Dec  9 21:20:17 2020

###########################################################]
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1607566829> | Setting time resolution to ps
@N: : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:13:7:13:24:@N::@XP_MSG">trb3_periph_blank.vhd(13)</a><!@TM:1607566829> | Top entity is set to trb3_periph_blank.
File C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\std_textio.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_125_int.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\uart_rec.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\uart_trans.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\optical_link\f_divider.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\pll_in200_out100.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\config.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_components.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\trb3_components.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_CRC.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_CRC8.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_pattern_gen.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_encoder.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_dummy_fifo.vhd changed - recompiling
File C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vhd\signed.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_dummy_fifo.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_ibuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_arbiter.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp2m_fifo.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\bus_register_handler.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x8_dp.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_dp.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_dp_rw.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net_fifo_16bit_bram_dualport.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\lcd.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\debuguart.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\uart.vhd changed - recompiling
File C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\spi_master_generic.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD709:@XP_HELP">CD709</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\config.vhd:70:11:70:28:@W:CD709:@XP_MSG">config.vhd(70)</a><!@TM:1607566829> | constant included_features declaration does not conform to earlier declaration</font>
VHDL syntax check successful!
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:13:7:13:24:@N:CD630:@XP_MSG">trb3_periph_blank.vhd(13)</a><!@TM:1607566829> | Synthesizing work.trb3_periph_blank.trb3_periph_blank_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:129:15:129:17:@N:CD233:@XP_MSG">trb3_periph_blank.vhd(129)</a><!@TM:1607566829> | Using sequential encoding for type state_t.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:225:2:225:18:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(225)</a><!@TM:1607566829> | Port sci_ack of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:225:2:225:18:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(225)</a><!@TM:1607566829> | Port sci_data_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:225:2:225:18:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(225)</a><!@TM:1607566829> | Port clk_rx_full_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:225:2:225:18:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(225)</a><!@TM:1607566829> | Port clk_rx_half_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port debug_lvl1_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port stat_trigger_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port stat_addr_debug of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port stat_onewire of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port stat_debug_ipu_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port stat_debug_data_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port stat_debug_2 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port stat_debug_1 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port stat_debug_ipu of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port regio_common_ctrl_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CD326:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Port regio_common_stat_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:101:9:101:16:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(101)</a><!@TM:1607566829> | Signal med2int_0.clk_full is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:101:9:101:16:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(101)</a><!@TM:1607566829> | Signal med2int_0.clk_half is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Signal readout_tx_0.statusbits is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Signal busrdo_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Signal busrdo_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:120:9:120:26:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(120)</a><!@TM:1607566829> | Bit 5 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:120:9:120:26:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(120)</a><!@TM:1607566829> | Bit 6 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:120:9:120:26:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(120)</a><!@TM:1607566829> | Bit 12 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:120:9:120:26:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(120)</a><!@TM:1607566829> | Bit 13 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 0 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 2 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 3 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 4 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 5 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 6 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 7 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 8 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 9 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 10 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 11 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 12 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 13 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 14 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:121:27:121:35:@W:CD796:@XP_MSG">trb3_periph_blank.vhd(121)</a><!@TM:1607566829> | Bit 15 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:122:9:122:16:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(122)</a><!@TM:1607566829> | Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:122:27:122:35:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(122)</a><!@TM:1607566829> | Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:125:9:125:17:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(125)</a><!@TM:1607566829> | Signal serdes_i is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:131:23:131:34:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(131)</a><!@TM:1607566829> | Signal data_amount is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:132:9:132:13:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(132)</a><!@TM:1607566829> | Signal data is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:133:9:133:13:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(133)</a><!@TM:1607566829> | Signal addr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:137:9:137:11:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(137)</a><!@TM:1607566829> | Signal rd is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:137:13:137:15:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(137)</a><!@TM:1607566829> | Signal wr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:137:22:137:28:@W:CD638:@XP_MSG">trb3_periph_blank.vhd(137)</a><!@TM:1607566829> | Signal netclk is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:11:7:11:17:@N:CD630:@XP_MSG">trb3_tools.vhd(11)</a><!@TM:1607566829> | Synthesizing work.trb3_tools.trb3_tools_arch.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:56:66:65:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busspi_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:56:66:65:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busspi_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.data is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:106:66:115:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busmon_tx.unknown is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:106:66:115:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busmon_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:106:66:115:@W:CD638:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busmon_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:70:7:70:14:@W:CD638:@XP_MSG">trb3_tools.vhd(70)</a><!@TM:1607566829> | Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:70:16:70:23:@W:CD638:@XP_MSG">trb3_tools.vhd(70)</a><!@TM:1607566829> | Signal uart_tx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:76:7:76:15:@W:CD638:@XP_MSG">trb3_tools.vhd(76)</a><!@TM:1607566829> | Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:77:7:77:19:@W:CD638:@XP_MSG">trb3_tools.vhd(77)</a><!@TM:1607566829> | Signal debug_status is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:7:7:7:23:@N:CD630:@XP_MSG">input_statistics.vhd(7)</a><!@TM:1607566829> | Synthesizing work.input_statistics.input_statistics_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:70:13:70:15:@N:CD233:@XP_MSG">input_statistics.vhd(70)</a><!@TM:1607566829> | Using sequential encoding for type state_t.
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:147:30:147:52:@W:CD609:@XP_MSG">input_statistics.vhd(147)</a><!@TM:1607566829> | Index value 0 to 35 could be out of prefix range 0 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:148:29:148:52:@W:CD610:@XP_MSG">input_statistics.vhd(148)</a><!@TM:1607566829> | Index value 0 to 35 could be out of prefix range 0 downto 0. </font>
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:147:30:147:52:@W:CD609:@XP_MSG">input_statistics.vhd(147)</a><!@TM:1607566829> | Index value 0 to 35 could be out of prefix range 0 to 0 </font>
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:148:29:148:52:@W:CD610:@XP_MSG">input_statistics.vhd(148)</a><!@TM:1607566829> | Index value 0 to 35 could be out of prefix range 0 downto 0. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:73:7:73:17:@W:CD796:@XP_MSG">input_statistics.vhd(73)</a><!@TM:1607566829> | Bit 11 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:73:7:73:17:@W:CD796:@XP_MSG">input_statistics.vhd(73)</a><!@TM:1607566829> | Bit 12 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:73:7:73:17:@W:CD796:@XP_MSG">input_statistics.vhd(73)</a><!@TM:1607566829> | Bit 13 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:73:7:73:17:@W:CD796:@XP_MSG">input_statistics.vhd(73)</a><!@TM:1607566829> | Bit 14 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:14:7:14:22:@N:CD630:@XP_MSG">fifo_18x1k_oreg.vhd(14)</a><!@TM:1607566829> | Synthesizing work.fifo_18x1k_oreg.structure.
Post processing for work.fifo_18x1k_oreg.structure
Post processing for work.input_statistics.input_statistics_arch
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:79:11:79:14:@W:CL169:@XP_MSG">input_statistics.vhd(79)</a><!@TM:1607566829> | Pruning unused register tmp(4 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:54:7:54:18:@W:CL271:@XP_MSG">input_statistics.vhd(54)</a><!@TM:1607566829> | Pruning unused bits 5 to 1 of THE_CONTROL.fifo_select(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:54:7:54:18:@W:CL169:@XP_MSG">input_statistics.vhd(54)</a><!@TM:1607566829> | Pruning unused register fifo_select(0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:55:7:55:18:@N:CL189:@XP_MSG">input_statistics.vhd(55)</a><!@TM:1607566829> | Register bit THE_CONTROL.fifo_in_sel(5) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:55:7:55:18:@W:CL260:@XP_MSG">input_statistics.vhd(55)</a><!@TM:1607566829> | Pruning register bit 5 of fifo_in_sel(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:7:7:7:36:@N:CD630:@XP_MSG">input_to_trigger_logic_record.vhd(7)</a><!@TM:1607566829> | Synthesizing work.input_to_trigger_logic_record.input_to_trigger_logic_arch.
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:72:42:72:57:@W:CD609:@XP_MSG">input_to_trigger_logic_record.vhd(72)</a><!@TM:1607566829> | Index value 0 to 7 could be out of prefix range 0 to 3 </font>
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:122:57:122:72:@W:CD609:@XP_MSG">input_to_trigger_logic_record.vhd(122)</a><!@TM:1607566829> | Index value 0 to 7 could be out of prefix range 0 to 3 </font>
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:72:42:72:57:@W:CD609:@XP_MSG">input_to_trigger_logic_record.vhd(72)</a><!@TM:1607566829> | Index value 0 to 7 could be out of prefix range 0 to 3 </font>
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:122:57:122:72:@W:CD609:@XP_MSG">input_to_trigger_logic_record.vhd(122)</a><!@TM:1607566829> | Index value 0 to 7 could be out of prefix range 0 to 3 </font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:257:0:257:7:@W:CG296:@XP_MSG">input_to_trigger_logic_record.vhd(257)</a><!@TM:1607566829> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:262:15:262:36:@W:CG290:@XP_MSG">input_to_trigger_logic_record.vhd(262)</a><!@TM:1607566829> | Referenced variable coincidence_enable is not in sensitivity list.</font>
Post processing for work.input_to_trigger_logic_record.input_to_trigger_logic_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:19:4:19:10:@W:CL240:@XP_MSG">input_to_trigger_logic_record.vhd(19)</a><!@TM:1607566829> | Signal BUS_TX.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:19:4:19:10:@W:CL240:@XP_MSG">input_to_trigger_logic_record.vhd(19)</a><!@TM:1607566829> | Signal BUS_TX.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:239:12:239:13:@W:CL169:@XP_MSG">input_to_trigger_logic_record.vhd(239)</a><!@TM:1607566829> | Pruning unused register i(31 downto 26). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:231:13:231:14:@W:CL169:@XP_MSG">input_to_trigger_logic_record.vhd(231)</a><!@TM:1607566829> | Pruning unused register m(4 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:59:11:59:18:@W:CL169:@XP_MSG">input_to_trigger_logic_record.vhd(59)</a><!@TM:1607566829> | Pruning unused register outchan(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:60:11:60:16:@W:CL169:@XP_MSG">input_to_trigger_logic_record.vhd(60)</a><!@TM:1607566829> | Pruning unused register slice(1 downto 0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:55:7:55:25:@N:CL134:@XP_MSG">input_to_trigger_logic_record.vhd(55)</a><!@TM:1607566829> | Found RAM coincidence_enable, depth=16, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:54:29:54:49:@N:CL134:@XP_MSG">input_to_trigger_logic_record.vhd(54)</a><!@TM:1607566829> | Found RAM coincidence_config_2, depth=17, width=5
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:54:7:54:27:@N:CL134:@XP_MSG">input_to_trigger_logic_record.vhd(54)</a><!@TM:1607566829> | Found RAM coincidence_config_1, depth=17, width=5
@N:<a href="@N:CL214:@XP_HELP">CL214</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:122:57:122:63:@N:CL214:@XP_MSG">input_to_trigger_logic_record.vhd(122)</a><!@TM:1607566829> | Found multi-write port RAM enable, number of write ports=2, depth=4, width=32
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:9:4:9:10:@W:CL169:@XP_MSG">input_to_trigger_logic_record.vhd(9)</a><!@TM:1607566829> | Pruning unused register coincidence_config_1_16(4 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:9:4:9:10:@W:CL169:@XP_MSG">input_to_trigger_logic_record.vhd(9)</a><!@TM:1607566829> | Pruning unused register coincidence_config_2_16(4 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:47:7:47:27:@W:CL111:@XP_MSG">input_to_trigger_logic_record.vhd(47)</a><!@TM:1607566829> | All reachable assignments to PROC_MULT.current_multiplicity(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:47:7:47:27:@W:CL111:@XP_MSG">input_to_trigger_logic_record.vhd(47)</a><!@TM:1607566829> | All reachable assignments to PROC_MULT.current_multiplicity(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:47:7:47:27:@W:CL111:@XP_MSG">input_to_trigger_logic_record.vhd(47)</a><!@TM:1607566829> | All reachable assignments to PROC_MULT.current_multiplicity(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd:6:7:6:18:@N:CD630:@XP_MSG">spi_ltc2600.vhd(6)</a><!@TM:1607566829> | Synthesizing work.spi_ltc2600.spi_ltc2600_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd:56:15:56:17:@N:CD231:@XP_MSG">spi_ltc2600.vhd(56)</a><!@TM:1607566829> | Using onehot encoding for type fsm_t. For example, enumeration idle is mapped to "10000000".
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd:132:16:132:29:@W:CD609:@XP_MSG">spi_ltc2600.vhd(132)</a><!@TM:1607566829> | Index value 0 to 31 could be out of prefix range 0 to 15 </font>
<font color=#A52A2A>@W:<a href="@W:CD609:@XP_HELP">CD609</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd:132:16:132:29:@W:CD609:@XP_MSG">spi_ltc2600.vhd(132)</a><!@TM:1607566829> | Index value 0 to 31 could be out of prefix range 0 to 15 </font>
Post processing for work.spi_ltc2600.spi_ltc2600_arch
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd:65:13:65:17:@W:CL169:@XP_MSG">spi_ltc2600.vhd(65)</a><!@TM:1607566829> | Pruning unused register addr(3 downto 0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd:35:9:35:12:@N:CL134:@XP_MSG">spi_ltc2600.vhd(35)</a><!@TM:1607566829> | Found RAM ram, depth=16, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd:35:9:35:12:@N:CL134:@XP_MSG">spi_ltc2600.vhd(35)</a><!@TM:1607566829> | Found RAM ram, depth=16, width=32
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:8:7:8:15:@N:CD630:@XP_MSG">sedcheck.vhd(8)</a><!@TM:1607566829> | Synthesizing work.sedcheck.sed_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:41:15:41:17:@N:CD231:@XP_MSG">sedcheck.vhd(41)</a><!@TM:1607566829> | Using onehot encoding for type state_t. For example, enumeration idle is mapped to "10000000".
Post processing for work.sedcheck.sed_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:14:4:14:10:@W:CL240:@XP_MSG">sedcheck.vhd(14)</a><!@TM:1607566829> | Signal BUS_TX.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:14:4:14:10:@W:CL240:@XP_MSG">sedcheck.vhd(14)</a><!@TM:1607566829> | Signal BUS_TX.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:14:4:14:10:@W:CL111:@XP_MSG">sedcheck.vhd(14)</a><!@TM:1607566829> | All reachable assignments to proc_reg.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:CL189:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566829> | Register bit DEBUG(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:CL189:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566829> | Register bit DEBUG(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:CL189:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566829> | Register bit DEBUG(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:CL189:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566829> | Register bit DEBUG(14) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:CL189:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566829> | Register bit DEBUG(15) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:199:0:199:5:@W:CL279:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566829> | Pruning register bits 15 to 11 of DEBUG(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:8:7:8:20:@N:CD630:@XP_MSG">load_settings.vhd(8)</a><!@TM:1607566829> | Synthesizing work.load_settings.load_settings_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:85:25:85:27:@N:CD231:@XP_MSG">load_settings.vhd(85)</a><!@TM:1607566829> | Using onehot encoding for type read_page_state_t. For example, enumeration idle is mapped to "10000000".
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:102:24:102:26:@N:CD233:@XP_MSG">load_settings.vhd(102)</a><!@TM:1607566829> | Using sequential encoding for type pop_page_state_t.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:113:21:113:23:@N:CD231:@XP_MSG">load_settings.vhd(113)</a><!@TM:1607566829> | Using onehot encoding for type parse_state_t. For example, enumeration wait_for_command is mapped to "1000000000000000000".
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:152:7:152:20:@W:CD638:@XP_MSG">load_settings.vhd(152)</a><!@TM:1607566829> | Signal header_string is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram.vhd:9:7:9:10:@N:CD630:@XP_MSG">ram.vhd(9)</a><!@TM:1607566829> | Synthesizing work.ram.ram_arch.
Post processing for work.ram.ram_arch
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram.vhd:25:8:25:11:@N:CL134:@XP_MSG">ram.vhd(25)</a><!@TM:1607566829> | Found RAM ram, depth=256, width=8
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\spi_master_generic.vhd:8:7:8:25:@N:CD630:@XP_MSG">spi_master_generic.vhd(8)</a><!@TM:1607566829> | Synthesizing work.spi_master_generic.spi_master_generic_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\spi_master_generic.vhd:51:24:51:26:@N:CD233:@XP_MSG">spi_master_generic.vhd(51)</a><!@TM:1607566829> | Using sequential encoding for type transfer_state_t.
Post processing for work.spi_master_generic.spi_master_generic_arch
Post processing for work.load_settings.load_settings_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:21:4:21:10:@W:CL240:@XP_MSG">load_settings.vhd(21)</a><!@TM:1607566829> | Signal BUS_TX.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:21:4:21:10:@W:CL240:@XP_MSG">load_settings.vhd(21)</a><!@TM:1607566829> | Signal BUS_TX.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:86:23:86:43:@W:CL111:@XP_MSG">load_settings.vhd(86)</a><!@TM:1607566829> | All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(send_cmd) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:86:23:86:43:@W:CL111:@XP_MSG">load_settings.vhd(86)</a><!@TM:1607566829> | All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(wait_for_spi_ready) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:25:4:25:17:@W:CL111:@XP_MSG">load_settings.vhd(25)</a><!@TM:1607566829> | All reachable assignments to PARSE.BUS_MASTER_TX.timeout are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:25:4:25:17:@W:CL111:@XP_MSG">load_settings.vhd(25)</a><!@TM:1607566829> | All reachable assignments to PARSE.BUS_MASTER_TX.read are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:21:4:21:10:@W:CL111:@XP_MSG">load_settings.vhd(21)</a><!@TM:1607566829> | All reachable assignments to sync.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:96:26:96:47:@N:CL189:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566829> | Register bit PARSE.new_pop_page_position(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:96:26:96:47:@N:CL189:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566829> | Register bit PARSE.new_pop_page_position(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:96:26:96:47:@N:CL189:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566829> | Register bit PARSE.new_pop_page_position(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:96:26:96:47:@N:CL189:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566829> | Register bit PARSE.new_pop_page_position(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:96:26:96:47:@N:CL189:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566829> | Register bit PARSE.new_pop_page_position(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:96:26:96:47:@N:CL189:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566829> | Register bit PARSE.new_pop_page_position(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:96:26:96:47:@N:CL189:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566829> | Register bit PARSE.new_pop_page_position(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:96:26:96:47:@N:CL189:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566829> | Register bit PARSE.new_pop_page_position(7) is always 0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd:11:7:11:39:@N:CD630:@XP_MSG">spi_flash_and_fpga_reload_record.vhd(11)</a><!@TM:1607566829> | Synthesizing work.spi_flash_and_fpga_reload_record.flash_reboot_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\fpga_reboot.vhd:6:7:6:18:@N:CD630:@XP_MSG">fpga_reboot.vhd(6)</a><!@TM:1607566829> | Synthesizing work.fpga_reboot.fpga_reboot_arch.
Post processing for work.fpga_reboot.fpga_reboot_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd:10:7:10:25:@N:CD630:@XP_MSG">spi_databus_memory.vhd(10)</a><!@TM:1607566829> | Synthesizing work.spi_databus_memory.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd:37:14:37:16:@N:CD231:@XP_MSG">spi_databus_memory.vhd(37)</a><!@TM:1607566829> | Using onehot encoding for type states. For example, enumeration sleep is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd:122:8:122:25:@N:CD604:@XP_MSG">spi_databus_memory.vhd(122)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd:14:7:14:24:@N:CD630:@XP_MSG">spi_dpram_32_to_8.vhd(14)</a><!@TM:1607566829> | Synthesizing work.spi_dpram_32_to_8.structure.
Post processing for work.spi_dpram_32_to_8.structure
Post processing for work.spi_databus_memory.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd:61:6:61:8:@W:CL169:@XP_MSG">spi_databus_memory.vhd(61)</a><!@TM:1607566829> | Pruning unused register store_rd_3. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd:10:7:10:17:@N:CD630:@XP_MSG">spi_master.vhd(10)</a><!@TM:1607566829> | Synthesizing work.spi_master.behavioral.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd:44:16:44:18:@N:CD233:@XP_MSG">spi_master.vhd(44)</a><!@TM:1607566829> | Using sequential encoding for type states.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd:208:6:208:25:@N:CD604:@XP_MSG">spi_master.vhd(208)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd:12:7:12:15:@N:CD630:@XP_MSG">spi_slim.vhd(12)</a><!@TM:1607566829> | Synthesizing work.spi_slim.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd:53:13:53:15:@N:CD231:@XP_MSG">spi_slim.vhd(53)</a><!@TM:1607566829> | Using onehot encoding for type state_t. For example, enumeration idle is mapped to "10000000000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd:510:8:510:24:@N:CD604:@XP_MSG">spi_slim.vhd(510)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd:526:8:526:24:@N:CD604:@XP_MSG">spi_slim.vhd(526)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
Post processing for work.spi_slim.behavioral
Post processing for work.spi_master.behavioral
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_master.vhd:220:6:220:8:@W:CL271:@XP_MSG">spi_master.vhd(220)</a><!@TM:1607566829> | Pruning unused bits 23 to 0 of reg_status_data_2(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler.vhd:10:7:10:34:@N:CD630:@XP_MSG">trb_net16_regio_bus_handler.vhd(10)</a><!@TM:1607566829> | Synthesizing work.trb_net16_regio_bus_handler.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler.regio_bus_handler_arch
Post processing for work.spi_flash_and_fpga_reload_record.flash_reboot_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd:16:4:16:10:@W:CL240:@XP_MSG">spi_flash_and_fpga_reload_record.vhd(16)</a><!@TM:1607566829> | Signal BUS_TX.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd:16:4:16:10:@W:CL240:@XP_MSG">spi_flash_and_fpga_reload_record.vhd(16)</a><!@TM:1607566829> | Signal BUS_TX.wack is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:8:7:8:41:@N:CD630:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(8)</a><!@TM:1607566829> | Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:20:4:20:12:@W:CL240:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(20)</a><!@TM:1607566829> | Signal REGIO_TX.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:20:4:20:12:@W:CL240:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(20)</a><!@TM:1607566829> | Signal REGIO_TX.wack is floating; a simulation mismatch is possible.</font>
Post processing for work.trb3_tools.trb3_tools_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:106:66:115:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busmon_tx.unknown is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:106:66:115:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busmon_tx.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:106:66:115:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busmon_tx.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.nack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busuart_tx.ack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 0 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 1 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 2 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 3 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 4 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 5 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 6 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 7 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 8 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 9 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 10 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 11 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 12 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 13 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 14 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 15 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 16 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 17 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 18 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 19 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 20 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 21 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 22 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 23 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 24 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 25 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 26 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 27 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 28 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 29 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 30 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:78:66:88:@W:CL252:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Bit 31 of signal busuart_tx.data is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:56:66:65:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busspi_tx.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:66:56:66:65:@W:CL240:@XP_MSG">trb3_tools.vhd(66)</a><!@TM:1607566829> | Signal busspi_tx.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:39:4:39:11:@W:CL252:@XP_MSG">trb3_tools.vhd(39)</a><!@TM:1607566829> | Bit 0 of signal LCD_OUT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:39:4:39:11:@W:CL252:@XP_MSG">trb3_tools.vhd(39)</a><!@TM:1607566829> | Bit 1 of signal LCD_OUT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:39:4:39:11:@W:CL252:@XP_MSG">trb3_tools.vhd(39)</a><!@TM:1607566829> | Bit 2 of signal LCD_OUT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:39:4:39:11:@W:CL252:@XP_MSG">trb3_tools.vhd(39)</a><!@TM:1607566829> | Bit 3 of signal LCD_OUT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:39:4:39:11:@W:CL252:@XP_MSG">trb3_tools.vhd(39)</a><!@TM:1607566829> | Bit 4 of signal LCD_OUT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:38:4:38:16:@W:CL240:@XP_MSG">trb3_tools.vhd(38)</a><!@TM:1607566829> | Signal DEBUG_TX_OUT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:36:4:36:15:@W:CL240:@XP_MSG">trb3_tools.vhd(36)</a><!@TM:1607566829> | Signal UART_TX_OUT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 35 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 111 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 112 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 113 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 114 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 115 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 116 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 117 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 118 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 119 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 120 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 121 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 122 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 123 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 124 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 125 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 126 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 127 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 128 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 129 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 130 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 131 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 132 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 133 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 134 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 135 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 136 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 137 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 138 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 139 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 140 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 141 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 142 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 143 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 144 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 145 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 147 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 218 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:84:27:84:66:@W:CL245:@XP_MSG">trb3_tools.vhd(84)</a><!@TM:1607566829> | Bit 219 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:8:7:8:41:@N:CD630:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(8)</a><!@TM:1607566829> | Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:20:4:20:12:@W:CL240:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(20)</a><!@TM:1607566829> | Signal REGIO_TX.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:20:4:20:12:@W:CL240:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(20)</a><!@TM:1607566829> | Signal REGIO_TX.wack is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:13:7:13:51:@N:CD630:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(13)</a><!@TM:1607566829> | Synthesizing work.trb_net16_endpoint_hades_full_handler_record.trb_net16_endpoint_hades_full_handler_record_arch.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:170:2:170:14:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(170)</a><!@TM:1607566829> | Port regio_idram_data_out of entity work.trb_net16_endpoint_hades_full is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Port stat_debug of entity work.trb_net16_regio_bus_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 160 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 161 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 162 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 163 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 164 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 165 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 166 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 167 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 168 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 169 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 170 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 171 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 172 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 173 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 174 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 175 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 176 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 177 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 178 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 179 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 180 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 181 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 182 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 183 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 184 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 185 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 186 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 187 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 188 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 189 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 190 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 191 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 192 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 193 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 194 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 195 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 196 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 197 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 198 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 199 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 200 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 201 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 202 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 203 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 204 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 205 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 206 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 207 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 208 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 209 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 210 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 211 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 212 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 213 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 214 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 215 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 216 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 217 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 218 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 219 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 220 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 221 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 222 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 223 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 224 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 225 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 226 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 227 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 228 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 229 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 230 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 231 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 232 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 233 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 234 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 235 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:114:9:114:26:@W:CD796:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(114)</a><!@TM:1607566829> | Bit 236 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>

Only the first 100 messages of id 'CD796' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CD796' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CD796} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:19:124:26:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal dbuf_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:19:124:26:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal dbuf_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:28:124:35:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal info_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:28:124:35:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal info_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:37:124:52:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_handler_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:37:124:52:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_handler_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:37:124:52:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_handler_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:54:124:68:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_buffer_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:54:124:68:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_buffer_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:54:124:68:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_buffer_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:163:9:163:21:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(163)</a><!@TM:1607566829> | Signal new_max_size is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:9:7:9:31:@N:CD630:@XP_MSG">handler_trigger_and_data.vhd(9)</a><!@TM:1607566829> | Synthesizing work.handler_trigger_and_data.handler_trigger_and_data_arch.
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:307:63:307:91:@W:CD610:@XP_MSG">handler_trigger_and_data.vhd(307)</a><!@TM:1607566829> | Index value 0 to 31 could be out of prefix range 0 downto 0. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:15:7:15:18:@N:CD630:@XP_MSG">handler_ipu.vhd(15)</a><!@TM:1607566829> | Synthesizing work.handler_ipu.handler_ipu_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:54:19:54:21:@N:CD231:@XP_MSG">handler_ipu.vhd(54)</a><!@TM:1607566829> | Using onehot encoding for type fsm_state_t. For example, enumeration idle is mapped to "100000".
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:117:12:117:19:@W:CG296:@XP_MSG">handler_ipu.vhd(117)</a><!@TM:1607566829> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:152:47:152:60:@W:CG290:@XP_MSG">handler_ipu.vhd(152)</a><!@TM:1607566829> | Referenced variable ipu_number_in is not in sensitivity list.</font>
Post processing for work.handler_ipu.handler_ipu_arch
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:93:6:93:8:@N:CL189:@XP_MSG">handler_ipu.vhd(93)</a><!@TM:1607566829> | Register bit dat_fifo_number(0) is always 0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:10:7:10:19:@N:CD630:@XP_MSG">handler_data.vhd(10)</a><!@TM:1607566829> | Synthesizing work.handler_data.handler_data_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:102:26:102:28:@N:CD233:@XP_MSG">handler_data.vhd(102)</a><!@TM:1607566829> | Using sequential encoding for type buffer_state_t.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:103:26:103:28:@N:CD233:@XP_MSG">handler_data.vhd(103)</a><!@TM:1607566829> | Using sequential encoding for type lvl1_state_t.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:125:9:125:26:@W:CD638:@XP_MSG">handler_data.vhd(125)</a><!@TM:1607566829> | Signal lvl1_statusbits_i is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd:10:7:10:20:@N:CD630:@XP_MSG">fifo_var_oreg.vhd(10)</a><!@TM:1607566829> | Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:14:7:14:23:@N:CD630:@XP_MSG">fifo_18x512_oreg.vhd(14)</a><!@TM:1607566829> | Synthesizing work.fifo_18x512_oreg.structure.
Post processing for work.fifo_18x512_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd:10:7:10:20:@N:CD630:@XP_MSG">fifo_var_oreg.vhd(10)</a><!@TM:1607566829> | Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:14:7:14:23:@N:CD630:@XP_MSG">fifo_36x512_oreg.vhd(14)</a><!@TM:1607566829> | Synthesizing work.fifo_36x512_oreg.structure.
Post processing for work.fifo_36x512_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd:10:7:10:20:@N:CD630:@XP_MSG">fifo_var_oreg.vhd(10)</a><!@TM:1607566829> | Synthesizing work.fifo_var_oreg.fifo_var_oreg_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:14:7:14:22:@N:CD630:@XP_MSG">fifo_36x2k_oreg.vhd(14)</a><!@TM:1607566829> | Synthesizing work.fifo_36x2k_oreg.structure.
Post processing for work.fifo_36x2k_oreg.structure
Post processing for work.fifo_var_oreg.fifo_var_oreg_arch
Post processing for work.handler_data.handler_data_arch
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:395:8:395:10:@N:CL189:@XP_MSG">handler_data.vhd(395)</a><!@TM:1607566829> | Register bit flag_almost_full(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(14) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(15) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(23) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(28) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(29) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(30) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@N:CL189:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Register bit STAT_DATA_BUFFER_LEVEL(31) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(14) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(15) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(23) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(24) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(25) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(26) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(27) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(28) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(29) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(30) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@N:CL189:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Register bit STAT_HEADER_BUFFER_LEVEL(31) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@W:CL279:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Pruning register bits 31 to 28 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@W:CL260:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Pruning register bit 23 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:432:8:432:10:@W:CL279:@XP_MSG">handler_data.vhd(432)</a><!@TM:1607566829> | Pruning register bits 15 to 12 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@W:CL279:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Pruning register bits 31 to 23 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:461:6:461:8:@W:CL279:@XP_MSG">handler_data.vhd(461)</a><!@TM:1607566829> | Pruning register bits 15 to 10 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Post processing for work.handler_trigger_and_data.handler_trigger_and_data_arch
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@N:CL189:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Register bit STATISTICS_DATA_OUT(24) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@N:CL189:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Register bit STATISTICS_DATA_OUT(25) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@N:CL189:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Register bit STATISTICS_DATA_OUT(26) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@N:CL189:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Register bit STATISTICS_DATA_OUT(27) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@N:CL189:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Register bit STATISTICS_DATA_OUT(28) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@N:CL189:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Register bit STATISTICS_DATA_OUT(29) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@N:CL189:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Register bit STATISTICS_DATA_OUT(30) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@N:CL189:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Register bit STATISTICS_DATA_OUT(31) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:303:6:303:8:@W:CL279:@XP_MSG">handler_trigger_and_data.vhd(303)</a><!@TM:1607566829> | Pruning register bits 31 to 24 of STATISTICS_DATA_OUT(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\bus_register_handler.vhd:9:7:9:27:@N:CD630:@XP_MSG">bus_register_handler.vhd(9)</a><!@TM:1607566829> | Synthesizing work.bus_register_handler.behavioral.
Post processing for work.bus_register_handler.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\bus_register_handler.vhd:9:7:9:27:@N:CD630:@XP_MSG">bus_register_handler.vhd(9)</a><!@TM:1607566829> | Synthesizing work.bus_register_handler.behavioral.
Post processing for work.bus_register_handler.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:8:7:8:41:@N:CD630:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(8)</a><!@TM:1607566829> | Synthesizing work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch.
Post processing for work.trb_net16_regio_bus_handler_record.regio_bus_handler_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:20:4:20:12:@W:CL240:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(20)</a><!@TM:1607566829> | Signal REGIO_TX.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:20:4:20:12:@W:CL240:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(20)</a><!@TM:1607566829> | Signal REGIO_TX.wack is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:13:7:13:36:@N:CD630:@XP_MSG">trb_net16_endpoint_hades_full.vhd(13)</a><!@TM:1607566829> | Synthesizing work.trb_net16_endpoint_hades_full.trb_net16_endpoint_hades_full_arch.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:328:8:328:13:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(328)</a><!@TM:1607566829> | Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:328:8:328:13:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(328)</a><!@TM:1607566829> | Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:328:8:328:13:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(328)</a><!@TM:1607566829> | Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:328:8:328:13:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(328)</a><!@TM:1607566829> | Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:399:8:399:23:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(399)</a><!@TM:1607566829> | Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:525:10:525:25:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(525)</a><!@TM:1607566829> | Port ipu_code_out of entity work.trb_net16_ipudata is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:328:8:328:13:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(328)</a><!@TM:1607566829> | Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:328:8:328:13:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(328)</a><!@TM:1607566829> | Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:399:8:399:23:@W:CD326:@XP_MSG">trb_net16_endpoint_hades_full.vhd(399)</a><!@TM:1607566829> | Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:817:64:817:84:@W:CD434:@XP_MSG">trb_net16_endpoint_hades_full.vhd(817)</a><!@TM:1607566829> | Signal trigger_number_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:817:30:817:37:@W:CG296:@XP_MSG">trb_net16_endpoint_hades_full.vhd(817)</a><!@TM:1607566829> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:822:46:822:71:@W:CG290:@XP_MSG">trb_net16_endpoint_hades_full.vhd(822)</a><!@TM:1607566829> | Referenced variable lvl1_tmg_trg_missing_flag is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:831:49:831:77:@W:CG290:@XP_MSG">trb_net16_endpoint_hades_full.vhd(831)</a><!@TM:1607566829> | Referenced variable buf_lvl1_trg_information_out is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:834:49:834:70:@W:CG290:@XP_MSG">trb_net16_endpoint_hades_full.vhd(834)</a><!@TM:1607566829> | Referenced variable buf_lvl1_trg_code_out is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:833:49:833:72:@W:CG290:@XP_MSG">trb_net16_endpoint_hades_full.vhd(833)</a><!@TM:1607566829> | Referenced variable buf_lvl1_trg_number_out is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:832:49:832:70:@W:CG290:@XP_MSG">trb_net16_endpoint_hades_full.vhd(832)</a><!@TM:1607566829> | Referenced variable buf_lvl1_trg_type_out is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:837:49:837:65:@W:CG290:@XP_MSG">trb_net16_endpoint_hades_full.vhd(837)</a><!@TM:1607566829> | Referenced variable buf_stat_onewire is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:835:49:835:75:@W:CG290:@XP_MSG">trb_net16_endpoint_hades_full.vhd(835)</a><!@TM:1607566829> | Referenced variable stat_counters_lvl1_handler is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:254:9:254:35:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(254)</a><!@TM:1607566829> | Signal last_lvl1_trg_received_out is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:255:9:255:37:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(255)</a><!@TM:1607566829> | Signal lvl1_trg_received_out_rising is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:256:9:256:38:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(256)</a><!@TM:1607566829> | Signal lvl1_trg_received_out_falling is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:260:9:260:27:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(260)</a><!@TM:1607566829> | Signal got_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:261:9:261:31:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(261)</a><!@TM:1607566829> | Signal got_timingless_trigger is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:262:9:262:29:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(262)</a><!@TM:1607566829> | Signal trigger_number_match is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:273:9:273:22:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(273)</a><!@TM:1607566829> | Signal int_trg_reset is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:277:9:277:21:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(277)</a><!@TM:1607566829> | Signal trg_invert_i is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:286:9:286:40:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(286)</a><!@TM:1607566829> | Signal last_trg_timing_trg_received_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:287:9:287:37:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(287)</a><!@TM:1607566829> | Signal last_timingtrg_counter_write is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:288:9:288:36:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(288)</a><!@TM:1607566829> | Signal last_timingtrg_counter_read is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:290:9:290:27:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(290)</a><!@TM:1607566829> | Signal reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:291:9:291:30:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(291)</a><!@TM:1607566829> | Signal trigger_timing_rising is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:292:9:292:32:@W:CD638:@XP_MSG">trb_net16_endpoint_hades_full.vhd(292)</a><!@TM:1607566829> | Signal last_reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:9:7:9:19:@N:CD630:@XP_MSG">handler_lvl1.vhd(9)</a><!@TM:1607566829> | Synthesizing work.handler_lvl1.handler_lvl1_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:75:12:75:14:@N:CD231:@XP_MSG">handler_lvl1.vhd(75)</a><!@TM:1607566829> | Using onehot encoding for type states. For example, enumeration idle is mapped to "1000000".
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:385:53:385:70:@W:CD434:@XP_MSG">handler_lvl1.vhd(385)</a><!@TM:1607566829> | Signal timing_trg_rising in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:384:17:384:24:@W:CG296:@XP_MSG">handler_lvl1.vhd(384)</a><!@TM:1607566829> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:398:23:398:34:@W:CG290:@XP_MSG">handler_lvl1.vhd(398)</a><!@TM:1607566829> | Referenced variable missing_tmg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:397:23:397:35:@W:CG290:@XP_MSG">handler_lvl1.vhd(397)</a><!@TM:1607566829> | Referenced variable spurious_trg is not in sensitivity list.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:537:6:537:24:@N:CD364:@XP_MSG">handler_lvl1.vhd(537)</a><!@TM:1607566829> | Removing redundant assignment.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:8:7:8:18:@N:CD630:@XP_MSG">signal_sync.vhd(8)</a><!@TM:1607566829> | Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\pulse_stretch.vhd:7:7:7:20:@N:CD630:@XP_MSG">pulse_stretch.vhd(7)</a><!@TM:1607566829> | Synthesizing work.pulse_stretch.behavioral.
Post processing for work.pulse_stretch.behavioral
Post processing for work.handler_lvl1.handler_lvl1_arch
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:199:4:199:6:@W:CL271:@XP_MSG">handler_lvl1.vhd(199)</a><!@TM:1607566829> | Pruning unused bits 2 to 1 of prev_trg_reg_3(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:593:2:593:4:@N:CL189:@XP_MSG">handler_lvl1.vhd(593)</a><!@TM:1607566829> | Register bit lvl1_delay(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:593:2:593:4:@N:CL189:@XP_MSG">handler_lvl1.vhd(593)</a><!@TM:1607566829> | Register bit lvl1_delay(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:593:2:593:4:@N:CL189:@XP_MSG">handler_lvl1.vhd(593)</a><!@TM:1607566829> | Register bit lvl1_delay(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:593:2:593:4:@N:CL189:@XP_MSG">handler_lvl1.vhd(593)</a><!@TM:1607566829> | Register bit lvl1_delay(14) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:593:2:593:4:@N:CL189:@XP_MSG">handler_lvl1.vhd(593)</a><!@TM:1607566829> | Register bit lvl1_delay(15) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:610:2:610:4:@N:CL189:@XP_MSG">handler_lvl1.vhd(610)</a><!@TM:1607566829> | Register bit buf_STATUS_OUT(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:610:2:610:4:@N:CL189:@XP_MSG">handler_lvl1.vhd(610)</a><!@TM:1607566829> | Register bit buf_STATUS_OUT(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:610:2:610:4:@N:CL189:@XP_MSG">handler_lvl1.vhd(610)</a><!@TM:1607566829> | Register bit buf_STATUS_OUT(10) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:610:2:610:4:@W:CL279:@XP_MSG">handler_lvl1.vhd(610)</a><!@TM:1607566829> | Pruning register bits 10 to 8 of buf_STATUS_OUT(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:593:2:593:4:@W:CL279:@XP_MSG">handler_lvl1.vhd(593)</a><!@TM:1607566829> | Pruning register bits 15 to 11 of lvl1_delay(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd:11:7:11:31:@N:CD630:@XP_MSG">trb_net16_io_multiplexer.vhd(11)</a><!@TM:1607566829> | Synthesizing work.trb_net16_io_multiplexer.trb_net16_io_multiplexer_arch.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd:317:2:317:10:@W:CD326:@XP_MSG">trb_net16_io_multiplexer.vhd(317)</a><!@TM:1607566829> | Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd:361:12:361:13:@N:CD364:@XP_MSG">trb_net16_io_multiplexer.vhd(361)</a><!@TM:1607566829> | Removing redundant assignment.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd:29:7:29:21:@N:CD630:@XP_MSG">trb_net16_sbuf.vhd(29)</a><!@TM:1607566829> | Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd:68:4:68:8:@W:CD326:@XP_MSG">trb_net16_sbuf.vhd(68)</a><!@TM:1607566829> | Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd:58:7:58:10:@W:CD638:@XP_MSG">trb_net16_sbuf.vhd(58)</a><!@TM:1607566829> | Signal tmp is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd:23:7:23:19:@N:CD630:@XP_MSG">trb_net_sbuf.vhd(23)</a><!@TM:1607566829> | Synthesizing work.trb_net_sbuf.trb_net_sbuf_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd:59:20:59:22:@N:CD233:@XP_MSG">trb_net_sbuf.vhd(59)</a><!@TM:1607566829> | Using sequential encoding for type buffer_state.
Post processing for work.trb_net_sbuf.trb_net_sbuf_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_arbiter.vhd:9:7:9:31:@N:CD630:@XP_MSG">trb_net_priority_arbiter.vhd(9)</a><!@TM:1607566829> | Synthesizing work.trb_net_priority_arbiter.trb_net_priority_arbiter_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_priority_encoder.vhd:9:7:9:31:@N:CD630:@XP_MSG">trb_net_priority_encoder.vhd(9)</a><!@TM:1607566829> | Synthesizing work.trb_net_priority_encoder.trb_net_priority_encoder_arch.
Post processing for work.trb_net_priority_encoder.trb_net_priority_encoder_arch
Post processing for work.trb_net_priority_arbiter.trb_net_priority_arbiter_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd:29:7:29:21:@N:CD630:@XP_MSG">trb_net16_sbuf.vhd(29)</a><!@TM:1607566829> | Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd:18:7:18:20:@N:CD630:@XP_MSG">trb_net_sbuf5.vhd(18)</a><!@TM:1607566829> | Synthesizing work.trb_net_sbuf5.trb_net_sbuf5_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd:76:12:76:14:@N:CD231:@XP_MSG">trb_net_sbuf5.vhd(76)</a><!@TM:1607566829> | Using onehot encoding for type states. For example, enumeration idle is mapped to "100000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd:277:2:277:16:@N:CD604:@XP_MSG">trb_net_sbuf5.vhd(277)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd:175:65:175:78:@W:CD434:@XP_MSG">trb_net_sbuf5.vhd(175)</a><!@TM:1607566829> | Signal syn_dataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd:175:80:175:97:@W:CD434:@XP_MSG">trb_net_sbuf5.vhd(175)</a><!@TM:1607566829> | Signal comb_dataready_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd:294:2:294:16:@N:CD604:@XP_MSG">trb_net_sbuf5.vhd(294)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:14:7:14:22:@N:CD630:@XP_MSG">fifo_19x16_obuf.vhd(14)</a><!@TM:1607566829> | Synthesizing work.fifo_19x16_obuf.structure.
Post processing for work.fifo_19x16_obuf.structure
Post processing for work.trb_net_sbuf5.trb_net_sbuf5_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
Post processing for work.trb_net16_io_multiplexer.trb_net16_io_multiplexer_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd:10:7:10:22:@N:CD630:@XP_MSG">trb_net_onewire.vhd(10)</a><!@TM:1607566829> | Synthesizing work.trb_net_onewire.trb_net_onewire_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd:36:15:36:17:@N:CD231:@XP_MSG">trb_net_onewire.vhd(36)</a><!@TM:1607566829> | Using onehot encoding for type state_t. For example, enumeration start is mapped to "10000000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd:262:8:262:22:@N:CD604:@XP_MSG">trb_net_onewire.vhd(262)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
Post processing for work.trb_net_onewire.trb_net_onewire_arch
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd:293:6:293:8:@N:CL189:@XP_MSG">trb_net_onewire.vhd(293)</a><!@TM:1607566829> | Register bit strong_pullup is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd:342:6:342:8:@N:CL189:@XP_MSG">trb_net_onewire.vhd(342)</a><!@TM:1607566829> | Register bit ram_addr(2) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd:342:6:342:8:@W:CL260:@XP_MSG">trb_net_onewire.vhd(342)</a><!@TM:1607566829> | Pruning register bit 2 of ram_addr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:13:7:13:22:@N:CD630:@XP_MSG">trb_net16_regIO.vhd(13)</a><!@TM:1607566829> | Synthesizing work.trb_net16_regio.trb_net16_regio_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:110:19:110:21:@N:CD231:@XP_MSG">trb_net16_regIO.vhd(110)</a><!@TM:1607566829> | Using onehot encoding for type fsm_state_t. For example, enumeration idle is mapped to "1000000000000000000".
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:407:22:407:68:@W:CD610:@XP_MSG">trb_net16_regIO.vhd(407)</a><!@TM:1607566829> | Index value 0 to 15 could be out of prefix range 2 downto 0. </font>
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:407:22:407:68:@W:CD610:@XP_MSG">trb_net16_regIO.vhd(407)</a><!@TM:1607566829> | Index value 0 to 15 could be out of prefix range 2 downto 0. </font>
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:471:18:471:59:@W:CD610:@XP_MSG">trb_net16_regIO.vhd(471)</a><!@TM:1607566829> | Index value 0 to 15 could be out of prefix range 9 downto 0. </font>
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:471:18:471:59:@W:CD610:@XP_MSG">trb_net16_regIO.vhd(471)</a><!@TM:1607566829> | Index value 0 to 15 could be out of prefix range 9 downto 0. </font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:660:8:660:22:@N:CD604:@XP_MSG">trb_net16_regIO.vhd(660)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:9:7:9:15:@N:CD630:@XP_MSG">rom_16x8.vhd(9)</a><!@TM:1607566829> | Synthesizing work.rom_16x8.rom_16x8_arch.
Post processing for work.rom_16x8.rom_16x8_arch
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:42:6:42:8:@N:CL189:@XP_MSG">rom_16x8.vhd(42)</a><!@TM:1607566829> | Register bit dout(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:42:6:42:8:@N:CL189:@XP_MSG">rom_16x8.vhd(42)</a><!@TM:1607566829> | Register bit dout(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:42:6:42:8:@N:CL189:@XP_MSG">rom_16x8.vhd(42)</a><!@TM:1607566829> | Register bit dout(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:42:6:42:8:@N:CL189:@XP_MSG">rom_16x8.vhd(42)</a><!@TM:1607566829> | Register bit dout(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:42:6:42:8:@N:CL189:@XP_MSG">rom_16x8.vhd(42)</a><!@TM:1607566829> | Register bit dout(1) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:42:6:42:8:@W:CL260:@XP_MSG">rom_16x8.vhd(42)</a><!@TM:1607566829> | Pruning register bit 11 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:42:6:42:8:@W:CL279:@XP_MSG">rom_16x8.vhd(42)</a><!@TM:1607566829> | Pruning register bits 6 to 3 of dout(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\rom_16x8.vhd:42:6:42:8:@W:CL260:@XP_MSG">rom_16x8.vhd(42)</a><!@TM:1607566829> | Pruning register bit 1 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd:9:7:9:26:@N:CD630:@XP_MSG">trb_net16_addresses.vhd(9)</a><!@TM:1607566829> | Synthesizing work.trb_net16_addresses.trb_net16_addresses_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd:90:21:90:23:@N:CD233:@XP_MSG">trb_net16_addresses.vhd(90)</a><!@TM:1607566829> | Using sequential encoding for type sending_state_t.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd:6:7:6:19:@N:CD630:@XP_MSG">ram_16x16_dp.vhd(6)</a><!@TM:1607566829> | Synthesizing work.ram_16x16_dp.ram_16x16_dp_arch.
Post processing for work.ram_16x16_dp.ram_16x16_dp_arch
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd:38:9:38:12:@N:CL134:@XP_MSG">ram_16x16_dp.vhd(38)</a><!@TM:1607566829> | Found RAM ram, depth=16, width=16
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\ram_16x16_dp.vhd:38:9:38:12:@N:CL134:@XP_MSG">ram_16x16_dp.vhd(38)</a><!@TM:1607566829> | Found RAM ram, depth=16, width=16
Post processing for work.trb_net16_addresses.trb_net16_addresses_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_pattern_gen.vhd:13:7:13:26:@N:CD630:@XP_MSG">trb_net_pattern_gen.vhd(13)</a><!@TM:1607566829> | Synthesizing work.trb_net_pattern_gen.trb_net_pattern_gen_arch.
Post processing for work.trb_net_pattern_gen.trb_net_pattern_gen_arch
Post processing for work.trb_net16_regio.trb_net16_regio_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:10:7:10:25:@N:CD630:@XP_MSG">trb_net16_api_base.vhd(10)</a><!@TM:1607566829> | Synthesizing work.trb_net16_api_base.trb_net16_api_base_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:148:21:148:23:@N:CD233:@XP_MSG">trb_net16_api_base.vhd(148)</a><!@TM:1607566829> | Using sequential encoding for type output_select.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:162:30:162:32:@N:CD233:@XP_MSG">trb_net16_api_base.vhd(162)</a><!@TM:1607566829> | Using sequential encoding for type pas_api_to_apl_state_t.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:165:22:165:24:@N:CD231:@XP_MSG">trb_net16_api_base.vhd(165)</a><!@TM:1607566829> | Using onehot encoding for type state_to_int_t. For example, enumeration inactive is mapped to "100000".
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:229:4:229:8:@W:CD326:@XP_MSG">trb_net16_api_base.vhd(229)</a><!@TM:1607566829> | Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:275:4:275:15:@W:CD326:@XP_MSG">trb_net16_api_base.vhd(275)</a><!@TM:1607566829> | Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:295:4:295:16:@W:CD326:@XP_MSG">trb_net16_api_base.vhd(295)</a><!@TM:1607566829> | Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:632:87:632:104:@W:CD434:@XP_MSG">trb_net16_api_base.vhd(632)</a><!@TM:1607566829> | Signal fifo_to_apl_empty in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:635:21:635:42:@W:CD434:@XP_MSG">trb_net16_api_base.vhd(635)</a><!@TM:1607566829> | Signal reg_apl_dataready_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:635:44:635:57:@W:CD434:@XP_MSG">trb_net16_api_base.vhd(635)</a><!@TM:1607566829> | Signal slave_running in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:636:51:636:63:@W:CD434:@XP_MSG">trb_net16_api_base.vhd(636)</a><!@TM:1607566829> | Signal master_start in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:636:88:636:109:@W:CD434:@XP_MSG">trb_net16_api_base.vhd(636)</a><!@TM:1607566829> | Signal sbuf_to_apl_next_read in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:706:68:706:84:@W:CD434:@XP_MSG">trb_net16_api_base.vhd(706)</a><!@TM:1607566829> | Signal sequence_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:707:21:707:33:@W:CD434:@XP_MSG">trb_net16_api_base.vhd(707)</a><!@TM:1607566829> | Signal state_to_apl in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:705:13:705:20:@W:CG296:@XP_MSG">trb_net16_api_base.vhd(705)</a><!@TM:1607566829> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:776:15:776:37:@W:CG290:@XP_MSG">trb_net16_api_base.vhd(776)</a><!@TM:1607566829> | Referenced variable last_fifo_to_int_empty is not in sensitivity list.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:993:8:993:31:@N:CD604:@XP_MSG">trb_net16_api_base.vhd(993)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:1007:8:1007:28:@N:CD604:@XP_MSG">trb_net16_api_base.vhd(1007)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:124:9:124:30:@W:CD638:@XP_MSG">trb_net16_api_base.vhd(124)</a><!@TM:1607566829> | Signal next_fifo_to_apl_full is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:150:26:150:47:@W:CD638:@XP_MSG">trb_net16_api_base.vhd(150)</a><!@TM:1607566829> | Signal next_sequence_counter is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:8:7:8:21:@N:CD630:@XP_MSG">trb_net16_fifo_arch.vhd(8)</a><!@TM:1607566829> | Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:24:8:24:18:@W:CD276:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(24)</a><!@TM:1607566829> | Map for port almostfull of component lattice_ecp3_fifo_18x1k not found</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:97:4:97:8:@W:CD730:@XP_MSG">trb_net16_fifo_arch.vhd(97)</a><!@TM:1607566829> | Component declaration has 8 ports but entity declares 9 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:97:4:97:8:@W:CD326:@XP_MSG">trb_net16_fifo_arch.vhd(97)</a><!@TM:1607566829> | Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:14:7:14:30:@N:CD630:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(14)</a><!@TM:1607566829> | Synthesizing work.lattice_ecp3_fifo_18x1k.structure.
Post processing for work.lattice_ecp3_fifo_18x1k.structure
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:8:7:8:21:@N:CD630:@XP_MSG">trb_net16_fifo_arch.vhd(8)</a><!@TM:1607566829> | Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:24:8:24:18:@W:CD276:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(24)</a><!@TM:1607566829> | Map for port almostfull of component lattice_ecp3_fifo_18x1k not found</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:97:4:97:8:@W:CD326:@XP_MSG">trb_net16_fifo_arch.vhd(97)</a><!@TM:1607566829> | Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd:23:7:23:19:@N:CD630:@XP_MSG">trb_net_sbuf.vhd(23)</a><!@TM:1607566829> | Synthesizing work.trb_net_sbuf.trb_net_sbuf_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd:59:20:59:22:@N:CD233:@XP_MSG">trb_net_sbuf.vhd(59)</a><!@TM:1607566829> | Using sequential encoding for type buffer_state.
Post processing for work.trb_net_sbuf.trb_net_sbuf_arch
Post processing for work.trb_net16_api_base.trb_net16_api_base_arch
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:602:6:602:8:@W:CL169:@XP_MSG">trb_net16_api_base.vhd(602)</a><!@TM:1607566829> | Pruning unused register saved_fifo_to_int_long_packet_num_out_3(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:566:6:566:8:@W:CL169:@XP_MSG">trb_net16_api_base.vhd(566)</a><!@TM:1607566829> | Pruning unused register last_fifo_to_int_read_3. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:972:6:972:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566829> | Register bit registered_header_F3(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:972:6:972:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566829> | Register bit registered_header_F3(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:972:6:972:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566829> | Register bit registered_header_F3(14) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:972:6:972:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566829> | Register bit registered_header_F3(15) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(14) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F0(15) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F3(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F3(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F3(14) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:CL189:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Register bit registered_trailer_F3(15) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:955:6:955:8:@W:CL279:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566829> | Pruning register bits 15 to 12 of registered_trailer_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:CL279:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566829> | Pruning register bits 15 to 12 of registered_header_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:12:7:12:22:@N:CD630:@XP_MSG">trb_net16_iobuf.vhd(12)</a><!@TM:1607566829> | Synthesizing work.trb_net16_iobuf.trb_net16_iobuf_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:9:7:9:21:@N:CD630:@XP_MSG">trb_net16_obuf.vhd(9)</a><!@TM:1607566829> | Synthesizing work.trb_net16_obuf.trb_net16_obuf_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:85:23:85:25:@N:CD233:@XP_MSG">trb_net16_obuf.vhd(85)</a><!@TM:1607566829> | Using sequential encoding for type sending_state_t.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:109:9:109:29:@W:CD638:@XP_MSG">trb_net16_obuf.vhd(109)</a><!@TM:1607566829> | Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_CRC.vhd:12:7:12:18:@N:CD630:@XP_MSG">trb_net_CRC.vhd(12)</a><!@TM:1607566829> | Synthesizing work.trb_net_crc.trb_net_crc_arch.
Post processing for work.trb_net_crc.trb_net_crc_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd:29:7:29:21:@N:CD630:@XP_MSG">trb_net16_sbuf.vhd(29)</a><!@TM:1607566829> | Synthesizing work.trb_net16_sbuf.trb_net16_sbuf_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd:11:7:11:20:@N:CD630:@XP_MSG">trb_net_sbuf6.vhd(11)</a><!@TM:1607566829> | Synthesizing work.trb_net_sbuf6.trb_net_sbuf6_arch.
Post processing for work.trb_net_sbuf6.trb_net_sbuf6_arch
Post processing for work.trb_net16_sbuf.trb_net16_sbuf_arch
Post processing for work.trb_net16_obuf.trb_net16_obuf_arch
@N:<a href="@N:CL226:@XP_HELP">CL226</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:9:7:9:21:@N:CL226:@XP_MSG">trb_net16_obuf.vhd(9)</a><!@TM:1607566829> | Turning off resource sharing in module trb_net16_obuf (attribute syn_sharing specified)
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:160:6:160:8:@W:CL169:@XP_MSG">trb_net16_obuf.vhd(160)</a><!@TM:1607566829> | Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:473:9:473:11:@N:CL189:@XP_MSG">trb_net16_obuf.vhd(473)</a><!@TM:1607566829> | Register bit max_DATA_COUNT_minus_one(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:473:9:473:11:@N:CL189:@XP_MSG">trb_net16_obuf.vhd(473)</a><!@TM:1607566829> | Register bit max_DATA_COUNT_minus_one(4) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:147:6:147:8:@W:CL279:@XP_MSG">trb_net16_obuf.vhd(147)</a><!@TM:1607566829> | Pruning register bits 1 to 0 of int_packet_num_in_i(2 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:473:9:473:11:@W:CL279:@XP_MSG">trb_net16_obuf.vhd(473)</a><!@TM:1607566829> | Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:8:7:8:28:@N:CD630:@XP_MSG">trb_net16_obuf_nodata.vhd(8)</a><!@TM:1607566829> | Synthesizing work.trb_net16_obuf_nodata.trb_net16_obuf_nodata_arch.
Post processing for work.trb_net16_obuf_nodata.trb_net16_obuf_nodata_arch
@N:<a href="@N:CL226:@XP_HELP">CL226</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:8:7:8:28:@N:CL226:@XP_MSG">trb_net16_obuf_nodata.vhd(8)</a><!@TM:1607566829> | Turning off resource sharing in module trb_net16_obuf_nodata (attribute syn_sharing specified)
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(13) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:CL189:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Register bit buf_MED_DATA_OUT(14) is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@W:CL279:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566829> | Pruning register bits 15 to 4 of buf_MED_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:13:7:13:21:@N:CD630:@XP_MSG">trb_net16_ibuf.vhd(13)</a><!@TM:1607566829> | Synthesizing work.trb_net16_ibuf.trb_net16_ibuf_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:84:19:84:21:@N:CD233:@XP_MSG">trb_net16_ibuf.vhd(84)</a><!@TM:1607566829> | Using sequential encoding for type error_state.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:480:6:480:15:@W:CD326:@XP_MSG">trb_net16_ibuf.vhd(480)</a><!@TM:1607566829> | Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:61:9:61:28:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(61)</a><!@TM:1607566829> | Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:70:9:70:29:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(70)</a><!@TM:1607566829> | Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:95:9:95:25:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(95)</a><!@TM:1607566829> | Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:100:9:100:27:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(100)</a><!@TM:1607566829> | Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:106:9:106:23:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(106)</a><!@TM:1607566829> | Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:107:9:107:24:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(107)</a><!@TM:1607566829> | Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:8:7:8:21:@N:CD630:@XP_MSG">trb_net16_fifo_arch.vhd(8)</a><!@TM:1607566829> | Synthesizing work.trb_net16_fifo.arch_trb_net16_fifo.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:24:8:24:18:@W:CD276:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(24)</a><!@TM:1607566829> | Map for port almostfull of component lattice_ecp3_fifo_18x1k not found</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:97:4:97:8:@W:CD326:@XP_MSG">trb_net16_fifo_arch.vhd(97)</a><!@TM:1607566829> | Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
Post processing for work.trb_net16_fifo.arch_trb_net16_fifo
Post processing for work.trb_net16_ibuf.trb_net16_ibuf_arch
@N:<a href="@N:CL226:@XP_HELP">CL226</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:13:7:13:21:@N:CL226:@XP_MSG">trb_net16_ibuf.vhd(13)</a><!@TM:1607566829> | Turning off resource sharing in module trb_net16_ibuf (attribute syn_sharing specified)
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:412:6:412:8:@W:CL169:@XP_MSG">trb_net16_ibuf.vhd(412)</a><!@TM:1607566829> | Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:194:4:194:6:@W:CL260:@XP_MSG">trb_net16_ibuf.vhd(194)</a><!@TM:1607566829> | Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Post processing for work.trb_net16_iobuf.trb_net16_iobuf_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd:12:7:12:25:@N:CD630:@XP_MSG">trb_net16_term_buf.vhd(12)</a><!@TM:1607566829> | Synthesizing work.trb_net16_term_buf.trb_net16_term_buf_arch.
Post processing for work.trb_net16_term_buf.trb_net16_term_buf_arch
@N:<a href="@N:CL226:@XP_HELP">CL226</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd:12:7:12:25:@N:CL226:@XP_MSG">trb_net16_term_buf.vhd(12)</a><!@TM:1607566829> | Turning off resource sharing in module trb_net16_term_buf (attribute syn_sharing specified)
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd:196:8:196:10:@W:CL279:@XP_MSG">trb_net16_term_buf.vhd(196)</a><!@TM:1607566829> | Pruning register bits 15 to 12 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd:196:8:196:10:@W:CL279:@XP_MSG">trb_net16_term_buf.vhd(196)</a><!@TM:1607566829> | Pruning register bits 3 to 2 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd:183:8:183:10:@W:CL279:@XP_MSG">trb_net16_term_buf.vhd(183)</a><!@TM:1607566829> | Pruning register bits 15 to 3 of buf_MED_INIT_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:9:7:9:24:@N:CD630:@XP_MSG">trb_net16_ipudata.vhd(9)</a><!@TM:1607566829> | Synthesizing work.trb_net16_ipudata.trb_net16_ipudata_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:69:15:69:17:@N:CD233:@XP_MSG">trb_net16_ipudata.vhd(69)</a><!@TM:1607566829> | Using sequential encoding for type state_t.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:182:12:182:26:@N:CD604:@XP_MSG">trb_net16_ipudata.vhd(182)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
Post processing for work.trb_net16_ipudata.trb_net16_ipudata_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd:11:7:11:24:@N:CD630:@XP_MSG">trb_net16_trigger.vhd(11)</a><!@TM:1607566829> | Synthesizing work.trb_net16_trigger.trb_net16_trigger_arch.
Post processing for work.trb_net16_trigger.trb_net16_trigger_arch
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd:150:6:150:8:@W:CL260:@XP_MSG">trb_net16_trigger.vhd(150)</a><!@TM:1607566829> | Pruning register bit 0 of buf_TRG_ERROR_PATTERN_IN(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:12:7:12:22:@N:CD630:@XP_MSG">trb_net16_iobuf.vhd(12)</a><!@TM:1607566829> | Synthesizing work.trb_net16_iobuf.trb_net16_iobuf_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:9:7:9:21:@N:CD630:@XP_MSG">trb_net16_obuf.vhd(9)</a><!@TM:1607566829> | Synthesizing work.trb_net16_obuf.trb_net16_obuf_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:85:23:85:25:@N:CD233:@XP_MSG">trb_net16_obuf.vhd(85)</a><!@TM:1607566829> | Using sequential encoding for type sending_state_t.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:98:9:98:18:@W:CD638:@XP_MSG">trb_net16_obuf.vhd(98)</a><!@TM:1607566829> | Signal crc_match is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:109:9:109:29:@W:CD638:@XP_MSG">trb_net16_obuf.vhd(109)</a><!@TM:1607566829> | Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.trb_net16_obuf.trb_net16_obuf_arch
@N:<a href="@N:CL226:@XP_HELP">CL226</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:9:7:9:21:@N:CL226:@XP_MSG">trb_net16_obuf.vhd(9)</a><!@TM:1607566829> | Turning off resource sharing in module trb_net16_obuf (attribute syn_sharing specified)
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:160:6:160:8:@W:CL169:@XP_MSG">trb_net16_obuf.vhd(160)</a><!@TM:1607566829> | Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:147:6:147:8:@W:CL169:@XP_MSG">trb_net16_obuf.vhd(147)</a><!@TM:1607566829> | Pruning unused register int_packet_num_in_i_3(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:473:9:473:11:@W:CL279:@XP_MSG">trb_net16_obuf.vhd(473)</a><!@TM:1607566829> | Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:13:7:13:21:@N:CD630:@XP_MSG">trb_net16_ibuf.vhd(13)</a><!@TM:1607566829> | Synthesizing work.trb_net16_ibuf.trb_net16_ibuf_arch.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:84:19:84:21:@N:CD233:@XP_MSG">trb_net16_ibuf.vhd(84)</a><!@TM:1607566829> | Using sequential encoding for type error_state.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:356:58:356:68:@W:CD434:@XP_MSG">trb_net16_ibuf.vhd(356)</a><!@TM:1607566829> | Signal crc_active in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:357:53:357:66:@W:CD434:@XP_MSG">trb_net16_ibuf.vhd(357)</a><!@TM:1607566829> | Signal counter_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:358:10:358:19:@W:CD434:@XP_MSG">trb_net16_ibuf.vhd(358)</a><!@TM:1607566829> | Signal crc_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:480:6:480:15:@W:CD326:@XP_MSG">trb_net16_ibuf.vhd(480)</a><!@TM:1607566829> | Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:61:9:61:28:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(61)</a><!@TM:1607566829> | Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:70:9:70:29:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(70)</a><!@TM:1607566829> | Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:89:20:89:30:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(89)</a><!@TM:1607566829> | Signal crc_enable is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:91:9:91:16:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(91)</a><!@TM:1607566829> | Signal crc_out is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:95:9:95:25:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(95)</a><!@TM:1607566829> | Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:100:9:100:27:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(100)</a><!@TM:1607566829> | Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:106:9:106:23:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(106)</a><!@TM:1607566829> | Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:107:9:107:24:@W:CD638:@XP_MSG">trb_net16_ibuf.vhd(107)</a><!@TM:1607566829> | Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.trb_net16_ibuf.trb_net16_ibuf_arch
@N:<a href="@N:CL226:@XP_HELP">CL226</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:13:7:13:21:@N:CL226:@XP_MSG">trb_net16_ibuf.vhd(13)</a><!@TM:1607566829> | Turning off resource sharing in module trb_net16_ibuf (attribute syn_sharing specified)
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:89:20:89:30:@W:CL240:@XP_MSG">trb_net16_ibuf.vhd(89)</a><!@TM:1607566829> | Signal CRC_enable is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:412:6:412:8:@W:CL169:@XP_MSG">trb_net16_ibuf.vhd(412)</a><!@TM:1607566829> | Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:194:4:194:6:@W:CL260:@XP_MSG">trb_net16_ibuf.vhd(194)</a><!@TM:1607566829> | Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Post processing for work.trb_net16_iobuf.trb_net16_iobuf_arch
Post processing for work.trb_net16_endpoint_hades_full.trb_net16_endpoint_hades_full_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:262:9:262:29:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full.vhd(262)</a><!@TM:1607566829> | Signal trigger_number_match is floating; a simulation mismatch is possible.</font>
Post processing for work.trb_net16_endpoint_hades_full_handler_record.trb_net16_endpoint_hades_full_handler_record_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:54:124:68:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_buffer_tx.nack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:54:124:68:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_buffer_tx.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:54:124:68:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_buffer_tx.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:37:124:52:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_handler_tx.nack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:37:124:52:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_handler_tx.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:37:124:52:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal stat_handler_tx.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:28:124:35:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal info_tx.nack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:28:124:35:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal info_tx.ack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:19:124:26:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal dbuf_tx.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:124:19:124:26:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(124)</a><!@TM:1607566829> | Signal dbuf_tx.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:79:4:79:19:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(79)</a><!@TM:1607566829> | Signal STAT_ADDR_DEBUG is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:78:4:78:16:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(78)</a><!@TM:1607566829> | Signal STAT_ONEWIRE is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:73:4:73:16:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(73)</a><!@TM:1607566829> | Signal STAT_DEBUG_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:72:4:72:16:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(72)</a><!@TM:1607566829> | Signal STAT_DEBUG_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:71:4:71:18:@W:CL240:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(71)</a><!@TM:1607566829> | Signal STAT_DEBUG_IPU is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:566:8:566:10:@W:CL169:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(566)</a><!@TM:1607566829> | Pruning unused register common_stat_reg_i_17(63 downto 48). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:552:8:552:10:@W:CL169:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(552)</a><!@TM:1607566829> | Pruning unused register common_stat_reg_i_10(11 downto 9). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 33 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 34 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 36 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 70 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 71 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 73 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 106 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 110 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 144 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:302:36:302:75:@W:CL245:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(302)</a><!@TM:1607566829> | Bit 145 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:13:7:13:29:@N:CD630:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(13)</a><!@TM:1607566829> | Synthesizing work.trb_net16_med_ecp3_sfp.trb_net16_med_ecp3_sfp_arch.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:804:0:804:20:@W:CD326:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(804)</a><!@TM:1607566829> | Port almost_full_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:804:0:804:20:@W:CD326:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(804)</a><!@TM:1607566829> | Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:804:0:804:20:@W:CD326:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(804)</a><!@TM:1607566829> | Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:804:0:804:20:@W:CD326:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(804)</a><!@TM:1607566829> | Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:900:0:900:20:@W:CD326:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(900)</a><!@TM:1607566829> | Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:900:0:900:20:@W:CD326:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(900)</a><!@TM:1607566829> | Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:900:0:900:20:@W:CD326:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(900)</a><!@TM:1607566829> | Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:235:9:235:19:@W:CD638:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(235)</a><!@TM:1607566829> | Signal refck2core is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:342:8:342:13:@W:CD638:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(342)</a><!@TM:1607566829> | Signal hdinp is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:342:15:342:20:@W:CD638:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(342)</a><!@TM:1607566829> | Signal hdinn is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net_fifo_16bit_bram_dualport.vhd:8:7:8:39:@N:CD630:@XP_MSG">trb_net_fifo_16bit_bram_dualport.vhd(8)</a><!@TM:1607566829> | Synthesizing work.trb_net_fifo_16bit_bram_dualport.trb_net_fifo_16bit_bram_dualport_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd:14:7:14:39:@N:CD630:@XP_MSG">lattice_ecp3_fifo_16bit_dualport.vhd(14)</a><!@TM:1607566829> | Synthesizing work.lattice_ecp3_fifo_16bit_dualport.structure.
Post processing for work.lattice_ecp3_fifo_16bit_dualport.structure
Post processing for work.trb_net_fifo_16bit_bram_dualport.trb_net_fifo_16bit_bram_dualport_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1883:7:1883:20:@N:CD630:@XP_MSG">sfp_1_200_int.vhd(1883)</a><!@TM:1607566829> | Synthesizing work.sfp_1_200_int.sfp_1_200_int_arch.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2511:7:2511:21:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2511)</a><!@TM:1607566829> | Signal refclk_from_nq is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2514:7:2514:10:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2514)</a><!@TM:1607566829> | Signal cin is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2515:7:2515:11:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2515)</a><!@TM:1607566829> | Signal cout is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2520:10:2520:28:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2520)</a><!@TM:1607566829> | Signal rx_los_low_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2522:10:2522:28:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2522)</a><!@TM:1607566829> | Signal rx_los_low_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2523:10:2523:28:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2523)</a><!@TM:1607566829> | Signal rx_los_low_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2524:10:2524:28:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2524)</a><!@TM:1607566829> | Signal rx_cdr_lol_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2526:10:2526:28:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2526)</a><!@TM:1607566829> | Signal rx_cdr_lol_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2527:10:2527:28:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(2527)</a><!@TM:1607566829> | Signal rx_cdr_lol_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1716:7:1716:18:@N:CD630:@XP_MSG">sfp_1_200_int.vhd(1716)</a><!@TM:1607566829> | Synthesizing work.tx_reset_sm.tx_reset_sm_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1729:15:1729:17:@N:CD231:@XP_MSG">sfp_1_200_int.vhd(1729)</a><!@TM:1607566829> | Using onehot encoding for type statetype. For example, enumeration quad_reset is mapped to "10000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1863:3:1863:17:@N:CD604:@XP_MSG">sfp_1_200_int.vhd(1863)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
Post processing for work.tx_reset_sm.tx_reset_sm_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1528:7:1528:18:@N:CD630:@XP_MSG">sfp_1_200_int.vhd(1528)</a><!@TM:1607566829> | Synthesizing work.rx_reset_sm.rx_reset_sm_arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1543:15:1543:17:@N:CD231:@XP_MSG">sfp_1_200_int.vhd(1543)</a><!@TM:1607566829> | Using onehot encoding for type statetype. For example, enumeration wait_for_plol is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1698:6:1698:20:@N:CD604:@XP_MSG">sfp_1_200_int.vhd(1698)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1635:0:1635:7:@W:CG296:@XP_MSG">sfp_1_200_int.vhd(1635)</a><!@TM:1607566829> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1675:29:1675:43:@W:CG290:@XP_MSG">sfp_1_200_int.vhd(1675)</a><!@TM:1607566829> | Referenced variable rx_lol_los_del is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1550:9:1550:21:@W:CD638:@XP_MSG">sfp_1_200_int.vhd(1550)</a><!@TM:1607566829> | Signal plol_los_int is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.rx_reset_sm.rx_reset_sm_arch
Post processing for work.sfp_1_200_int.sfp_1_200_int_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:16:7:16:24:@N:CD630:@XP_MSG">trb_net16_lsm_sfp.vhd(16)</a><!@TM:1607566829> | Synthesizing work.trb_net16_lsm_sfp.lsm_sfp.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:51:12:51:14:@N:CD231:@XP_MSG">trb_net16_lsm_sfp.vhd(51)</a><!@TM:1607566829> | Using onehot encoding for type states. For example, enumeration qrst is mapped to "1000000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:350:4:350:19:@N:CD604:@XP_MSG">trb_net16_lsm_sfp.vhd(350)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:176:22:176:29:@W:CG296:@XP_MSG">trb_net16_lsm_sfp.vhd(176)</a><!@TM:1607566829> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:352:71:352:78:@W:CG290:@XP_MSG">trb_net16_lsm_sfp.vhd(352)</a><!@TM:1607566829> | Referenced variable ctrl_op is not in sensitivity list.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:383:4:383:19:@N:CD604:@XP_MSG">trb_net16_lsm_sfp.vhd(383)</a><!@TM:1607566829> | OTHERS clause is not synthesized.
Post processing for work.trb_net16_lsm_sfp.lsm_sfp
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:129:2:129:4:@W:CL279:@XP_MSG">trb_net16_lsm_sfp.vhd(129)</a><!@TM:1607566829> | Pruning register bits 3 to 2 of cv_ctr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:8:7:8:18:@N:CD630:@XP_MSG">signal_sync.vhd(8)</a><!@TM:1607566829> | Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:8:7:8:18:@N:CD630:@XP_MSG">signal_sync.vhd(8)</a><!@TM:1607566829> | Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:8:7:8:18:@N:CD630:@XP_MSG">signal_sync.vhd(8)</a><!@TM:1607566829> | Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:8:7:8:18:@N:CD630:@XP_MSG">signal_sync.vhd(8)</a><!@TM:1607566829> | Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:8:7:8:18:@N:CD630:@XP_MSG">signal_sync.vhd(8)</a><!@TM:1607566829> | Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:8:7:8:18:@N:CD630:@XP_MSG">signal_sync.vhd(8)</a><!@TM:1607566829> | Synthesizing work.signal_sync.behavioral.
Post processing for work.signal_sync.behavioral
Post processing for work.trb_net16_med_ecp3_sfp.trb_net16_med_ecp3_sfp_arch
@N:<a href="@N:CL226:@XP_HELP">CL226</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:13:7:13:29:@N:CL226:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(13)</a><!@TM:1607566829> | Turning off resource sharing in module trb_net16_med_ecp3_sfp (attribute syn_sharing specified)
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:342:15:342:20:@W:CL240:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(342)</a><!@TM:1607566829> | Signal hdinn is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:342:8:342:13:@W:CL240:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(342)</a><!@TM:1607566829> | Signal hdinp is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:405:6:405:8:@W:CL169:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(405)</a><!@TM:1607566829> | Pruning unused register pwr_up_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:326:9:326:17:@W:CL271:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(326)</a><!@TM:1607566829> | Pruning unused bits 3 to 2 of PROC_SCI.sci_ch_i(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:326:9:326:17:@W:CL265:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(326)</a><!@TM:1607566829> | Removing unused bit 0 of PROC_SCI.sci_ch_i(3 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:327:9:327:19:@W:CL271:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(327)</a><!@TM:1607566829> | Pruning unused bits 7 to 6 of PROC_SCI.sci_addr_i(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:693:4:693:14:@W:CL167:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(693)</a><!@TM:1607566829> | Input hdinp_ch1 of instance THE_SERDES is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:693:4:693:14:@W:CL167:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(693)</a><!@TM:1607566829> | Input hdinn_ch1 of instance THE_SERDES is floating</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\pll_in200_out100.vhd:14:7:14:23:@N:CD630:@XP_MSG">pll_in200_out100.vhd(14)</a><!@TM:1607566829> | Synthesizing work.pll_in200_out100.structure.
Post processing for work.pll_in200_out100.structure
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\trb_net_reset_handler.vhd:9:7:9:28:@N:CD630:@XP_MSG">trb_net_reset_handler.vhd(9)</a><!@TM:1607566829> | Synthesizing work.trb_net_reset_handler.behavioral.
Post processing for work.trb_net_reset_handler.behavioral
Post processing for work.trb3_periph_blank.trb3_periph_blank_arch
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 0 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 1 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 2 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 3 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 4 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 5 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 6 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 7 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 8 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 9 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 10 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 11 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 12 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 13 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 14 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 15 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 16 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 17 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 18 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 19 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 20 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 21 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 22 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 23 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 24 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 25 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 26 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 27 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 28 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 29 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 30 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:109:9:109:19:@W:CL252:@XP_MSG">trb3_periph_blank.vhd(109)</a><!@TM:1607566829> | Bit 31 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:101:9:101:16:@W:CL240:@XP_MSG">trb3_periph_blank.vhd(101)</a><!@TM:1607566829> | Signal med2int_0.clk_full is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:101:9:101:16:@W:CL240:@XP_MSG">trb3_periph_blank.vhd(101)</a><!@TM:1607566829> | Signal med2int_0.clk_half is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:137:13:137:15:@W:CL240:@XP_MSG">trb3_periph_blank.vhd(137)</a><!@TM:1607566829> | Signal wr is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:137:9:137:11:@W:CL240:@XP_MSG">trb3_periph_blank.vhd(137)</a><!@TM:1607566829> | Signal rd is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:122:27:122:35:@W:CL240:@XP_MSG">trb3_periph_blank.vhd(122)</a><!@TM:1607566829> | Signal debug_rx is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:122:9:122:16:@W:CL240:@XP_MSG">trb3_periph_blank.vhd(122)</a><!@TM:1607566829> | Signal uart_rx is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL240:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Signal busrdo_tx.rack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL240:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Signal busrdo_tx.wack is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:452:0:452:8:@W:CL167:@XP_MSG">trb3_periph_blank.vhd(452)</a><!@TM:1607566829> | Input rd of instance PID_TRIG is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:452:0:452:8:@W:CL167:@XP_MSG">trb3_periph_blank.vhd(452)</a><!@TM:1607566829> | Input wr of instance PID_TRIG is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 0 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 2 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 3 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 4 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 5 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 6 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 7 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 8 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 9 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 10 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 11 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 12 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 13 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 14 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Bit 15 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL167:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Input uart_rx_in of instance THE_TOOLS is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:346:21:346:36:@W:CL167:@XP_MSG">trb3_periph_blank.vhd(346)</a><!@TM:1607566829> | Input debug_rx_in of instance THE_TOOLS is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:321:27:321:66:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(321)</a><!@TM:1607566829> | Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:321:27:321:66:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(321)</a><!@TM:1607566829> | Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 37 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 38 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 1 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 2 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 3 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 4 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 5 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 6 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 7 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 8 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 9 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 10 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 11 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 12 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 13 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 14 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 15 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 16 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 17 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 18 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 19 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 20 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 21 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 22 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 23 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 24 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 25 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 26 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 27 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 28 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 29 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:267:22:267:71:@W:CL245:@XP_MSG">trb3_periph_blank.vhd(267)</a><!@TM:1607566829> | Bit 30 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL111:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | All reachable assignments to THE_RDO_STAT.busrdo_tx.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@W:CL157:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566829> | Output DEBUG_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:16:4:16:8:@N:CL159:@XP_MSG">signal_sync.vhd(16)</a><!@TM:1607566829> | Input CLK1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:16:4:16:8:@N:CL159:@XP_MSG">signal_sync.vhd(16)</a><!@TM:1607566829> | Input CLK1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\basics\signal_sync.vhd:16:4:16:8:@N:CL159:@XP_MSG">signal_sync.vhd(16)</a><!@TM:1607566829> | Input CLK1 is unused.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:111:2:111:4:@W:CL190:@XP_MSG">trb_net16_lsm_sfp.vhd(111)</a><!@TM:1607566829> | Optimizing register bit timing_ctr(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:111:2:111:4:@W:CL190:@XP_MSG">trb_net16_lsm_sfp.vhd(111)</a><!@TM:1607566829> | Optimizing register bit timing_ctr(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:111:2:111:4:@W:CL279:@XP_MSG">trb_net16_lsm_sfp.vhd(111)</a><!@TM:1607566829> | Pruning register bits 1 to 0 of timing_ctr(28 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:144:2:144:4:@W:CL177:@XP_MSG">trb_net16_lsm_sfp.vhd(144)</a><!@TM:1607566829> | Sharing sequential element tx_allow. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:144:2:144:4:@N:CL201:@XP_MSG">trb_net16_lsm_sfp.vhd(144)</a><!@TM:1607566829> | Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:43:4:43:11:@W:CL246:@XP_MSG">trb_net16_lsm_sfp.vhd(43)</a><!@TM:1607566829> | Input port bits 15 to 14 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:43:4:43:11:@W:CL246:@XP_MSG">trb_net16_lsm_sfp.vhd(43)</a><!@TM:1607566829> | Input port bits 12 to 0 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:28:4:28:17:@N:CL159:@XP_MSG">trb_net16_lsm_sfp.vhd(28)</a><!@TM:1607566829> | Input SD_LINK_OK_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:29:4:29:13:@N:CL159:@XP_MSG">trb_net16_lsm_sfp.vhd(29)</a><!@TM:1607566829> | Input SD_LOS_IN is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1572:3:1572:5:@N:CL201:@XP_MSG">sfp_1_200_int.vhd(1572)</a><!@TM:1607566829> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1751:3:1751:5:@N:CL201:@XP_MSG">sfp_1_200_int.vhd(1751)</a><!@TM:1607566829> | Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:924:4:924:6:@W:CL260:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(924)</a><!@TM:1607566829> | Pruning register bit 0 of tx_correct(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:30:4:30:21:@W:CL247:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(30)</a><!@TM:1607566829> | Input port bit 1 of med_packet_num_in(2 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:27:4:27:10:@N:CL159:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(27)</a><!@TM:1607566829> | Input CLK_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:36:4:36:15:@N:CL159:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(36)</a><!@TM:1607566829> | Input MED_READ_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:62:4:62:14:@N:CL159:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(62)</a><!@TM:1607566829> | Input CTRL_DEBUG is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:48:4:48:13:@W:CL246:@XP_MSG">trb_net16_ibuf.vhd(48)</a><!@TM:1607566829> | Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:42:4:42:21:@N:CL159:@XP_MSG">trb_net16_ibuf.vhd(42)</a><!@TM:1607566829> | Input INT_REPLY_READ_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:473:9:473:11:@W:CL260:@XP_MSG">trb_net16_obuf.vhd(473)</a><!@TM:1607566829> | Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:427:6:427:8:@N:CL201:@XP_MSG">trb_net16_obuf.vhd(427)</a><!@TM:1607566829> | Trying to extract state machine for register sending_state.
Extracted state machine for register sending_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:34:4:34:15:@W:CL246:@XP_MSG">trb_net16_obuf.vhd(34)</a><!@TM:1607566829> | Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:34:4:34:15:@W:CL247:@XP_MSG">trb_net16_obuf.vhd(34)</a><!@TM:1607566829> | Input port bit 7 of ctrl_buffer(31 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:37:4:37:18:@W:CL247:@XP_MSG">trb_net16_obuf.vhd(37)</a><!@TM:1607566829> | Input port bit 0 of timer_ticks_in(1 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:30:4:30:21:@N:CL159:@XP_MSG">trb_net16_obuf.vhd(30)</a><!@TM:1607566829> | Input INT_PACKET_NUM_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:75:4:75:22:@W:CL246:@XP_MSG">trb_net16_iobuf.vhd(75)</a><!@TM:1607566829> | Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:56:4:56:25:@N:CL159:@XP_MSG">trb_net16_iobuf.vhd(56)</a><!@TM:1607566829> | Input INT_INIT_DATAREADY_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:57:4:57:20:@N:CL159:@XP_MSG">trb_net16_iobuf.vhd(57)</a><!@TM:1607566829> | Input INT_INIT_DATA_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:58:4:58:26:@N:CL159:@XP_MSG">trb_net16_iobuf.vhd(58)</a><!@TM:1607566829> | Input INT_INIT_PACKET_NUM_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:74:4:74:12:@N:CL159:@XP_MSG">trb_net16_iobuf.vhd(74)</a><!@TM:1607566829> | Input CTRL_GEN is unused.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd:42:4:42:24:@W:CL247:@XP_MSG">trb_net16_trigger.vhd(42)</a><!@TM:1607566829> | Input port bit 0 of trg_error_pattern_in(31 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_trigger.vhd:23:4:23:10:@N:CL159:@XP_MSG">trb_net16_trigger.vhd(23)</a><!@TM:1607566829> | Input CLK_EN is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:308:6:308:8:@W:CL260:@XP_MSG">trb_net16_ipudata.vhd(308)</a><!@TM:1607566829> | Pruning register bit 2 of packet_number(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:98:6:98:8:@N:CL201:@XP_MSG">trb_net16_ipudata.vhd(98)</a><!@TM:1607566829> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:54:4:54:24:@W:CL246:@XP_MSG">trb_net16_ipudata.vhd(54)</a><!@TM:1607566829> | Input port bits 18 to 16 of ipu_error_pattern_in(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:17:4:17:10:@N:CL159:@XP_MSG">trb_net16_ipudata.vhd(17)</a><!@TM:1607566829> | Input CLK_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:34:4:34:14:@N:CL159:@XP_MSG">trb_net16_ipudata.vhd(34)</a><!@TM:1607566829> | Input API_RUN_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ipudata.vhd:35:4:35:16:@N:CL159:@XP_MSG">trb_net16_ipudata.vhd(35)</a><!@TM:1607566829> | Input API_SEQNR_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd:183:8:183:10:@W:CL260:@XP_MSG">trb_net16_term_buf.vhd(183)</a><!@TM:1607566829> | Pruning register bit 2 of buf_MED_INIT_DATA_OUT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_term_buf.vhd:30:4:30:15:@W:CL246:@XP_MSG">trb_net16_term_buf.vhd(30)</a><!@TM:1607566829> | Input port bits 15 to 12 of med_data_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:17:6:17:12:@N:CL159:@XP_MSG">trb_net16_fifo_arch.vhd(17)</a><!@TM:1607566829> | Input CLK_EN is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:48:4:48:13:@W:CL246:@XP_MSG">trb_net16_ibuf.vhd(48)</a><!@TM:1607566829> | Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_ibuf.vhd:42:4:42:21:@N:CL159:@XP_MSG">trb_net16_ibuf.vhd(42)</a><!@TM:1607566829> | Input INT_REPLY_READ_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:21:4:21:15:@W:CL246:@XP_MSG">trb_net16_obuf_nodata.vhd(21)</a><!@TM:1607566829> | Input port bits 31 to 9 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf_nodata.vhd:21:4:21:15:@W:CL246:@XP_MSG">trb_net16_obuf_nodata.vhd(21)</a><!@TM:1607566829> | Input port bits 7 to 4 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd:14:1:14:4:@N:CL159:@XP_MSG">trb_net_sbuf6.vhd(14)</a><!@TM:1607566829> | Input CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd:15:1:15:6:@N:CL159:@XP_MSG">trb_net_sbuf6.vhd(15)</a><!@TM:1607566829> | Input RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf6.vhd:16:1:16:7:@N:CL159:@XP_MSG">trb_net_sbuf6.vhd(16)</a><!@TM:1607566829> | Input CLK_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd:41:4:41:16:@N:CL159:@XP_MSG">trb_net16_sbuf.vhd(41)</a><!@TM:1607566829> | Input COMB_READ_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:473:9:473:11:@W:CL260:@XP_MSG">trb_net16_obuf.vhd(473)</a><!@TM:1607566829> | Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:427:6:427:8:@N:CL201:@XP_MSG">trb_net16_obuf.vhd(427)</a><!@TM:1607566829> | Trying to extract state machine for register sending_state.
Extracted state machine for register sending_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:30:4:30:21:@W:CL246:@XP_MSG">trb_net16_obuf.vhd(30)</a><!@TM:1607566829> | Input port bits 1 to 0 of int_packet_num_in(2 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:34:4:34:15:@W:CL246:@XP_MSG">trb_net16_obuf.vhd(34)</a><!@TM:1607566829> | Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:34:4:34:15:@W:CL247:@XP_MSG">trb_net16_obuf.vhd(34)</a><!@TM:1607566829> | Input port bit 7 of ctrl_buffer(31 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_obuf.vhd:37:4:37:18:@W:CL247:@XP_MSG">trb_net16_obuf.vhd(37)</a><!@TM:1607566829> | Input port bit 0 of timer_ticks_in(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:75:4:75:22:@W:CL246:@XP_MSG">trb_net16_iobuf.vhd(75)</a><!@TM:1607566829> | Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:56:4:56:25:@N:CL159:@XP_MSG">trb_net16_iobuf.vhd(56)</a><!@TM:1607566829> | Input INT_INIT_DATAREADY_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:57:4:57:20:@N:CL159:@XP_MSG">trb_net16_iobuf.vhd(57)</a><!@TM:1607566829> | Input INT_INIT_DATA_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:58:4:58:26:@N:CL159:@XP_MSG">trb_net16_iobuf.vhd(58)</a><!@TM:1607566829> | Input INT_INIT_PACKET_NUM_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_iobuf.vhd:74:4:74:12:@N:CL159:@XP_MSG">trb_net16_iobuf.vhd(74)</a><!@TM:1607566829> | Input CTRL_GEN is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd:221:4:221:6:@N:CL201:@XP_MSG">trb_net_sbuf.vhd(221)</a><!@TM:1607566829> | Trying to extract state machine for register current_buffer_state.
Extracted state machine for register current_buffer_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:17:6:17:12:@N:CL159:@XP_MSG">trb_net16_fifo_arch.vhd(17)</a><!@TM:1607566829> | Input CLK_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd:17:6:17:12:@N:CL159:@XP_MSG">trb_net16_fifo_arch.vhd(17)</a><!@TM:1607566829> | Input CLK_EN is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:797:6:797:8:@N:CL201:@XP_MSG">trb_net16_api_base.vhd(797)</a><!@TM:1607566829> | Trying to extract state machine for register state_to_apl.
Extracted state machine for register state_to_apl
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:797:6:797:8:@N:CL201:@XP_MSG">trb_net16_api_base.vhd(797)</a><!@TM:1607566829> | Trying to extract state machine for register state_to_int.
Extracted state machine for register state_to_int
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:34:4:34:21:@W:CL247:@XP_MSG">trb_net16_api_base.vhd(34)</a><!@TM:1607566829> | Input port bit 1 of apl_packet_num_in(2 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:39:4:39:24:@W:CL247:@XP_MSG">trb_net16_api_base.vhd(39)</a><!@TM:1607566829> | Input port bit 0 of apl_error_pattern_in(31 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:41:4:41:25:@N:CL159:@XP_MSG">trb_net16_api_base.vhd(41)</a><!@TM:1607566829> | Input APL_TARGET_ADDRESS_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:67:4:67:27:@N:CL159:@XP_MSG">trb_net16_api_base.vhd(67)</a><!@TM:1607566829> | Input INT_MASTER_DATAREADY_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:68:4:68:22:@N:CL159:@XP_MSG">trb_net16_api_base.vhd(68)</a><!@TM:1607566829> | Input INT_MASTER_DATA_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:69:4:69:28:@N:CL159:@XP_MSG">trb_net16_api_base.vhd(69)</a><!@TM:1607566829> | Input INT_MASTER_PACKET_NUM_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_api_base.vhd:75:4:75:21:@N:CL159:@XP_MSG">trb_net16_api_base.vhd(75)</a><!@TM:1607566829> | Input INT_SLAVE_READ_IN is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_addresses.vhd:246:6:246:8:@N:CL201:@XP_MSG">trb_net16_addresses.vhd(246)</a><!@TM:1607566829> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:720:6:720:8:@W:CL260:@XP_MSG">trb_net16_regIO.vhd(720)</a><!@TM:1607566829> | Pruning register bit 2 of packet_counter(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:668:6:668:8:@N:CL201:@XP_MSG">trb_net16_regIO.vhd(668)</a><!@TM:1607566829> | Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 19 reachable states with original encodings of:
   0000000000000000001
   0000000000000000010
   0000000000000000100
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   0100000000000000000
   1000000000000000000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:54:4:54:14:@N:CL159:@XP_MSG">trb_net16_regIO.vhd(54)</a><!@TM:1607566829> | Input API_RUN_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regIO.vhd:55:4:55:16:@N:CL159:@XP_MSG">trb_net16_regIO.vhd(55)</a><!@TM:1607566829> | Input API_SEQNR_IN is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_onewire.vhd:293:6:293:8:@N:CL201:@XP_MSG">trb_net_onewire.vhd(293)</a><!@TM:1607566829> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd:161:1:161:3:@N:CL201:@XP_MSG">trb_net_sbuf5.vhd(161)</a><!@TM:1607566829> | Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf5.vhd:23:1:23:7:@N:CL159:@XP_MSG">trb_net_sbuf5.vhd(23)</a><!@TM:1607566829> | Input CLK_EN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_sbuf.vhd:41:4:41:16:@N:CL159:@XP_MSG">trb_net16_sbuf.vhd(41)</a><!@TM:1607566829> | Input COMB_READ_IN is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net_sbuf.vhd:221:4:221:6:@N:CL201:@XP_MSG">trb_net_sbuf.vhd(221)</a><!@TM:1607566829> | Trying to extract state machine for register current_buffer_state.
Extracted state machine for register current_buffer_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd:109:8:109:10:@W:CL279:@XP_MSG">trb_net16_io_multiplexer.vhd(109)</a><!@TM:1607566829> | Pruning register bits 11 to 3 of buf_INT_PACKET_NUM_OUT(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd:44:4:44:8:@W:CL246:@XP_MSG">trb_net16_io_multiplexer.vhd(44)</a><!@TM:1607566829> | Input port bits 31 to 10 of ctrl(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_io_multiplexer.vhd:36:4:36:15:@N:CL159:@XP_MSG">trb_net16_io_multiplexer.vhd(36)</a><!@TM:1607566829> | Input INT_READ_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:610:2:610:4:@W:CL279:@XP_MSG">handler_lvl1.vhd(610)</a><!@TM:1607566829> | Pruning register bits 31 to 27 of buf_STATUS_OUT(63 downto 11). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:199:4:199:6:@W:CL177:@XP_MSG">handler_lvl1.vhd(199)</a><!@TM:1607566829> | Sharing sequential element prev_trg_reg. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:352:2:352:4:@N:CL201:@XP_MSG">handler_lvl1.vhd(352)</a><!@TM:1607566829> | Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 4 reachable states with original encodings of:
   0000001
   0000100
   0001000
   1000000
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:610:2:610:4:@W:CL260:@XP_MSG">handler_lvl1.vhd(610)</a><!@TM:1607566829> | Pruning register bit 3 of buf_STATUS_OUT(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:23:2:23:18:@W:CL246:@XP_MSG">handler_lvl1.vhd(23)</a><!@TM:1607566829> | Input port bits 2 to 0 of lvl1_trg_type_in(3 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:26:2:26:25:@W:CL246:@XP_MSG">handler_lvl1.vhd(26)</a><!@TM:1607566829> | Input port bits 23 to 8 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:26:2:26:25:@W:CL246:@XP_MSG">handler_lvl1.vhd(26)</a><!@TM:1607566829> | Input port bits 6 to 0 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_lvl1.vhd:25:2:25:18:@N:CL159:@XP_MSG">handler_lvl1.vhd(25)</a><!@TM:1607566829> | Input LVL1_TRG_CODE_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:844:6:844:8:@W:CL279:@XP_MSG">trb_net16_endpoint_hades_full.vhd(844)</a><!@TM:1607566829> | Pruning register bits 15 to 4 of link_and_reset_status(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:114:4:114:28:@W:CL246:@XP_MSG">trb_net16_endpoint_hades_full.vhd(114)</a><!@TM:1607566829> | Input port bits 319 to 64 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:114:4:114:28:@W:CL246:@XP_MSG">trb_net16_endpoint_hades_full.vhd(114)</a><!@TM:1607566829> | Input port bits 47 to 20 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:114:4:114:28:@W:CL247:@XP_MSG">trb_net16_endpoint_hades_full.vhd(114)</a><!@TM:1607566829> | Input port bit 15 of regio_common_stat_reg_in(319 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:114:4:114:28:@W:CL247:@XP_MSG">trb_net16_endpoint_hades_full.vhd(114)</a><!@TM:1607566829> | Input port bit 13 of regio_common_stat_reg_in(319 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:114:4:114:28:@W:CL247:@XP_MSG">trb_net16_endpoint_hades_full.vhd(114)</a><!@TM:1607566829> | Input port bit 8 of regio_common_stat_reg_in(319 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:114:4:114:28:@W:CL247:@XP_MSG">trb_net16_endpoint_hades_full.vhd(114)</a><!@TM:1607566829> | Input port bit 4 of regio_common_stat_reg_in(319 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:156:4:156:18:@W:CL246:@XP_MSG">trb_net16_endpoint_hades_full.vhd(156)</a><!@TM:1607566829> | Input port bits 95 to 64 of iobuf_ctrl_gen(127 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:134:4:134:23:@N:CL159:@XP_MSG">trb_net16_endpoint_hades_full.vhd(134)</a><!@TM:1607566829> | Input REGIO_IDRAM_DATA_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:136:4:136:23:@N:CL159:@XP_MSG">trb_net16_endpoint_hades_full.vhd(136)</a><!@TM:1607566829> | Input REGIO_IDRAM_ADDR_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:137:4:137:21:@N:CL159:@XP_MSG">trb_net16_endpoint_hades_full.vhd(137)</a><!@TM:1607566829> | Input REGIO_IDRAM_WR_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full.vhd:139:4:139:28:@N:CL159:@XP_MSG">trb_net16_endpoint_hades_full.vhd(139)</a><!@TM:1607566829> | Input REGIO_ONEWIRE_MONITOR_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:17:4:17:9:@N:CL159:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(17)</a><!@TM:1607566829> | Input RESET is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:336:6:336:8:@N:CL201:@XP_MSG">handler_data.vhd(336)</a><!@TM:1607566829> | Trying to extract state machine for register current_lvl1_state.
Extracted state machine for register current_lvl1_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:294:8:294:10:@N:CL201:@XP_MSG">handler_data.vhd(294)</a><!@TM:1607566829> | Trying to extract state machine for register current_buffer_state_0.
Extracted state machine for register current_buffer_state_0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:28:4:28:20:@W:CL246:@XP_MSG">handler_data.vhd(28)</a><!@TM:1607566829> | Input port bits 23 to 1 of lvl1_trg_info_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_data.vhd:53:4:53:21:@W:CL246:@XP_MSG">handler_data.vhd(53)</a><!@TM:1607566829> | Input port bits 15 to 1 of buffer_disable_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:93:6:93:8:@N:CL201:@XP_MSG">handler_ipu.vhd(93)</a><!@TM:1607566829> | Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:29:4:29:19:@W:CL247:@XP_MSG">handler_ipu.vhd(29)</a><!@TM:1607566829> | Input port bit 31 of dat_hdr_data_in(31 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:35:4:35:22:@N:CL159:@XP_MSG">handler_ipu.vhd(35)</a><!@TM:1607566829> | Input IPU_INFORMATION_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_ipu.vhd:36:4:36:23:@N:CL159:@XP_MSG">handler_ipu.vhd(36)</a><!@TM:1607566829> | Input IPU_READOUT_TYPE_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:68:4:68:18:@W:CL247:@XP_MSG">handler_trigger_and_data.vhd(68)</a><!@TM:1607566829> | Input port bit 1 of timer_ticks_in(1 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\handler_trigger_and_data.vhd:32:4:32:22:@N:CL159:@XP_MSG">handler_trigger_and_data.vhd(32)</a><!@TM:1607566829> | Input LVL1_TRG_NUMBER_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:41:4:41:17:@W:CL246:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(41)</a><!@TM:1607566829> | Input port bits 38 to 37 of media_med2int(38 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:76:4:76:14:@N:CL159:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(76)</a><!@TM:1607566829> | Input CTRL_MPLEX is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:77:4:77:18:@N:CL159:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(77)</a><!@TM:1607566829> | Input IOBUF_CTRL_GEN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:17:4:17:9:@N:CL159:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(17)</a><!@TM:1607566829> | Input RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\trb_net16_regio_bus_handler_record.vhd:17:4:17:9:@N:CL159:@XP_MSG">trb_net16_regio_bus_handler_record.vhd(17)</a><!@TM:1607566829> | Input RESET is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd:554:4:554:6:@W:CL260:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566829> | Pruning register bit 3 of rx_bit_cnt(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_slim.vhd:228:4:228:6:@N:CL201:@XP_MSG">spi_slim.vhd(228)</a><!@TM:1607566829> | Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 16 reachable states with original encodings of:
   00000000000000001
   00000000000000010
   00000000000000100
   00000000000001000
   00000000000010000
   00000000000100000
   00000000001000000
   00000000010000000
   00000000100000000
   00000001000000000
   00000010000000000
   00000100000000000
   00010000000000000
   00100000000000000
   01000000000000000
   10000000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_databus_memory.vhd:61:6:61:8:@N:CL201:@XP_MSG">spi_databus_memory.vhd(61)</a><!@TM:1607566829> | Trying to extract state machine for register CURRENT_STATE.
Extracted state machine for register CURRENT_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd:17:4:17:10:@W:CL247:@XP_MSG">spi_flash_and_fpga_reload_record.vhd(17)</a><!@TM:1607566829> | Input port bit 50 of bus_rx(50 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_flash_and_fpga_reload_record.vhd:17:4:17:10:@W:CL246:@XP_MSG">spi_flash_and_fpga_reload_record.vhd(17)</a><!@TM:1607566829> | Input port bits 47 to 41 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:132:7:132:18:@N:CL201:@XP_MSG">load_settings.vhd(132)</a><!@TM:1607566829> | Trying to extract state machine for register parse_state.
Extracted state machine for register parse_state
State machine has 19 reachable states with original encodings of:
   0000000000000000001
   0000000000000000010
   0000000000000000100
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   0100000000000000000
   1000000000000000000
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:132:7:132:18:@W:CL249:@XP_MSG">load_settings.vhd(132)</a><!@TM:1607566829> | Initial value is not supported on state machine parse_state</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:86:7:86:22:@N:CL201:@XP_MSG">load_settings.vhd(86)</a><!@TM:1607566829> | Trying to extract state machine for register read_page_state.
Extracted state machine for register read_page_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:86:7:86:22:@W:CL249:@XP_MSG">load_settings.vhd(86)</a><!@TM:1607566829> | Initial value is not supported on state machine read_page_state</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:98:7:98:23:@W:CL279:@XP_MSG">load_settings.vhd(98)</a><!@TM:1607566829> | Pruning register bits 7 to 4 of pop_page_noBytes(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:133:7:133:23:@W:CL279:@XP_MSG">load_settings.vhd(133)</a><!@TM:1607566829> | Pruning register bits 0 to 3 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:133:7:133:23:@W:CL260:@XP_MSG">load_settings.vhd(133)</a><!@TM:1607566829> | Pruning register bit 5 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:133:7:133:23:@W:CL260:@XP_MSG">load_settings.vhd(133)</a><!@TM:1607566829> | Pruning register bit 8 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:133:7:133:23:@W:CL260:@XP_MSG">load_settings.vhd(133)</a><!@TM:1607566829> | Pruning register bit 10 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:133:7:133:23:@W:CL260:@XP_MSG">load_settings.vhd(133)</a><!@TM:1607566829> | Pruning register bit 12 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:133:7:133:23:@W:CL279:@XP_MSG">load_settings.vhd(133)</a><!@TM:1607566829> | Pruning register bits 14 to 16 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:133:7:133:23:@W:CL257:@XP_MSG">load_settings.vhd(133)</a><!@TM:1607566829> | Register bit 1 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL257:@XP_HELP">CL257</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:98:7:98:23:@W:CL257:@XP_MSG">load_settings.vhd(98)</a><!@TM:1607566829> | Register bit 3 always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:98:7:98:23:@W:CL260:@XP_MSG">load_settings.vhd(98)</a><!@TM:1607566829> | Pruning register bit 3 of pop_page_noBytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:133:7:133:23:@W:CL260:@XP_MSG">load_settings.vhd(133)</a><!@TM:1607566829> | Pruning register bit 17 of next_parse_state(17 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:20:4:20:10:@W:CL247:@XP_MSG">load_settings.vhd(20)</a><!@TM:1607566829> | Input port bit 50 of bus_rx(50 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:20:4:20:10:@W:CL246:@XP_MSG">load_settings.vhd(20)</a><!@TM:1607566829> | Input port bits 47 to 40 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:20:4:20:10:@W:CL246:@XP_MSG">load_settings.vhd(20)</a><!@TM:1607566829> | Input port bits 31 to 0 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3sc\code\load_settings.vhd:26:4:26:17:@W:CL246:@XP_MSG">load_settings.vhd(26)</a><!@TM:1607566829> | Input port bits 31 to 0 of bus_master_rx(36 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:69:0:69:14:@W:CL177:@XP_MSG">sedcheck.vhd(69)</a><!@TM:1607566829> | Sharing sequential element sed_clock_last. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:42:9:42:14:@N:CL201:@XP_MSG">sedcheck.vhd(42)</a><!@TM:1607566829> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:13:4:13:10:@W:CL247:@XP_MSG">sedcheck.vhd(13)</a><!@TM:1607566829> | Input port bit 50 of bus_rx(50 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:13:4:13:10:@W:CL246:@XP_MSG">sedcheck.vhd(13)</a><!@TM:1607566829> | Input port bits 47 to 34 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\special\spi_ltc2600.vhd:57:9:57:18:@N:CL201:@XP_MSG">spi_ltc2600.vhd(57)</a><!@TM:1607566829> | Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   10000000
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[31]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[30]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[29]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[28]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[27]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[26]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[25]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[24]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[23]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[22]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[21]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[20]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[19]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[18]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[17]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[16]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[15]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[14]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[13]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[12]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[11]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[10]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[9]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[8]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[7]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[6]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[5]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[4]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[3]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[2]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[1]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:CL179:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566829> | Found combinational loop at inp_shift_0[0]</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:18:4:18:10:@W:CL247:@XP_MSG">input_to_trigger_logic_record.vhd(18)</a><!@TM:1607566829> | Input port bit 50 of bus_rx(50 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_to_trigger_logic_record.vhd:18:4:18:10:@W:CL246:@XP_MSG">input_to_trigger_logic_record.vhd(18)</a><!@TM:1607566829> | Input port bits 47 to 39 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:33:7:33:19:@W:CL279:@XP_MSG">input_statistics.vhd(33)</a><!@TM:1607566829> | Pruning register bits 35 to 32 of inp_reg_last(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:59:7:59:10:@W:CL169:@XP_MSG">input_statistics.vhd(59)</a><!@TM:1607566829> | Pruning unused register cnt_32(17 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:59:7:59:10:@W:CL169:@XP_MSG">input_statistics.vhd(59)</a><!@TM:1607566829> | Pruning unused register cnt_33(17 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:59:7:59:10:@W:CL169:@XP_MSG">input_statistics.vhd(59)</a><!@TM:1607566829> | Pruning unused register cnt_34(17 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:59:7:59:10:@W:CL169:@XP_MSG">input_statistics.vhd(59)</a><!@TM:1607566829> | Pruning unused register cnt_35(17 downto 0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:155:0:155:10:@N:CL135:@XP_MSG">input_statistics.vhd(155)</a><!@TM:1607566829> | Found sequential shift fifo_wait3 with address depth of 3 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[35]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[34]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[33]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[32]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[31]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[30]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[29]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[28]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[27]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[26]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[25]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[24]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[23]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[22]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[21]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[20]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[19]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[18]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[17]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[16]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[15]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[14]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[13]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[12]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[11]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[10]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[9]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[8]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[7]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[6]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[5]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[4]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[3]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[2]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[1]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:CL179:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566829> | Found combinational loop at inp_stretch[0]</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:71:7:71:12:@N:CL201:@XP_MSG">input_statistics.vhd(71)</a><!@TM:1607566829> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\input_statistics.vhd:24:4:24:11:@W:CL246:@XP_MSG">input_statistics.vhd(24)</a><!@TM:1607566829> | Input port bits 15 to 7 of addr_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:32:4:32:15:@N:CL159:@XP_MSG">trb3_tools.vhd(32)</a><!@TM:1607566829> | Input LCD_DATA_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:35:4:35:14:@N:CL159:@XP_MSG">trb3_tools.vhd(35)</a><!@TM:1607566829> | Input UART_RX_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\trb3_tools.vhd:37:4:37:15:@N:CL159:@XP_MSG">trb3_tools.vhd(37)</a><!@TM:1607566829> | Input DEBUG_RX_IN is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 29 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 24 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 22 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 20 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 17 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 15 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL279:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bits 13 to 12 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 8 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL279:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bits 4 to 3 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 1 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:130:9:130:14:@N:CL201:@XP_MSG">trb3_periph_blank.vhd(130)</a><!@TM:1607566829> | Trying to extract state machine for register state.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL279:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bits 7 to 6 of busrdo_tx.data(7 downto 5). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL279:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bits 11 to 10 of busrdo_tx.data(11 downto 9). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 19 of busrdo_tx.data(19 downto 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL279:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bits 28 to 26 of busrdo_tx.data(28 downto 25). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:CL260:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566829> | Pruning register bit 31 of busrdo_tx.data(31 downto 30). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:60:4:60:13:@W:CL247:@XP_MSG">trb3_periph_blank.vhd(60)</a><!@TM:1607566829> | Input port bit 14 of test_line(15 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:60:4:60:13:@W:CL247:@XP_MSG">trb3_periph_blank.vhd(60)</a><!@TM:1607566829> | Input port bit 0 of test_line(15 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:16:4:16:17:@N:CL159:@XP_MSG">trb3_periph_blank.vhd(16)</a><!@TM:1607566829> | Input CLK_GPLL_LEFT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:18:4:18:17:@N:CL159:@XP_MSG">trb3_periph_blank.vhd(18)</a><!@TM:1607566829> | Input CLK_PCLK_LEFT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\trb3_periph_blank.vhd:19:4:19:18:@N:CL159:@XP_MSG">trb3_periph_blank.vhd(19)</a><!@TM:1607566829> | Input CLK_PCLK_RIGHT is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 172MB peak: 181MB)


Process completed successfully.
# Wed Dec  9 21:20:25 2020

###########################################################]
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\LA_FIFO.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\readoutfifo.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ch48.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\comnet.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\DeBounce_v.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\hit_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\InputBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Lanalyzer0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux3x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Mux16x32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit0.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit1.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit2.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit3.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit4.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\SFineTimeBit5.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift40.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift42.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shiftout32.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\StrSt.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\sync_cntr.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Shift33.v" (library work)
@I::"C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v" (library work)
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\leds.v:23:7:23:11:@N:CG364:@XP_MSG">leds.v(23)</a><!@TM:1607566829> | Synthesizing module leds in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b11000001
	DEFAULTVALUE=32'b00000000000000000000000001000000
   Generated name = Register_193_64
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b11000010
	DEFAULTVALUE=32'b10000000000000000000000000000000
   Generated name = Register_194_2147483648
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v:10:7:10:15:@N:CG364:@XP_MSG">ComTrans.v(10)</a><!@TM:1607566829> | Synthesizing module ComTrans in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b11000000
	DEFAULTVALUE=32'b10000100000010000000000000000000
   Generated name = Register_192_2215116800
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v:457:7:457:10:@N:CG364:@XP_MSG">ecp3.v(457)</a><!@TM:1607566829> | Synthesizing module INV in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v:1029:7:1029:10:@N:CG364:@XP_MSG">ecp3.v(1029)</a><!@TM:1607566829> | Synthesizing module VLO in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v:1552:7:1552:14:@N:CG364:@XP_MSG">ecp3.v(1552)</a><!@TM:1607566829> | Synthesizing module EHXPLLF in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll.v:8:7:8:11:@N:CG364:@XP_MSG">Cpll.v(8)</a><!@TM:1607566829> | Synthesizing module Cpll in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v:148:7:148:13:@N:CG364:@XP_MSG">ecp3.v(148)</a><!@TM:1607566829> | Synthesizing module FADD2B in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll1.v:8:7:8:12:@N:CG364:@XP_MSG">Cpll1.v(8)</a><!@TM:1607566829> | Synthesizing module Cpll1 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b11000011
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_195_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\workdir\Cpll2.v:8:7:8:12:@N:CG364:@XP_MSG">Cpll2.v(8)</a><!@TM:1607566829> | Synthesizing module Cpll2 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v:10:7:10:15:@N:CG364:@XP_MSG">ClockGen.v(10)</a><!@TM:1607566829> | Synthesizing module ClockGen in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Input_Reg.v:3:7:3:16:@N:CG364:@XP_MSG">Input_Reg.v(3)</a><!@TM:1607566829> | Synthesizing module Input_Reg in library work.

	WIDTH=32'b00000000000000000000000000100000
   Generated name = Input_Reg_32s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_0_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_1_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_2_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_3_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\diamond\3.10_x64\synpbase\lib\lucent\ecp3.v:176:7:176:14:@N:CG364:@XP_MSG">ecp3.v(176)</a><!@TM:1607566829> | Synthesizing module FD1P3AY in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Ltch8.v:10:7:10:12:@N:CG364:@XP_MSG">Ltch8.v(10)</a><!@TM:1607566829> | Synthesizing module Ltch8 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\wcomp.v:10:7:10:12:@N:CG364:@XP_MSG">wcomp.v(10)</a><!@TM:1607566829> | Synthesizing module wcomp in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000000
   Generated name = FineTimeBit_0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CG360:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | Removing wire DataOutLA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_4[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_4_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_5_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_6_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_7_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000001
   Generated name = FineTimeBit_1
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_9[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_8_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_9_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_10_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_11_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000010
   Generated name = FineTimeBit_2
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_14[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_12_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_13_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_14_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_15_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000011
   Generated name = FineTimeBit_3
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_19[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_16_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_17_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_18_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_19_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000100
   Generated name = FineTimeBit_4
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_24[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_20_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_21_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_22_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_23_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000101
   Generated name = FineTimeBit_5
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_29[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_24_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_25_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_26_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_27_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000110
   Generated name = FineTimeBit_6
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_34[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_28_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_29_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_30_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_31_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b000111
   Generated name = FineTimeBit_7
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_39[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_32_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_33_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_34_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_35_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001000
   Generated name = FineTimeBit_8
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_44[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_36_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_37_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_38_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_39_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001001
   Generated name = FineTimeBit_9
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_49[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_40_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_41_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_42_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_43_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001010
   Generated name = FineTimeBit_10
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_54[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_44_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_45_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_46_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_47_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001011
   Generated name = FineTimeBit_11
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_59[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_48_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_49_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_50_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_51_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001100
   Generated name = FineTimeBit_12
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_64[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_52_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_53_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_54_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_55_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001101
   Generated name = FineTimeBit_13
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_69[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_56_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_57_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_58_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_59_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001110
   Generated name = FineTimeBit_14
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_74[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_60_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_61_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_62_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b00111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_63_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:10:7:10:18:@N:CG364:@XP_MSG">FineTimeBit.v(10)</a><!@TM:1607566829> | Synthesizing module FineTimeBit in library work.

	Ch=6'b001111
   Generated name = FineTimeBit_15
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_79[35:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b01000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_64_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:10:7:10:15:@N:CG364:@XP_MSG">Register.v(10)</a><!@TM:1607566829> | Synthesizing module Register in library work.

	MYAD=8'b01000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_65_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	MYAD=8'b01000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_66_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_67_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	Ch=6'b010000
   Generated name = FineTimeBit_16
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_84[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_68_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_69_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_70_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_71_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	Ch=6'b010001
   Generated name = FineTimeBit_17
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_89[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_72_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_73_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_74_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_75_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	Ch=6'b010010
   Generated name = FineTimeBit_18
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_94[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_76_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_77_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_78_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_79_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	Ch=6'b010011
   Generated name = FineTimeBit_19
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_99[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_80_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_81_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_82_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_83_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	Ch=6'b010100
   Generated name = FineTimeBit_20
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_104[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_84_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_85_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_86_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_87_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	Ch=6'b010101
   Generated name = FineTimeBit_21
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_109[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_88_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_89_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_90_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_91_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	Ch=6'b010110
   Generated name = FineTimeBit_22
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_114[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_92_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_93_4294967295
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_94_61440
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	MYAD=8'b01011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_95_251658240
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@W:CG133:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | Object ack is declared but not assigned. Either assign a value or remove the declaration.</font>

	Ch=6'b010111
   Generated name = FineTimeBit_23
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_119[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_96_0

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.

	MYAD=8'b01100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_97_4294967295

	MYAD=8'b01100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_98_61440

	MYAD=8'b01100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_99_251658240

	Ch=6'b011000
   Generated name = FineTimeBit_24
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_124[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_100_0

	MYAD=8'b01100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_101_4294967295

	MYAD=8'b01100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_102_61440

	MYAD=8'b01100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_103_251658240

	Ch=6'b011001
   Generated name = FineTimeBit_25
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_129[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_104_0

	MYAD=8'b01101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_105_4294967295

	MYAD=8'b01101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_106_61440

	MYAD=8'b01101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_107_251658240

	Ch=6'b011010
   Generated name = FineTimeBit_26
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_134[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_108_0

	MYAD=8'b01101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_109_4294967295

	MYAD=8'b01101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_110_61440

	MYAD=8'b01101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_111_251658240

	Ch=6'b011011
   Generated name = FineTimeBit_27
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_139[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_112_0

	MYAD=8'b01110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_113_4294967295

	MYAD=8'b01110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_114_61440

	MYAD=8'b01110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_115_251658240

	Ch=6'b011100
   Generated name = FineTimeBit_28
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_144[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_116_0

	MYAD=8'b01110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_117_4294967295

	MYAD=8'b01110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_118_61440

	MYAD=8'b01110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_119_251658240

	Ch=6'b011101
   Generated name = FineTimeBit_29
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_149[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_120_0

	MYAD=8'b01111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_121_4294967295

	MYAD=8'b01111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_122_61440

	MYAD=8'b01111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_123_251658240

	Ch=6'b011110
   Generated name = FineTimeBit_30
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_154[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b01111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_124_0

	MYAD=8'b01111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_125_4294967295

	MYAD=8'b01111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_126_61440

	MYAD=8'b01111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_127_251658240

	Ch=6'b011111
   Generated name = FineTimeBit_31
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_159[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_128_0

	MYAD=8'b10000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_129_4294967295

	MYAD=8'b10000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_130_61440

	MYAD=8'b10000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_131_251658240

	Ch=6'b100000
   Generated name = FineTimeBit_32
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_164[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_132_0

	MYAD=8'b10000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_133_4294967295

	MYAD=8'b10000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_134_61440

	MYAD=8'b10000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_135_251658240

	Ch=6'b100001
   Generated name = FineTimeBit_33
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_169[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_136_0

	MYAD=8'b10001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_137_4294967295

	MYAD=8'b10001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_138_61440

	MYAD=8'b10001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_139_251658240

	Ch=6'b100010
   Generated name = FineTimeBit_34
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_174[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_140_0

	MYAD=8'b10001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_141_4294967295

	MYAD=8'b10001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_142_61440

	MYAD=8'b10001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_143_251658240

	Ch=6'b100011
   Generated name = FineTimeBit_35
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_179[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_144_0

	MYAD=8'b10010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_145_4294967295

	MYAD=8'b10010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_146_61440

	MYAD=8'b10010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_147_251658240

	Ch=6'b100100
   Generated name = FineTimeBit_36
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_184[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_148_0

	MYAD=8'b10010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_149_4294967295

	MYAD=8'b10010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_150_61440

	MYAD=8'b10010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_151_251658240

	Ch=6'b100101
   Generated name = FineTimeBit_37
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_189[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_152_0

	MYAD=8'b10011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_153_4294967295

	MYAD=8'b10011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_154_61440

	MYAD=8'b10011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_155_251658240

	Ch=6'b100110
   Generated name = FineTimeBit_38
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_194[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_156_0

	MYAD=8'b10011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_157_4294967295

	MYAD=8'b10011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_158_61440

	MYAD=8'b10011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_159_251658240

	Ch=6'b100111
   Generated name = FineTimeBit_39
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_199[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_160_0

	MYAD=8'b10100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_161_4294967295

	MYAD=8'b10100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_162_61440

	MYAD=8'b10100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_163_251658240

	Ch=6'b101000
   Generated name = FineTimeBit_40
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_204[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_164_0

	MYAD=8'b10100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_165_4294967295

	MYAD=8'b10100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_166_61440

	MYAD=8'b10100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_167_251658240

	Ch=6'b101001
   Generated name = FineTimeBit_41
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_209[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_168_0

	MYAD=8'b10101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_169_4294967295

	MYAD=8'b10101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_170_61440

	MYAD=8'b10101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_171_251658240

	Ch=6'b101010
   Generated name = FineTimeBit_42
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_214[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_172_0

	MYAD=8'b10101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_173_4294967295

	MYAD=8'b10101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_174_61440

	MYAD=8'b10101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_175_251658240

	Ch=6'b101011
   Generated name = FineTimeBit_43
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_219[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_176_0

	MYAD=8'b10110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_177_4294967295

	MYAD=8'b10110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_178_61440

	MYAD=8'b10110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_179_251658240

	Ch=6'b101100
   Generated name = FineTimeBit_44
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_224[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_180_0

	MYAD=8'b10110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_181_4294967295

	MYAD=8'b10110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_182_61440

	MYAD=8'b10110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_183_251658240

	Ch=6'b101101
   Generated name = FineTimeBit_45
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_229[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_184_0

	MYAD=8'b10111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_185_4294967295

	MYAD=8'b10111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_186_61440

	MYAD=8'b10111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_187_251658240

	Ch=6'b101110
   Generated name = FineTimeBit_46
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_234[35:0]. Either assign all bits or reduce the width of the signal.</font>

	MYAD=8'b10111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_188_0

	MYAD=8'b10111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_189_4294967295

	MYAD=8'b10111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_190_61440

	MYAD=8'b10111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_191_251658240

	Ch=6'b101111
   Generated name = FineTimeBit_47
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:91:0:91:6:@W:CL169:@XP_MSG">FineTimeBit.v(91)</a><!@TM:1607566829> | Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL265:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Removing unused bit 0 of TimeLtch50_239[35:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:613:9:613:12:@W:CS101:@XP_MSG">ch32.v(613)</a><!@TM:1607566829> | Index 32 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:631:9:631:12:@W:CS101:@XP_MSG">ch32.v(631)</a><!@TM:1607566829> | Index 33 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:649:9:649:12:@W:CS101:@XP_MSG">ch32.v(649)</a><!@TM:1607566829> | Index 34 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:667:9:667:12:@W:CS101:@XP_MSG">ch32.v(667)</a><!@TM:1607566829> | Index 35 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:685:9:685:12:@W:CS101:@XP_MSG">ch32.v(685)</a><!@TM:1607566829> | Index 36 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:703:9:703:12:@W:CS101:@XP_MSG">ch32.v(703)</a><!@TM:1607566829> | Index 37 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:721:9:721:12:@W:CS101:@XP_MSG">ch32.v(721)</a><!@TM:1607566829> | Index 38 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:739:9:739:12:@W:CS101:@XP_MSG">ch32.v(739)</a><!@TM:1607566829> | Index 39 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:757:9:757:12:@W:CS101:@XP_MSG">ch32.v(757)</a><!@TM:1607566829> | Index 40 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:775:9:775:12:@W:CS101:@XP_MSG">ch32.v(775)</a><!@TM:1607566829> | Index 41 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:793:9:793:12:@W:CS101:@XP_MSG">ch32.v(793)</a><!@TM:1607566829> | Index 42 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:811:9:811:12:@W:CS101:@XP_MSG">ch32.v(811)</a><!@TM:1607566829> | Index 43 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:829:9:829:12:@W:CS101:@XP_MSG">ch32.v(829)</a><!@TM:1607566829> | Index 44 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:847:9:847:12:@W:CS101:@XP_MSG">ch32.v(847)</a><!@TM:1607566829> | Index 45 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:865:9:865:12:@W:CS101:@XP_MSG">ch32.v(865)</a><!@TM:1607566829> | Index 46 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CS101:@XP_HELP">CS101</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:883:9:883:12:@W:CS101:@XP_MSG">ch32.v(883)</a><!@TM:1607566829> | Index 47 is out of range for variable DIn</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:31:18:31:22:@W:CG360:@XP_MSG">ch32.v(31)</a><!@TM:1607566829> | Removing wire test, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:882:20:882:24:@W:CL167:@XP_MSG">ch32.v(882)</a><!@TM:1607566829> | Input DIn of instance fb47 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:864:20:864:24:@W:CL167:@XP_MSG">ch32.v(864)</a><!@TM:1607566829> | Input DIn of instance fb46 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:846:20:846:24:@W:CL167:@XP_MSG">ch32.v(846)</a><!@TM:1607566829> | Input DIn of instance fb45 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:828:20:828:24:@W:CL167:@XP_MSG">ch32.v(828)</a><!@TM:1607566829> | Input DIn of instance fb44 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:810:20:810:24:@W:CL167:@XP_MSG">ch32.v(810)</a><!@TM:1607566829> | Input DIn of instance fb43 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:792:20:792:24:@W:CL167:@XP_MSG">ch32.v(792)</a><!@TM:1607566829> | Input DIn of instance fb42 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:774:20:774:24:@W:CL167:@XP_MSG">ch32.v(774)</a><!@TM:1607566829> | Input DIn of instance fb41 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:756:20:756:24:@W:CL167:@XP_MSG">ch32.v(756)</a><!@TM:1607566829> | Input DIn of instance fb40 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:738:20:738:24:@W:CL167:@XP_MSG">ch32.v(738)</a><!@TM:1607566829> | Input DIn of instance fb39 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:720:20:720:24:@W:CL167:@XP_MSG">ch32.v(720)</a><!@TM:1607566829> | Input DIn of instance fb38 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:702:20:702:24:@W:CL167:@XP_MSG">ch32.v(702)</a><!@TM:1607566829> | Input DIn of instance fb37 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:684:20:684:24:@W:CL167:@XP_MSG">ch32.v(684)</a><!@TM:1607566829> | Input DIn of instance fb36 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:666:20:666:24:@W:CL167:@XP_MSG">ch32.v(666)</a><!@TM:1607566829> | Input DIn of instance fb35 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:648:20:648:24:@W:CL167:@XP_MSG">ch32.v(648)</a><!@TM:1607566829> | Input DIn of instance fb34 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:630:20:630:24:@W:CL167:@XP_MSG">ch32.v(630)</a><!@TM:1607566829> | Input DIn of instance fb33 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:612:20:612:24:@W:CL167:@XP_MSG">ch32.v(612)</a><!@TM:1607566829> | Input DIn of instance fb32 is floating</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v:102:4:102:5:@W:CS263:@XP_MSG">timestatics.v(102)</a><!@TM:1607566829> | Port-width mismatch for port Q. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v:25:38:25:44:@W:CG360:@XP_MSG">timestatics.v(25)</a><!@TM:1607566829> | Removing wire tofifo, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v:51:5:51:9:@W:CG360:@XP_MSG">timestatics.v(51)</a><!@TM:1607566829> | Removing wire full, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v:51:11:51:13:@W:CG360:@XP_MSG">timestatics.v(51)</a><!@TM:1607566829> | Removing wire en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v:54:5:54:9:@W:CG360:@XP_MSG">timestatics.v(54)</a><!@TM:1607566829> | Removing wire test, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:145:7:145:11:@W:CS263:@XP_MSG">TriggerTDC.v(145)</a><!@TM:1607566829> | Port-width mismatch for port Q. The port definition is 32 bits, but the actual port connection bit width is 48. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:158:9:158:13:@W:CS263:@XP_MSG">TriggerTDC.v(158)</a><!@TM:1607566829> | Port-width mismatch for port DIn. The port definition is 32 bits, but the actual port connection bit width is 48. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:20:13:20:19:@W:CG360:@XP_MSG">TriggerTDC.v(20)</a><!@TM:1607566829> | Removing wire OUT_pD, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:22:19:22:26:@W:CG360:@XP_MSG">TriggerTDC.v(22)</a><!@TM:1607566829> | Removing wire TestOut, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:55:5:55:14:@W:CG360:@XP_MSG">TriggerTDC.v(55)</a><!@TM:1607566829> | Removing wire StartTest, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v:23:19:23:26:@W:CG360:@XP_MSG">TriggerTDCTop.v(23)</a><!@TM:1607566829> | Removing wire TestOut, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v:23:19:23:26:@W:CL157:@XP_MSG">TriggerTDCTop.v(23)</a><!@TM:1607566829> | *Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v:9:11:9:16:@N:CL159:@XP_MSG">TriggerTDCTop.v(9)</a><!@TM:1607566829> | Input IN_pA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v:10:11:10:16:@N:CL159:@XP_MSG">TriggerTDCTop.v(10)</a><!@TM:1607566829> | Input IN_pB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v:11:11:11:16:@N:CL159:@XP_MSG">TriggerTDCTop.v(11)</a><!@TM:1607566829> | Input IN_pC is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDCTop.v:13:11:13:18:@N:CL159:@XP_MSG">TriggerTDCTop.v(13)</a><!@TM:1607566829> | Input reset_i is unused.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:20:13:20:19:@W:CL157:@XP_MSG">TriggerTDC.v(20)</a><!@TM:1607566829> | *Output OUT_pD has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:22:19:22:26:@W:CL157:@XP_MSG">TriggerTDC.v(22)</a><!@TM:1607566829> | *Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:9:11:9:16:@N:CL159:@XP_MSG">TriggerTDC.v(9)</a><!@TM:1607566829> | Input IN_pD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\TriggerTDC.v:23:18:23:24:@N:CL159:@XP_MSG">TriggerTDC.v(23)</a><!@TM:1607566829> | Input TestIn is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v:15:17:15:20:@W:CL246:@XP_MSG">timestatics.v(15)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v:15:17:15:20:@W:CL246:@XP_MSG">timestatics.v(15)</a><!@TM:1607566829> | Input port bits 1 to 0 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\timestatics.v:21:12:21:15:@A:CL153:@XP_MSG">timestatics.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Teststate.v:27:1:27:7:@N:CL201:@XP_MSG">Teststate.v(27)</a><!@TM:1607566829> | Trying to extract state machine for register State.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\ch32.v:31:18:31:22:@W:CL157:@XP_MSG">ch32.v(31)</a><!@TM:1607566829> | *Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\Register.v:21:11:21:14:@A:CL153:@XP_MSG">Register.v(21)</a><!@TM:1607566829> | *Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.

Only the first 100 messages of id 'CL153' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_compiler.srr -id CL153' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL153} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:186:0:186:6:@W:CL279:@XP_MSG">FineTimeBit.v(186)</a><!@TM:1607566829> | Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:14:21:14:24:@W:CL246:@XP_MSG">FineTimeBit.v(14)</a><!@TM:1607566829> | Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\FineTimeBit.v:31:66:31:75:@W:CL156:@XP_MSG">FineTimeBit.v(31)</a><!@TM:1607566829> | *Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v:12:18:12:21:@W:CL157:@XP_MSG">ClockGen.v(12)</a><!@TM:1607566829> | *Output clk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ClockGen.v:21:17:21:20:@W:CL157:@XP_MSG">ClockGen.v(21)</a><!@TM:1607566829> | *Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v:80:0:80:6:@W:CL138:@XP_MSG">ComTrans.v(80)</a><!@TM:1607566829> | Removing register 'nack' because it is only assigned 0 or its original value.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\Source\ComTrans.v:14:11:14:15:@N:CL159:@XP_MSG">ComTrans.v(14)</a><!@TM:1607566829> | Input Cclk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 104MB peak: 105MB)


Process completed successfully.
# Wed Dec  9 21:20:27 2020

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1607566829> | Running in 64-bit mode 
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\layer0.srs changed - recompiling
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\layer1.srs changed - recompiling
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2551:0:2551:9:@W:Z198:@XP_MSG">sfp_1_200_int.vhd(2551)</a><!@TM:1607566829> | Unbound component PCSD of instance PCSD_INST </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:564:4:564:16:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(564)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:568:4:568:16:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(568)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:572:4:572:16:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(572)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:576:4:576:16:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(576)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:580:4:580:16:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(580)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:584:4:584:16:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(584)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_5 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:593:4:593:11:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(593)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:597:4:597:11:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(597)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:601:4:601:11:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(601)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:605:4:605:11:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(605)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:609:4:609:11:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(609)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:613:4:613:11:@W:Z198:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(613)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_5 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:342:4:342:17:@W:Z198:@XP_MSG">fifo_19x16_obuf.vhd(342)</a><!@TM:1607566829> | Unbound component PDPW16KC of instance pdp_ram_0_0_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:504:4:504:16:@W:Z198:@XP_MSG">fifo_19x16_obuf.vhd(504)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:508:4:508:16:@W:Z198:@XP_MSG">fifo_19x16_obuf.vhd(508)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:512:4:512:16:@W:Z198:@XP_MSG">fifo_19x16_obuf.vhd(512)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:521:4:521:11:@W:Z198:@XP_MSG">fifo_19x16_obuf.vhd(521)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:525:4:525:11:@W:Z198:@XP_MSG">fifo_19x16_obuf.vhd(525)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:529:4:529:11:@W:Z198:@XP_MSG">fifo_19x16_obuf.vhd(529)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:934:4:934:16:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(934)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:938:4:938:16:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(938)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:942:4:942:16:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(942)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:946:4:946:16:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(946)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:950:4:950:16:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(950)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:954:4:954:16:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(954)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_5 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:963:4:963:11:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(963)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:967:4:967:11:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(967)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:971:4:971:11:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(971)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:975:4:975:11:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(975)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:979:4:979:11:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(979)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:983:4:983:11:@W:Z198:@XP_MSG">fifo_36x2k_oreg.vhd(983)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_5 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:435:4:435:17:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(435)</a><!@TM:1607566829> | Unbound component PDPW16KC of instance pdp_ram_0_0_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:711:4:711:16:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(711)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:715:4:715:16:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(715)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:719:4:719:16:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(719)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:723:4:723:16:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(723)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:727:4:727:16:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(727)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:736:4:736:11:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(736)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:740:4:740:11:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(740)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:744:4:744:11:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(744)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:748:4:748:11:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(748)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:752:4:752:11:@W:Z198:@XP_MSG">fifo_36x512_oreg.vhd(752)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:435:4:435:17:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(435)</a><!@TM:1607566829> | Unbound component PDPW16KC of instance pdp_ram_0_0_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:711:4:711:16:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(711)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:715:4:715:16:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(715)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:719:4:719:16:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(719)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:723:4:723:16:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(723)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:727:4:727:16:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(727)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:736:4:736:11:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(736)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:740:4:740:11:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(740)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:744:4:744:11:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(744)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:748:4:748:11:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(748)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:752:4:752:11:@W:Z198:@XP_MSG">fifo_18x512_oreg.vhd(752)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trb3\base\code\sedcheck.vhd:204:0:204:7:@W:Z198:@XP_MSG">sedcheck.vhd(204)</a><!@TM:1607566829> | Unbound component SEDCA of instance THE_SED </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:770:4:770:16:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(770)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:774:4:774:16:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(774)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:778:4:778:16:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(778)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:782:4:782:16:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(782)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:786:4:786:16:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(786)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:790:4:790:16:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(790)</a><!@TM:1607566829> | Unbound component CB2 of instance bdcnt_bctr_5 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:799:4:799:11:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(799)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:803:4:803:11:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(803)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_1 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:807:4:807:11:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(807)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_2 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:811:4:811:11:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(811)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_3 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:815:4:815:11:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(815)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_4 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:819:4:819:11:@W:Z198:@XP_MSG">fifo_18x1k_oreg.vhd(819)</a><!@TM:1607566829> | Unbound component ALEB2 of instance e_cmp_5 </font>

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File: <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_comp.linkerlog:@XP_FILE">blank_trb3_periph_blank_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  9 21:20:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime

Process completed successfully.
# Wed Dec  9 21:20:29 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1607566816>
<a name=compilerReport5></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1607566831> | Running in 64-bit mode 
File C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 165MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  9 21:20:31 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1607566816>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1607566816>
# Wed Dec  9 21:20:31 2020

<a name=mapperReport6></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1607566836> | No constraint file specified. 
Linked File: <a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank_scck.rpt:@XP_FILE">blank_trb3_periph_blank_scck.rpt</a>
Printing clock  summary report in "C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1607566836> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1607566836> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 207MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 204MB peak: 207MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 226MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1607566836> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:553:4:553:8:@N:BN362:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(553)</a><!@TM:1607566836> | Removing sequential instance FF_1 (in view: work.lattice_ecp3_fifo_18x1k(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:509:4:509:9:@N:BN362:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(509)</a><!@TM:1607566836> | Removing sequential instance FF_12 (in view: work.lattice_ecp3_fifo_18x1k(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_trigger.vhd:164:6:164:8:@A:FX681:@XP_MSG">trb_net16_trigger.vhd(164)</a><!@TM:1607566836> | Initial value on register INT_PACKET_NUM_OUT[2:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd:458:4:458:9:@N:BN362:@XP_MSG">fifo_19x16_obuf.vhd(458)</a><!@TM:1607566836> | Removing sequential instance FF_11 (in view: work.fifo_19x16_obuf(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_io_multiplexer.vhd:303:6:303:8:@A:FX681:@XP_MSG">trb_net16_io_multiplexer.vhd(303)</a><!@TM:1607566836> | Initial value on register current_mux_packet_number[2:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd:839:4:839:9:@N:BN362:@XP_MSG">fifo_36x2k_oreg.vhd(839)</a><!@TM:1607566836> | Removing sequential instance FF_25 (in view: work.fifo_36x2k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd:630:4:630:9:@N:BN362:@XP_MSG">fifo_36x512_oreg.vhd(630)</a><!@TM:1607566836> | Removing sequential instance FF_21 (in view: work.fifo_36x512_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:630:4:630:9:@N:BN362:@XP_MSG">fifo_18x512_oreg.vhd(630)</a><!@TM:1607566836> | Removing sequential instance FF_21 (in view: work.fifo_18x512_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:107:7:107:19:@A:FX681:@XP_MSG">load_settings.vhd(107)</a><!@TM:1607566836> | Initial value on register sync\.wait_counter[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:682:4:682:9:@N:BN362:@XP_MSG">fifo_18x1k_oreg.vhd(682)</a><!@TM:1607566836> | Removing sequential instance FF_23 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@W:BN132:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566836> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.IOBUF.genINITOBUF2.gen_INITOBUF3.INITOBUF.buf_MED_PACKET_NUM_OUT[2:0] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.IOBUF.genINITOBUF2.gen_INITOBUF3.INITOBUF.transfer_counter[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:19:4:19:12:@W:BN132:@XP_MSG">input_statistics.vhd(19)</a><!@TM:1607566836> | Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_3[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_2[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:19:4:19:12:@W:BN132:@XP_MSG">input_statistics.vhd(19)</a><!@TM:1607566836> | Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_2[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_1[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:19:4:19:12:@W:BN132:@XP_MSG">input_statistics.vhd(19)</a><!@TM:1607566836> | Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_1[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:BN132:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566836> | Removing sequential instance busrdo_tx.data[23] because it is equivalent to instance busrdo_tx.data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:BN132:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566836> | Removing sequential instance busrdo_tx.data[21] because it is equivalent to instance busrdo_tx.data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:BN132:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566836> | Removing sequential instance busrdo_tx.data[18] because it is equivalent to instance busrdo_tx.data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:BN132:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566836> | Removing sequential instance busrdo_tx.data[9] because it is equivalent to instance busrdo_tx.data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:BN132:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566836> | Removing sequential instance busrdo_tx.data[5] because it is equivalent to instance busrdo_tx.data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\trb3_periph_blank.vhd:115:21:115:30:@W:BN132:@XP_MSG">trb3_periph_blank.vhd(115)</a><!@TM:1607566836> | Removing sequential instance busrdo_tx.data[2] because it is equivalent to instance busrdo_tx.data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566836> | Tristate driver DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566836> | Tristate driver DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566836> | Tristate driver DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566836> | Tristate driver DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566836> | Tristate driver DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566836> | Tristate driver DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1607566836> | Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1607566836> | Tristate driver LED_2 (in view: work.ClockGen(verilog)) on net LED_2 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1607566836> | Tristate driver LED_3 (in view: work.ClockGen(verilog)) on net LED_3 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:12:18:12:21:@N:MO111:@XP_MSG">clockgen.v(12)</a><!@TM:1607566836> | Tristate driver clk_1 (in view: work.ClockGen(verilog)) on net clk_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:117:31:117:34:@N:BN115:@XP_MSG">clockgen.v(117)</a><!@TM:1607566836> | Removing instance Cf1 (in view: work.ClockGen(verilog)) of type view:work.Register_195_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_1_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_0(verilog)) of type view:work.wcomp_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_0(verilog)) of type view:work.wcomp_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_0(verilog)) of type view:work.wcomp_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_0(verilog)) of type view:work.Register_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_0(verilog)) of type view:work.Register_1_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_0(verilog)) of type view:work.Register_2_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_0(verilog)) of type view:work.Register_3_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_5_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_1(verilog)) of type view:work.wcomp_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_1(verilog)) of type view:work.wcomp_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_1(verilog)) of type view:work.wcomp_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_1(verilog)) of type view:work.Register_4_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_1(verilog)) of type view:work.Register_5_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_1(verilog)) of type view:work.Register_6_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_1(verilog)) of type view:work.Register_7_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_9_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_2(verilog)) of type view:work.wcomp_8(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_2(verilog)) of type view:work.wcomp_7(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_2(verilog)) of type view:work.wcomp_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_2(verilog)) of type view:work.Register_8_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_2(verilog)) of type view:work.Register_9_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_2(verilog)) of type view:work.Register_10_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_2(verilog)) of type view:work.Register_11_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_13_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_3(verilog)) of type view:work.wcomp_11(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_3(verilog)) of type view:work.wcomp_10(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_3(verilog)) of type view:work.wcomp_9(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_3(verilog)) of type view:work.Register_12_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_3(verilog)) of type view:work.Register_13_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_3(verilog)) of type view:work.Register_14_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_3(verilog)) of type view:work.Register_15_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_17_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_4(verilog)) of type view:work.wcomp_14(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_4(verilog)) of type view:work.wcomp_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_4(verilog)) of type view:work.wcomp_12(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_4(verilog)) of type view:work.Register_16_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_4(verilog)) of type view:work.Register_17_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_4(verilog)) of type view:work.Register_18_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_4(verilog)) of type view:work.Register_19_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_21_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_5(verilog)) of type view:work.wcomp_17(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_5(verilog)) of type view:work.wcomp_16(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_5(verilog)) of type view:work.wcomp_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_5(verilog)) of type view:work.Register_20_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_5(verilog)) of type view:work.Register_21_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_5(verilog)) of type view:work.Register_22_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_5(verilog)) of type view:work.Register_23_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_25_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_6(verilog)) of type view:work.wcomp_20(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_6(verilog)) of type view:work.wcomp_19(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_6(verilog)) of type view:work.wcomp_18(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_6(verilog)) of type view:work.Register_24_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_6(verilog)) of type view:work.Register_25_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_6(verilog)) of type view:work.Register_26_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_6(verilog)) of type view:work.Register_27_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_29_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_7(verilog)) of type view:work.wcomp_23(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_7(verilog)) of type view:work.wcomp_22(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_7(verilog)) of type view:work.wcomp_21(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_7(verilog)) of type view:work.Register_28_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_7(verilog)) of type view:work.Register_29_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_7(verilog)) of type view:work.Register_30_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_7(verilog)) of type view:work.Register_31_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_33_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_8(verilog)) of type view:work.wcomp_26(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_8(verilog)) of type view:work.wcomp_25(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_8(verilog)) of type view:work.wcomp_24(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_8(verilog)) of type view:work.Register_32_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_8(verilog)) of type view:work.Register_33_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_8(verilog)) of type view:work.Register_34_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_8(verilog)) of type view:work.Register_35_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_37_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_9(verilog)) of type view:work.wcomp_29(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_9(verilog)) of type view:work.wcomp_28(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_9(verilog)) of type view:work.wcomp_27(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_9(verilog)) of type view:work.Register_36_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_9(verilog)) of type view:work.Register_37_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_9(verilog)) of type view:work.Register_38_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_9(verilog)) of type view:work.Register_39_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_41_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_10(verilog)) of type view:work.wcomp_32(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_10(verilog)) of type view:work.wcomp_31(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_10(verilog)) of type view:work.wcomp_30(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_10(verilog)) of type view:work.Register_40_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_10(verilog)) of type view:work.Register_41_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_10(verilog)) of type view:work.Register_42_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_10(verilog)) of type view:work.Register_43_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_45_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_11(verilog)) of type view:work.wcomp_35(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_11(verilog)) of type view:work.wcomp_34(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_11(verilog)) of type view:work.wcomp_33(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_11(verilog)) of type view:work.Register_44_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_11(verilog)) of type view:work.Register_45_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_11(verilog)) of type view:work.Register_46_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_11(verilog)) of type view:work.Register_47_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_49_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_12(verilog)) of type view:work.wcomp_38(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_12(verilog)) of type view:work.wcomp_37(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_12(verilog)) of type view:work.wcomp_36(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_12(verilog)) of type view:work.Register_48_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_12(verilog)) of type view:work.Register_49_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_12(verilog)) of type view:work.Register_50_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_12(verilog)) of type view:work.Register_51_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_53_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_13(verilog)) of type view:work.wcomp_41(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:265:6:265:8:@N:BN115:@XP_MSG">finetimebit.v(265)</a><!@TM:1607566836> | Removing instance Pn (in view: work.FineTimeBit_13(verilog)) of type view:work.wcomp_40(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:271:6:271:8:@N:BN115:@XP_MSG">finetimebit.v(271)</a><!@TM:1607566836> | Removing instance Mn (in view: work.FineTimeBit_13(verilog)) of type view:work.wcomp_39(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:35:36:35:38:@N:BN115:@XP_MSG">finetimebit.v(35)</a><!@TM:1607566836> | Removing instance Cf (in view: work.FineTimeBit_13(verilog)) of type view:work.Register_52_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:47:36:47:42:@N:BN115:@XP_MSG">finetimebit.v(47)</a><!@TM:1607566836> | Removing instance ElectW (in view: work.FineTimeBit_13(verilog)) of type view:work.Register_53_4294967295(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:59:36:59:41:@N:BN115:@XP_MSG">finetimebit.v(59)</a><!@TM:1607566836> | Removing instance PionW (in view: work.FineTimeBit_13(verilog)) of type view:work.Register_54_61440(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:71:36:71:41:@N:BN115:@XP_MSG">finetimebit.v(71)</a><!@TM:1607566836> | Removing instance MuonW (in view: work.FineTimeBit_13(verilog)) of type view:work.Register_55_251658240(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_57_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\finetimebit.v:259:6:259:8:@N:BN115:@XP_MSG">finetimebit.v(259)</a><!@TM:1607566836> | Removing instance El (in view: work.FineTimeBit_14(verilog)) of type view:work.wcomp_44(verilog) because it does not drive other instances.

Only the first 100 messages of id 'BN115' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_premap.srr -id BN115' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN115} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_61_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_65_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_69_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_73_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_77_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_81_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_85_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_89_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_93_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_97_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_101_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_105_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_109_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_113_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_117_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_121_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_125_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_129_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_133_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_137_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_141_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_145_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_149_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_153_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_157_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_161_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_165_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_169_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_173_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_177_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_181_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_185_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_189_4294967295(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd:159:4:159:6:@N:BN362:@XP_MSG">trb_net_priority_arbiter.vhd(159)</a><!@TM:1607566836> | Removing sequential instance current_rr_mask[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd:159:4:159:6:@N:BN362:@XP_MSG">trb_net_priority_arbiter.vhd(159)</a><!@TM:1607566836> | Removing sequential instance current_p1_pattern[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd:159:4:159:6:@N:BN362:@XP_MSG">trb_net_priority_arbiter.vhd(159)</a><!@TM:1607566836> | Removing sequential instance current_p2_pattern[7:0] (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:144:2:144:4:@N:BN362:@XP_MSG">trb_net16_lsm_sfp.vhd(144)</a><!@TM:1607566836> | Removing sequential instance lane_rst (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:144:2:144:4:@N:BN362:@XP_MSG">trb_net16_lsm_sfp.vhd(144)</a><!@TM:1607566836> | Removing sequential instance resync (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:763:4:763:8:@N:BN362:@XP_MSG">fifo_18x1k_oreg.vhd(763)</a><!@TM:1607566836> | Removing sequential instance FF_0 (in view: work.fifo_18x1k_oreg(structure)) of type view:LUCENT.FD1S3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566836> | Removing sequential instance DEBUG_1[31:16] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_2_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_3_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_6_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_7_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_10_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_11_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_14_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_15_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_18_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_19_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_22_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_23_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_26_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_27_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_30_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_31_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_34_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_35_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_38_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_39_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_42_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_43_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_46_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_47_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_50_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_51_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_54_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_55_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_58_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_59_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_62_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_63_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_66_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_67_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_70_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_71_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_74_61440(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Removing sequential instance Q[31:0] (in view: work.Register_75_251658240(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\readoutfifo.v:268:11:268:24:@W:BN114:@XP_MSG">readoutfifo.v(268)</a><!@TM:1607566836> | Removing instance pdp_ram_0_0_0 (in view: work.readoutfifo(verilog)) of black box view:LUCENT.DP16KC(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:976:4:976:16:@W:BN114:@XP_MSG">fifo_18x1k_oreg.vhd(976)</a><!@TM:1607566836> | Removing instance af_set_cmp_5 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:742:4:742:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(742)</a><!@TM:1607566836> | Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:742:4:742:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(742)</a><!@TM:1607566836> | Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:742:4:742:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(742)</a><!@TM:1607566836> | Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:742:4:742:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(742)</a><!@TM:1607566836> | Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:742:4:742:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(742)</a><!@TM:1607566836> | Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:742:4:742:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(742)</a><!@TM:1607566836> | Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:742:4:742:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(742)</a><!@TM:1607566836> | Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd:905:4:905:16:@W:BN114:@XP_MSG">lattice_ecp3_fifo_16bit_dualport.vhd(905)</a><!@TM:1607566836> | Removing instance af_set_cmp_2 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:972:4:972:16:@W:BN114:@XP_MSG">fifo_18x1k_oreg.vhd(972)</a><!@TM:1607566836> | Removing instance af_set_cmp_4 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:738:4:738:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(738)</a><!@TM:1607566836> | Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:738:4:738:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(738)</a><!@TM:1607566836> | Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:738:4:738:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(738)</a><!@TM:1607566836> | Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:738:4:738:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(738)</a><!@TM:1607566836> | Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:738:4:738:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(738)</a><!@TM:1607566836> | Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:738:4:738:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(738)</a><!@TM:1607566836> | Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:738:4:738:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(738)</a><!@TM:1607566836> | Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd:901:4:901:16:@W:BN114:@XP_MSG">lattice_ecp3_fifo_16bit_dualport.vhd(901)</a><!@TM:1607566836> | Removing instance af_set_cmp_1 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd:497:4:497:10:@W:BN114:@XP_MSG">lattice_ecp3_fifo_16bit_dualport.vhd(497)</a><!@TM:1607566836> | Removing instance LUT4_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:LUCENT.ROM16X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd:492:4:492:10:@W:BN114:@XP_MSG">lattice_ecp3_fifo_16bit_dualport.vhd(492)</a><!@TM:1607566836> | Removing instance LUT4_1 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:LUCENT.ROM16X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:968:4:968:16:@W:BN114:@XP_MSG">fifo_18x1k_oreg.vhd(968)</a><!@TM:1607566836> | Removing instance af_set_cmp_3 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:731:4:731:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(731)</a><!@TM:1607566836> | Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:731:4:731:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(731)</a><!@TM:1607566836> | Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:731:4:731:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(731)</a><!@TM:1607566836> | Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:731:4:731:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(731)</a><!@TM:1607566836> | Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:731:4:731:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(731)</a><!@TM:1607566836> | Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:731:4:731:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(731)</a><!@TM:1607566836> | Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:731:4:731:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(731)</a><!@TM:1607566836> | Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd:897:4:897:16:@W:BN114:@XP_MSG">lattice_ecp3_fifo_16bit_dualport.vhd(897)</a><!@TM:1607566836> | Removing instance af_set_cmp_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:964:4:964:16:@W:BN114:@XP_MSG">fifo_18x1k_oreg.vhd(964)</a><!@TM:1607566836> | Removing instance af_set_cmp_2 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:727:4:727:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(727)</a><!@TM:1607566836> | Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:727:4:727:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(727)</a><!@TM:1607566836> | Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:727:4:727:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(727)</a><!@TM:1607566836> | Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:727:4:727:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(727)</a><!@TM:1607566836> | Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:727:4:727:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(727)</a><!@TM:1607566836> | Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:727:4:727:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(727)</a><!@TM:1607566836> | Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:727:4:727:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(727)</a><!@TM:1607566836> | Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:960:4:960:16:@W:BN114:@XP_MSG">fifo_18x1k_oreg.vhd(960)</a><!@TM:1607566836> | Removing instance af_set_cmp_1 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:723:4:723:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(723)</a><!@TM:1607566836> | Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:723:4:723:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(723)</a><!@TM:1607566836> | Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:723:4:723:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(723)</a><!@TM:1607566836> | Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:723:4:723:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(723)</a><!@TM:1607566836> | Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:723:4:723:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(723)</a><!@TM:1607566836> | Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:723:4:723:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(723)</a><!@TM:1607566836> | Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:723:4:723:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(723)</a><!@TM:1607566836> | Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd:956:4:956:16:@W:BN114:@XP_MSG">fifo_18x1k_oreg.vhd(956)</a><!@TM:1607566836> | Removing instance af_set_cmp_0 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:719:4:719:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(719)</a><!@TM:1607566836> | Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:719:4:719:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(719)</a><!@TM:1607566836> | Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:719:4:719:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(719)</a><!@TM:1607566836> | Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:719:4:719:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(719)</a><!@TM:1607566836> | Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:719:4:719:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(719)</a><!@TM:1607566836> | Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:719:4:719:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(719)</a><!@TM:1607566836> | Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd:719:4:719:12:@W:BN114:@XP_MSG">lattice_ecp3_fifo_18x1k.vhd(719)</a><!@TM:1607566836> | Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\comtrans.v:80:0:80:6:@W:MT462:@XP_MSG">comtrans.v(80)</a><!@TM:1607566836> | Net PID_TRIG.TDC.CT.Write appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.</font>
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=372  set on top level netlist trb3_periph_blank

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 290MB peak: 293MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                                                                                                     Requested     Requested     Clock                                                    Clock                     Clock
Level     Clock                                                                                                     Frequency     Period        Type                                                     Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                                    621.0 MHz     1.610         system                                                   system_clkgroup           33   
                                                                                                                                                                                                                                        
0 -       pll_in200_out100|CLKOK_inferred_clock                                                                     76.3 MHz      13.107        inferred                                                 Autoconstr_clkgroup_0     7806 
                                                                                                                                                                                                                                        
0 -       sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock        432.9 MHz     2.310         inferred                                                 Autoconstr_clkgroup_2     110  
                                                                                                                                                                                                                                        
0 -       pll_in200_out100|CLKOP_inferred_clock                                                                     1.0 MHz       1000.000      inferred                                                 Autoconstr_clkgroup_3     30   
1 .         sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_rx_ch1_derived_clock     1.0 MHz       1000.000      derived (from pll_in200_out100|CLKOP_inferred_clock)     Autoconstr_clkgroup_3     35   
1 .         sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_tx_ch_derived_clock      1.0 MHz       1000.000      derived (from pll_in200_out100|CLKOP_inferred_clock)     Autoconstr_clkgroup_3     32   
                                                                                                                                                                                                                                        
0 -       Cpll2|CLKOS_inferred_clock                                                                                624.8 MHz     1.601         inferred                                                 Autoconstr_clkgroup_1     35   
========================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@W:MT531:@XP_MSG">register.v(24)</a><!@TM:1607566836> | Found signal identified as System clock which controls 33 sequential elements including PID_TRIG.TDC.CG.Cf.Q[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:87:1:87:3:@W:MT529:@XP_MSG">trb_net_reset_handler.vhd(87)</a><!@TM:1607566836> | Found inferred clock pll_in200_out100|CLKOK_inferred_clock which controls 7806 sequential elements including THE_RESET_HANDLER.final_reset[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\leds.v:35:0:35:6:@W:MT529:@XP_MSG">leds.v(35)</a><!@TM:1607566836> | Found inferred clock Cpll2|CLKOS_inferred_clock which controls 35 sequential elements including PID_TRIG.Blink.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\basics\signal_sync.vhd:39:8:39:10:@W:MT529:@XP_MSG">signal_sync.vhd(39)</a><!@TM:1607566836> | Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock which controls 110 sequential elements including THE_MEDIA_UPLINK.THE_RX_K_SYNC.sync_q[7:4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:46:63:46:68:@W:MT529:@XP_MSG">trb_net_reset_handler.vhd(46)</a><!@TM:1607566836> | Found inferred clock pll_in200_out100|CLKOP_inferred_clock which controls 30 sequential elements including THE_RESET_HANDLER.trb_reset_pulse[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 236MB peak: 293MB)

Encoding state machine CURRENT_STATE[0:9] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine cs[0:5] (in view: work.rx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(rx_reset_sm_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine cs[0:4] (in view: work.tx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(tx_reset_sm_arch))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine STATE[0:15] (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
original code -> new code
   00000000000000001 -> 0000000000000001
   00000000000000010 -> 0000000000000010
   00000000000000100 -> 0000000000000100
   00000000000001000 -> 0000000000001000
   00000000000010000 -> 0000000000010000
   00000000000100000 -> 0000000000100000
   00000000001000000 -> 0000000001000000
   00000000010000000 -> 0000000010000000
   00000000100000000 -> 0000000100000000
   00000001000000000 -> 0000001000000000
   00000010000000000 -> 0000010000000000
   00000100000000000 -> 0000100000000000
   00010000000000000 -> 0001000000000000
   00100000000000000 -> 0010000000000000
   01000000000000000 -> 0100000000000000
   10000000000000000 -> 1000000000000000
Encoding state machine CURRENT_STATE[0:5] (in view: work.spi_databus_memory(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine parse_state[0:18] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine read_page_state[0:7] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine state[0:7] (in view: work.sedcheck(sed_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsm_state[0:6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   10000000 -> 1000000
Encoding state machine state[0:2] (in view: work.input_statistics_36_0_1(input_statistics_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_0(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_1(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:797:6:797:8:@N:MO225:@XP_MSG">trb_net16_api_base.vhd(797)</a><!@TM:1607566836> | There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)); safe FSM implementation is not required.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:797:6:797:8:@N:MO225:@XP_MSG">trb_net16_api_base.vhd(797)</a><!@TM:1607566836> | There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)); safe FSM implementation is not required.
Encoding state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:98:6:98:8:@N:MO225:@XP_MSG">trb_net16_ipudata.vhd(98)</a><!@TM:1607566836> | There are no possible illegal states for state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)); safe FSM implementation is not required.
Encoding state machine state[0:4] (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine current_state[0:18] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine state[0:13] (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_2(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_3(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_1(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_2(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch))
original code -> new code
   0000001 -> 00
   0000100 -> 01
   0001000 -> 10
   1000000 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd:352:2:352:4:@N:MO225:@XP_MSG">handler_lvl1.vhd(352)</a><!@TM:1607566836> | There are no possible illegal states for state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch)); safe FSM implementation is not required.
Encoding state machine current_lvl1_state[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state_0[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[0:5] (in view: work.handler_ipu_1(handler_ipu_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 246MB peak: 293MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 247MB peak: 293MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 108MB peak: 293MB)

Process took 0h:00m:04s realtime, 0h:00m:05s cputime
# Wed Dec  9 21:20:36 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1607566816>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1607566816>
# Wed Dec  9 21:20:36 2020

<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1607566916> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1607566916> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 171MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd:238:4:238:6:@N:BN362:@XP_MSG">trb_net_sbuf.vhd(238)</a><!@TM:1607566916> | Removing sequential instance current_b1_buffer[16] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd:238:4:238:6:@N:BN362:@XP_MSG">trb_net_sbuf.vhd(238)</a><!@TM:1607566916> | Removing sequential instance current_b1_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd:238:4:238:6:@N:BN362:@XP_MSG">trb_net_sbuf.vhd(238)</a><!@TM:1607566916> | Removing sequential instance current_b1_buffer[17] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566916> | Tristate driver DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_1 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566916> | Tristate driver DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_2 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566916> | Tristate driver DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_3 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566916> | Tristate driver DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_4 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566916> | Tristate driver DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_5 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:41:7:41:12:@N:MO111:@XP_MSG">trb_net_reset_handler.vhd(41)</a><!@TM:1607566916> | Tristate driver DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) on net DEBUG_OUT_6 (in view: work.trb_net_reset_handler_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1607566916> | Tristate driver LED_1 (in view: work.ClockGen(verilog)) on net LED_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1607566916> | Tristate driver LED_2 (in view: work.ClockGen(verilog)) on net LED_2 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:21:17:21:20:@N:MO111:@XP_MSG">clockgen.v(21)</a><!@TM:1607566916> | Tristate driver LED_3 (in view: work.ClockGen(verilog)) on net LED_3 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\clockgen.v:12:18:12:21:@N:MO111:@XP_MSG">clockgen.v(12)</a><!@TM:1607566916> | Tristate driver clk_1 (in view: work.ClockGen(verilog)) on net clk_1 (in view: work.ClockGen(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_priority_arbiter.vhd:76:4:76:8:@N:BN115:@XP_MSG">trb_net_priority_arbiter.vhd(76)</a><!@TM:1607566916> | Removing instance ENC2 (in view: work.trb_net_priority_arbiter_8(trb_net_priority_arbiter_arch)) of type view:work.trb_net_priority_encoder_8(trb_net_priority_encoder_arch) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[1] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[2] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[3] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[4] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[5] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[6] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[7] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[8] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[9] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@W:BN132:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[10] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Dissolving instances under view:work.trb_net16_io_multiplexer_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_io_multiplexer_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf5_1(trb_net_sbuf5_arch) (flattening)

Dissolving instances under view:work.trb_net_sbuf5(trb_net_sbuf5_arch) (flattening)


Dissolving instances under view:work.trb_net16_term_buf(trb_net16_term_buf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_3_0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch) (flattening)

Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_sbuf_arch) (flattening)
Dissolving instances under view:work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch) (flattening)
Dissolving instances under view:work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch) (flattening)

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\comtrans.v:80:0:80:6:@W:MT462:@XP_MSG">comtrans.v(80)</a><!@TM:1607566916> | Net TestLED[4] appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.</font>
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1607566916> | Auto Constrain mode is enabled 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:3087:5:3087:7:@N:BN362:@XP_MSG">sfp_1_200_int.vhd(3087)</a><!@TM:1607566916> | Removing sequential instance refclkdiv2_tx_ch (in view: work.sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(sfp_1_200_int_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:333:9:333:25:@N:BN362:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(333)</a><!@TM:1607566916> | Removing sequential instance THE_MEDIA_UPLINK.PROC_SCI\.sci_read_shift_i[2:0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "11" on instance THE_RESET_HANDLER.final_reset[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00" on instance THE_RESET_HANDLER.trb_reset_pulse[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_BUS_HANDLER.buf_BUS_READ_OUT[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_BUS_HANDLER.buf_BUS_WRITE_OUT[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_READ_OUT[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000" on instance THE_TOOLS.THE_BUS_HANDLER.buf_BUS_WRITE_OUT[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_DATA_OUT[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_READ_OUT[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_TOOLS.THE_SPI_RELOAD.THE_BUS_HANDLER.buf_BUS_WRITE_OUT[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00" on instance THE_TOOLS.THE_FLASH_REGS.next_parse_state[6:7]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000001" on instance THE_TOOLS.THE_FLASH_REGS.READ_PAGE_TO_RAM\.next_read_page_state[0:5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_FLASH_REGS.PARSE\.parse_feedback[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000000000000000000000001" on instance THE_TOOLS.THE_FLASH_REGS.sync\.wait_counter[23:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.THE_SED.proc_reg\.control_i[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000111" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.wait_cycles[9:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "100000" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.word_length[5:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.clear_reg[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000001" on instance THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.chipselect_reg[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.out_reg[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_2[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_1[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.stretch_inp[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence2[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence1[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.invert[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_4[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_3[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_crc\.THE_CRC.CRC[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b2_buffer[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b1_buffer[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F1[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_data_out[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_packet_num_out[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F2[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F1[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F3[11:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F2[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F0[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F3[11:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.combined_header_F1[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b2_buffer[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.SBUF_TO_APL2.current_b1_buffer[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F1[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_data_out[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.fifo_to_apl_packet_num_out[1:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F2[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F1[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_trailer_F3[11:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F2[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F0[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.registered_header_F3[11:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_api\.DAT_PASSIVE_API.combined_header_F1[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.seqnr[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.saved_packet_type[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.buf_INT_DATA_OUT[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000000000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_INFORMATION_OUT[23:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_TYPE_OUT[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_NUMBER_OUT[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.reg_TRG_CODE_OUT[7:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.buf_TRG_ERROR_PATTERN_IN[31:1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.0\.geniobuf\.gentrgapi\.the_trigger_apl.INT_PACKET_NUM_OUT[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "1111001100000101" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_regio\.regIO.the_addresses.buf_ADDRESS_OUT[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b2_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000000" on instance THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.IOBUF.GEN_IBUF\.THE_IBUF.gen_init_sbuf\.SBUF_INIT.gen_version_0\.sbuf.current_b1_buffer[18:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "100" on instance THE_ENDPOINT.THE_ENDPOINT.MPLEX.current_mux_packet_number[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "00000000000000000000000000000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_DATA_OUT[31:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "0000000000000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_ADDR_OUT[15:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_READ_OUT[5:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1607566916> | Applying initial value "000000" on instance THE_ENDPOINT.THE_INTERNAL_BUS_HANDLER.buf_BUS_WRITE_OUT[5:0]. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 182MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[19] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[18] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[17] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[16] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[15] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[14] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[13] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[12] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[11] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[10] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[9] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[8] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd:284:8:284:10:@N:MO231:@XP_MSG">handler_trigger_and_data.vhd(284)</a><!@TM:1607566916> | Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_working[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd:264:8:264:10:@N:MO231:@XP_MSG">handler_trigger_and_data.vhd(264)</a><!@TM:1607566916> | Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_working[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd:284:8:284:10:@N:MO231:@XP_MSG">handler_trigger_and_data.vhd(284)</a><!@TM:1607566916> | Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_idle[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd:284:8:284:10:@N:MO231:@XP_MSG">handler_trigger_and_data.vhd(284)</a><!@TM:1607566916> | Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_ipu_waiting[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd:264:8:264:10:@N:MO231:@XP_MSG">handler_trigger_and_data.vhd(264)</a><!@TM:1607566916> | Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_idle[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd:264:8:264:10:@N:MO231:@XP_MSG">handler_trigger_and_data.vhd(264)</a><!@TM:1607566916> | Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.timer_lvl1_almost_full[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_trigger_and_data.vhd:264:8:264:10:@N:MO231:@XP_MSG">handler_trigger_and_data.vhd(264)</a><!@TM:1607566916> | Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.the_stat_proc\.timer_fifo_almost_full_0[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\leds.v:35:0:35:6:@N:MO231:@XP_MSG">leds.v(35)</a><!@TM:1607566916> | Found counter in view:work.trb3_periph_blank(trb3_periph_blank_arch) instance PID_TRIG.Blink.count[31:0] 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:41:2:41:8:@W:MO129:@XP_MSG">bus_register_handler.vhd(41)</a><!@TM:1607566916> | Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:41:2:41:8:@W:MO129:@XP_MSG">bus_register_handler.vhd(41)</a><!@TM:1607566916> | Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[4] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:41:2:41:8:@W:MO129:@XP_MSG">bus_register_handler.vhd(41)</a><!@TM:1607566916> | Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[5] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:41:2:41:8:@W:MO129:@XP_MSG">bus_register_handler.vhd(41)</a><!@TM:1607566916> | Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[6] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd:332:9:332:26:@W:MO129:@XP_MSG">trb_net16_med_ecp3_sfp.vhd(332)</a><!@TM:1607566916> | Sequential instance THE_MEDIA_UPLINK.PROC_SCI.sci_write_shift_i[0] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\comtrans.v:80:0:80:6:@N:BN362:@XP_MSG">comtrans.v(80)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CT.Write (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\comtrans.v:80:0:80:6:@A:BN291:@XP_MSG">comtrans.v(80)</a><!@TM:1607566916> | Boundary register PID_TRIG.TDC.CT.Write (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\source\register.v:24:0:24:6:@N:BN362:@XP_MSG">register.v(24)</a><!@TM:1607566916> | Removing sequential instance PID_TRIG.TDC.CG.Cf.Q[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:45:4:45:6:@N:BN362:@XP_MSG">bus_register_handler.vhd(45)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[30] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:45:4:45:6:@N:BN362:@XP_MSG">bus_register_handler.vhd(45)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[29] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:45:4:45:6:@N:BN362:@XP_MSG">bus_register_handler.vhd(45)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[28] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:45:4:45:6:@N:BN362:@XP_MSG">bus_register_handler.vhd(45)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.data_out_reg[27] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[31] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[30] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[29] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[28] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[23] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[15] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[14] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[13] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd:495:6:495:8:@N:BN362:@XP_MSG">trb_net16_endpoint_hades_full_handler_record.vhd(495)</a><!@TM:1607566916> | Removing sequential instance THE_ENDPOINT.dbuf_tx\.data[12] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) because it does not drive other instances.
Encoding state machine CURRENT_STATE[0:9] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:111:2:111:4:@N:MO231:@XP_MSG">trb_net16_lsm_sfp.vhd(111)</a><!@TM:1607566916> | Found counter in view:work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp) instance timing_ctr[28:2] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:144:2:144:4:@N:BN362:@XP_MSG">trb_net16_lsm_sfp.vhd(144)</a><!@TM:1607566916> | Removing sequential instance med_error[2] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:144:2:144:4:@A:BN291:@XP_MSG">trb_net16_lsm_sfp.vhd(144)</a><!@TM:1607566916> | Boundary register med_error[2] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:144:2:144:4:@N:BN362:@XP_MSG">trb_net16_lsm_sfp.vhd(144)</a><!@TM:1607566916> | Removing sequential instance med_error[0] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd:144:2:144:4:@A:BN291:@XP_MSG">trb_net16_lsm_sfp.vhd(144)</a><!@TM:1607566916> | Boundary register med_error[0] (in view: work.trb_net16_lsm_sfp_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(lsm_sfp)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine cs[0:5] (in view: work.rx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(rx_reset_sm_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine cs[0:4] (in view: work.tx_reset_sm_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(tx_reset_sm_arch))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine STATE[0:15] (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
original code -> new code
   00000000000000001 -> 0000000000000001
   00000000000000010 -> 0000000000000010
   00000000000000100 -> 0000000000000100
   00000000000001000 -> 0000000000001000
   00000000000010000 -> 0000000000010000
   00000000000100000 -> 0000000000100000
   00000000001000000 -> 0000000001000000
   00000000010000000 -> 0000000010000000
   00000000100000000 -> 0000000100000000
   00000001000000000 -> 0000001000000000
   00000010000000000 -> 0000010000000000
   00000100000000000 -> 0000100000000000
   00010000000000000 -> 0001000000000000
   00100000000000000 -> 0010000000000000
   01000000000000000 -> 0100000000000000
   10000000000000000 -> 1000000000000000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:614:28:614:46:@N:MF179:@XP_MSG">spi_slim.vhd(614)</a><!@TM:1607566916> | Found 8 by 8 bit equality operator ('==') data_done_x (in view: work.spi_slim_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(behavioral))
Encoding state machine CURRENT_STATE[0:5] (in view: work.spi_databus_memory(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine parse_state[0:18] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
Encoding state machine read_page_state[0:7] (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:139:11:139:24:@N:MO231:@XP_MSG">load_settings.vhd(139)</a><!@TM:1607566916> | Found counter in view:work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch) instance PARSE\.pages_to_read[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:138:7:138:24:@N:MO231:@XP_MSG">load_settings.vhd(138)</a><!@TM:1607566916> | Found counter in view:work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch) instance PARSE\.registers_to_read[31:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:444:15:444:79:@N:MF179:@XP_MSG">load_settings.vhd(444)</a><!@TM:1607566916> | Found 8 by 8 bit equality operator ('==') PARSE\.un27_pop_page_data_word (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:285:11:285:57:@N:MF179:@XP_MSG">load_settings.vhd(285)</a><!@TM:1607566916> | Found 8 by 8 bit equality operator ('==') POP_PAGE_DATA\.un15_pop_page_nobytes_pushed (in view: work.load_settings_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(load_settings_arch))
Encoding state machine state[0:7] (in view: work.sedcheck(sed_arch))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:64:9:64:22:@N:MO231:@XP_MSG">sedcheck.vhd(64)</a><!@TM:1607566916> | Found counter in view:work.sedcheck(sed_arch) instance proc_ctrl\.error_counter[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:63:9:63:20:@N:MO231:@XP_MSG">sedcheck.vhd(63)</a><!@TM:1607566916> | Found counter in view:work.sedcheck(sed_arch) instance proc_ctrl\.run_counter[7:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[10] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[9] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[8] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[7] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[6] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[5] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[3] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[2] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[1] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:199:0:199:5:@N:BN362:@XP_MSG">sedcheck.vhd(199)</a><!@TM:1607566916> | Removing sequential instance DEBUG_1[0] (in view: work.sedcheck(sed_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine fsm_state[0:6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   10000000 -> 1000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[31] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[30] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[29] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[28] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[27] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[26] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[25] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[24] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[23] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[22] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[21] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[20] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[19] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[18] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[17] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[16] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[15] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[14] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[13] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[12] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[11] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[10] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[9] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[8] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[7] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[6] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[5] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[4] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[3] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[2] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[1] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:21:4:21:16:@N:BN362:@XP_MSG">spi_ltc2600.vhd(21)</a><!@TM:1607566916> | Removing sequential instance BUS_DATA_OUT[0] (in view: work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:37:9:37:17:@N:MO231:@XP_MSG">spi_ltc2600.vhd(37)</a><!@TM:1607566916> | Found counter in view:work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch) instance PROC_FSM\.ram_addr[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:51:9:51:19:@N:MO231:@XP_MSG">spi_ltc2600.vhd(51)</a><!@TM:1607566916> | Found counter in view:work.spi_ltc2600_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(spi_ltc2600_arch) instance PROC_FSM\.time_count[9:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:27:7:27:13:@N:MF135:@XP_MSG">input_to_trigger_logic_record.vhd(27)</a><!@TM:1607566916> | RAM THE_CONTROL\.enable[0:31] (in view: work.input_to_trigger_logic_record_32_4(input_to_trigger_logic_arch)) is 4 words by 32 bits.
Encoding state machine state[0:2] (in view: work.input_statistics_36_0_1(input_statistics_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:212:9:212:21:@N:MF179:@XP_MSG">input_statistics.vhd(212)</a><!@TM:1607566916> | Found 32 by 32 bit equality operator ('==') proc_ctrl\.un3_timer (in view: work.input_statistics_36_0_1(input_statistics_arch))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ibuf.vhd:194:4:194:6:@N:BN362:@XP_MSG">trb_net16_ibuf.vhd(194)</a><!@TM:1607566916> | Removing sequential instance GEN_IBUF\.THE_IBUF.current_rec_buffer_size_out[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_1layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:BN362:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566916> | Removing sequential instance genINITOBUF2\.gen_INITOBUF3\.INITOBUF.buf_MED_DATA_OUT[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_1layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd:212:46:212:91:@N:MF179:@XP_MSG">trb_net16_obuf.vhd(212)</a><!@TM:1607566916> | Found 7 by 7 bit equality operator ('==') gen1\.send_eob (in view: work.trb_net16_obuf_1_1_7_6(trb_net16_obuf_arch))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ibuf.vhd:194:4:194:6:@N:BN362:@XP_MSG">trb_net16_ibuf.vhd(194)</a><!@TM:1607566916> | Removing sequential instance GEN_IBUF\.THE_IBUF.current_rec_buffer_size_out[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf_nodata.vhd:62:6:62:8:@N:BN362:@XP_MSG">trb_net16_obuf_nodata.vhd(62)</a><!@TM:1607566916> | Removing sequential instance genINITOBUF2\.gen_INITOBUF3\.INITOBUF.buf_MED_DATA_OUT[3] (in view: work.trb_net16_iobuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_iobuf_arch)) because it does not drive other instances.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sending_state[0:2] (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd:212:46:212:91:@N:MF179:@XP_MSG">trb_net16_obuf.vhd(212)</a><!@TM:1607566916> | Found 7 by 7 bit equality operator ('==') gen1\.send_eob (in view: work.trb_net16_obuf_1_0_7_6(trb_net16_obuf_arch))
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:797:6:797:8:@N:MO225:@XP_MSG">trb_net16_api_base.vhd(797)</a><!@TM:1607566916> | There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch)); safe FSM implementation is not required.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:657:21:657:94:@N:MF179:@XP_MSG">trb_net16_api_base.vhd(657)</a><!@TM:1607566916> | Found 16 by 16 bit equality operator ('==') to_apl\.un9_int_slave_dataready_in (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_1(trb_net16_api_base_arch))
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_3_0(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_to_int[0:5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:797:6:797:8:@N:MO225:@XP_MSG">trb_net16_api_base.vhd(797)</a><!@TM:1607566916> | There are no possible illegal states for state machine state_to_apl[0:3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)); safe FSM implementation is not required.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:657:21:657:94:@N:MF179:@XP_MSG">trb_net16_api_base.vhd(657)</a><!@TM:1607566916> | Found 16 by 16 bit equality operator ('==') to_apl\.un9_int_slave_dataready_in (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[15] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[14] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[13] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[12] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[11] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[10] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[9] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[8] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[7] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[6] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[5] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[4] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F1[3] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F2[15] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F2[14] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F2[13] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F2[12] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F2[11] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F2[10] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:BN362:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Removing sequential instance registered_trailer_F2[9] (in view: work.trb_net16_api_base_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_0(trb_net16_api_base_arch)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synlog\blank_trb3_periph_blank_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_1(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:98:6:98:8:@N:MO225:@XP_MSG">trb_net16_ipudata.vhd(98)</a><!@TM:1607566916> | There are no possible illegal states for state machine state[0:3] (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch)); safe FSM implementation is not required.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:281:15:281:57:@N:MF179:@XP_MSG">trb_net16_ipudata.vhd(281)</a><!@TM:1607566916> | Found 8 by 8 bit equality operator ('==') gen_check\.PROC_compare\.un20_make_compare (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:278:15:278:54:@N:MF179:@XP_MSG">trb_net16_ipudata.vhd(278)</a><!@TM:1607566916> | Found 16 by 16 bit equality operator ('==') gen_check\.PROC_compare\.un15_make_compare (in view: work.trb_net16_ipudata_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_ipudata_arch))
Encoding state machine current_state[0:18] (in view: work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch))
original code -> new code
   0000000000000000001 -> 0000000000000000001
   0000000000000000010 -> 0000000000000000010
   0000000000000000100 -> 0000000000000000100
   0000000000000001000 -> 0000000000000001000
   0000000000000010000 -> 0000000000000010000
   0000000000000100000 -> 0000000000000100000
   0000000000001000000 -> 0000000000001000000
   0000000000010000000 -> 0000000000010000000
   0000000000100000000 -> 0000000000100000000
   0000000001000000000 -> 0000000001000000000
   0000000010000000000 -> 0000000010000000000
   0000000100000000000 -> 0000000100000000000
   0000001000000000000 -> 0000001000000000000
   0000010000000000000 -> 0000010000000000000
   0000100000000000000 -> 0000100000000000000
   0001000000000000000 -> 0001000000000000000
   0010000000000000000 -> 0010000000000000000
   0100000000000000000 -> 0100000000000000000
   1000000000000000000 -> 1000000000000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_regio.vhd:885:6:885:8:@N:MO231:@XP_MSG">trb_net16_regio.vhd(885)</a><!@TM:1607566916> | Found counter in view:work.trb_net16_regIO_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_regio_arch) instance global_time_i[31:0] 
Encoding state machine state[0:4] (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_addresses.vhd:138:17:138:44:@N:MF179:@XP_MSG">trb_net16_addresses.vhd(138)</a><!@TM:1607566916> | Found 16 by 16 bit equality operator ('==') proc_read_id\.un29_clk_en (in view: work.trb_net16_addresses_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net16_addresses_arch))
Encoding state machine state[0:13] (in view: work.trb_net_onewire_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine CURRENT_STATE[0:8] (in view: work.trb_net_sbuf5_1_0(trb_net_sbuf5_arch))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine current_buffer_state[0:2] (in view: work.trb_net_sbuf_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0_4_2(trb_net_sbuf_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch))
original code -> new code
   0000001 -> 00
   0000100 -> 01
   0001000 -> 10
   1000000 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd:352:2:352:4:@N:MO225:@XP_MSG">handler_lvl1.vhd(352)</a><!@TM:1607566916> | There are no possible illegal states for state machine CURRENT_STATE[0:3] (in view: work.handler_lvl1_1(handler_lvl1_arch)); safe FSM implementation is not required.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd:519:33:519:63:@N:MF179:@XP_MSG">handler_lvl1.vhd(519)</a><!@TM:1607566916> | Found 16 by 16 bit equality operator ('==') un1_next_trg_num_match (in view: work.handler_lvl1_1(handler_lvl1_arch))
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:41:2:41:8:@W:MO129:@XP_MSG">bus_register_handler.vhd(41)</a><!@TM:1607566916> | Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:41:2:41:8:@W:MO129:@XP_MSG">bus_register_handler.vhd(41)</a><!@TM:1607566916> | Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[4] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:41:2:41:8:@W:MO129:@XP_MSG">bus_register_handler.vhd(41)</a><!@TM:1607566916> | Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[5] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\bus_register_handler.vhd:41:2:41:8:@W:MO129:@XP_MSG">bus_register_handler.vhd(41)</a><!@TM:1607566916> | Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[6] is reduced to a combinational gate by constant propagation.</font>
Encoding state machine current_lvl1_state[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_buffer_state_0[0:2] (in view: work.handler_data_1_11_32_1024_1_9_496(handler_data_arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[0:5] (in view: work.handler_ipu_1(handler_ipu_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_ipu.vhd:224:8:224:10:@N:MO231:@XP_MSG">handler_ipu.vhd(224)</a><!@TM:1607566916> | Found counter in view:work.handler_ipu_1(handler_ipu_arch) instance gen_fifo_read\.0\.PROC_DAT_FIFO_COUNT\.dat_fifo_read_length_0[15:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_ipu.vhd:152:15:152:60:@N:MF179:@XP_MSG">handler_ipu.vhd(152)</a><!@TM:1607566916> | Found 16 by 16 bit equality operator ('==') THE_FSM\.un5_last_hdr_fifo_valid_read (in view: work.handler_ipu_1(handler_ipu_arch))

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 202MB)


Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:11s; Memory used current: 260MB peak: 263MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:12s; Memory used current: 260MB peak: 268MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:12s; Memory used current: 260MB peak: 268MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:17s; Memory used current: 244MB peak: 296MB)

<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:107:1:107:3:@W:FX528:@XP_MSG">trb_net_reset_handler.vhd(107)</a><!@TM:1607566916> | Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX528:@XP_HELP">FX528</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:107:1:107:3:@W:FX528:@XP_MSG">trb_net_reset_handler.vhd(107)</a><!@TM:1607566916> | Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP</font>
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <!@TM:1607566916> | Pipelining module NoName. For more information, search for "pipelining" in Online Help. 
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:47:7:47:27:@N:MF169:@XP_MSG">input_to_trigger_logic_record.vhd(47)</a><!@TM:1607566916> | Pushed in register current_multiplicity.
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:236:33:236:54:@N:FA113:@XP_MSG">trb_net16_ipudata.vhd(236)</a><!@TM:1607566916> | Pipelining module un1_buf_IPU_LENGTH_IN[16:1]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:228:6:228:8:@N:MF169:@XP_MSG">trb_net16_ipudata.vhd(228)</a><!@TM:1607566916> | Pushed in register buf_IPU_LENGTH_IN[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Pushed in register registered_header_F2[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Pushed in register registered_header_F0[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Pushed in register registered_header_F1[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:410:6:410:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(410)</a><!@TM:1607566916> | Pushed in register master_counter[2:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_addresses.vhd:103:6:103:8:@N:MF169:@XP_MSG">trb_net16_addresses.vhd(103)</a><!@TM:1607566916> | Pushed in register buf_ADDRESS_OUT[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Pushed in register registered_trailer_F2[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Pushed in register registered_trailer_F1[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd:238:4:238:6:@N:MF169:@XP_MSG">trb_net_sbuf.vhd(238)</a><!@TM:1607566916> | Pushed in register current_b1_buffer[18:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd:248:4:248:6:@N:MF169:@XP_MSG">trb_net_sbuf.vhd(248)</a><!@TM:1607566916> | Pushed in register current_b2_buffer[18:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd:221:4:221:6:@N:MF169:@XP_MSG">trb_net_sbuf.vhd(221)</a><!@TM:1607566916> | Pushed in register current_buffer_state[0:2].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd:147:6:147:8:@N:MF169:@XP_MSG">trb_net16_obuf.vhd(147)</a><!@TM:1607566916> | Pushed in register int_data_in_i[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:972:6:972:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(972)</a><!@TM:1607566916> | Pushed in register registered_header_F3[11:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:955:6:955:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(955)</a><!@TM:1607566916> | Pushed in register registered_trailer_F3[11:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd:147:6:147:8:@N:MF169:@XP_MSG">trb_net16_obuf.vhd(147)</a><!@TM:1607566916> | Pushed in register int_packet_num_in_i[2].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:98:6:98:8:@N:MF169:@XP_MSG">trb_net16_ipudata.vhd(98)</a><!@TM:1607566916> | Pushed in register buf_TYPE[3:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd:288:6:288:8:@N:MF169:@XP_MSG">trb_net16_obuf.vhd(288)</a><!@TM:1607566916> | Pushed in register saved_packet_type[2:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ibuf.vhd:447:8:447:10:@N:MF169:@XP_MSG">trb_net16_ibuf.vhd(447)</a><!@TM:1607566916> | Pushed in register reply_buffer_number[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd:487:8:487:10:@N:MF169:@XP_MSG">trb_net16_obuf.vhd(487)</a><!@TM:1607566916> | Pushed in register buffer_number[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd:427:6:427:8:@N:MF169:@XP_MSG">trb_net16_obuf.vhd(427)</a><!@TM:1607566916> | Pushed in register sending_state[0:2].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:98:6:98:8:@N:MF169:@XP_MSG">trb_net16_ipudata.vhd(98)</a><!@TM:1607566916> | Pushed in register buf_RND_CODE[7:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ipudata.vhd:98:6:98:8:@N:MF169:@XP_MSG">trb_net16_ipudata.vhd(98)</a><!@TM:1607566916> | Pushed in register buf_NUMBER[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_obuf.vhd:448:8:448:10:@N:MF169:@XP_MSG">trb_net16_obuf.vhd(448)</a><!@TM:1607566916> | Pushed in register CURRENT_DATA_COUNT[6:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:498:6:498:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(498)</a><!@TM:1607566916> | Pushed in register fifo_to_apl_data_out[15:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_ibuf.vhd:434:8:434:10:@N:MF169:@XP_MSG">trb_net16_ibuf.vhd(434)</a><!@TM:1607566916> | Pushed in register reg_eob_reply_out.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:349:6:349:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(349)</a><!@TM:1607566916> | Pushed in register saved_fifo_to_apl_packet_type[2:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:498:6:498:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(498)</a><!@TM:1607566916> | Pushed in register fifo_to_apl_packet_num_out[1:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_api_base.vhd:618:6:618:8:@N:MF169:@XP_MSG">trb_net16_api_base.vhd(618)</a><!@TM:1607566916> | Pushed in register saved_fifo_to_apl_long_packet_num_out[2:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd:238:4:238:6:@N:MF169:@XP_MSG">trb_net_sbuf.vhd(238)</a><!@TM:1607566916> | Pushed in register current_b1_buffer[2:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net_sbuf.vhd:248:4:248:6:@N:MF169:@XP_MSG">trb_net_sbuf.vhd(248)</a><!@TM:1607566916> | Pushed in register current_b2_buffer[2:0].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:484:40:484:63:@N:FA113:@XP_MSG">load_settings.vhd(484)</a><!@TM:1607566916> | Pipelining module un1_page_number[16:1]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:81:7:81:18:@N:MF169:@XP_MSG">load_settings.vhd(81)</a><!@TM:1607566916> | Pushed in register page_number.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:87:7:87:24:@N:MF169:@XP_MSG">load_settings.vhd(87)</a><!@TM:1607566916> | Pushed in register trigger_read_page.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:61:7:61:20:@N:MF169:@XP_MSG">load_settings.vhd(61)</a><!@TM:1607566916> | Pushed in register spi_ncs_latch.
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:451:25:451:41:@N:FA113:@XP_MSG">load_settings.vhd(451)</a><!@TM:1607566916> | Pipelining module un1_parse_counter[0:7]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:134:7:134:20:@N:MF169:@XP_MSG">load_settings.vhd(134)</a><!@TM:1607566916> | Pushed in register parse_counter.
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:271:29:271:49:@N:FA113:@XP_MSG">load_settings.vhd(271)</a><!@TM:1607566916> | Pipelining module un1_pop_page_position[0:7]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3sc\code\load_settings.vhd:96:7:96:24:@N:MF169:@XP_MSG">load_settings.vhd(96)</a><!@TM:1607566916> | Pushed in register pop_page_position.
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd:533:28:533:50:@N:FA113:@XP_MSG">handler_lvl1.vhd(533)</a><!@TM:1607566916> | Pipelining module un1_trigger_edge_count[16:1]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\handler_lvl1.vhd:528:2:528:4:@N:MF169:@XP_MSG">handler_lvl1.vhd(528)</a><!@TM:1607566916> | Pushed in register trigger_edge_count[15:0].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <!@TM:1607566916> | Pipelining module NoName. For more information, search for "pipelining" in Online Help. 
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <!@TM:1607566916> | Pushed in register NoName. 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:211:15:211:24:@N:FA113:@XP_MSG">input_statistics.vhd(211)</a><!@TM:1607566916> | Pipelining module un1_timer[32:1]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:67:7:67:12:@N:MF169:@XP_MSG">input_statistics.vhd(67)</a><!@TM:1607566916> | Pushed in register timer.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:71:7:71:12:@N:MF169:@XP_MSG">input_statistics.vhd(71)</a><!@TM:1607566916> | Pushed in register state[0:2].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:45:7:45:13:@N:MF169:@XP_MSG">input_statistics.vhd(45)</a><!@TM:1607566916> | Pushed in register enable.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:46:7:46:13:@N:MF169:@XP_MSG">input_statistics.vhd(46)</a><!@TM:1607566916> | Pushed in register invert.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:47:7:47:11:@N:MF169:@XP_MSG">input_statistics.vhd(47)</a><!@TM:1607566916> | Pushed in register rate.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:19:4:19:12:@N:MF169:@XP_MSG">input_statistics.vhd(19)</a><!@TM:1607566916> | Pushed in register DATA_OUT.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:40:7:40:27:@N:MF169:@XP_MSG">input_statistics.vhd(40)</a><!@TM:1607566916> | Pushed in register trigger_fifo_channel.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:32:7:32:14:@N:MF169:@XP_MSG">input_statistics.vhd(32)</a><!@TM:1607566916> | Pushed in register inp_reg[35:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:68:7:68:15:@N:MF169:@XP_MSG">input_statistics.vhd(68)</a><!@TM:1607566916> | Pushed in register word_cnt.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:33:7:33:19:@N:MF169:@XP_MSG">input_statistics.vhd(33)</a><!@TM:1607566916> | Pushed in register inp_reg_last[31:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:55:7:55:18:@N:MF169:@XP_MSG">input_statistics.vhd(55)</a><!@TM:1607566916> | Pushed in register fifo_in_sel[4:0].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:214:22:214:34:@N:FA113:@XP_MSG">input_statistics.vhd(214)</a><!@TM:1607566916> | Pipelining module un1_word_cnt[16:1]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:68:7:68:15:@N:MF169:@XP_MSG">input_statistics.vhd(68)</a><!@TM:1607566916> | Pushed in register word_cnt.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:27s; Memory used current: 257MB peak: 296MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:41s; Memory used current: 257MB peak: 296MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:42s; Memory used current: 253MB peak: 296MB)


Finished preparing to map (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:48s; Memory used current: 251MB peak: 296MB)

@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:46:63:46:68:@N:FX1019:@XP_MSG">trb_net_reset_handler.vhd(46)</a><!@TM:1607566916> | Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.trb_reset_pulse[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:87:1:87:3:@N:FX1019:@XP_MSG">trb_net_reset_handler.vhd(87)</a><!@TM:1607566916> | Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.final_reset[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).

Finished technology mapping (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:54s; Memory used current: 309MB peak: 326MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:55s		    -7.61ns		7915 /      7237
   2		0h:00m:56s		    -7.61ns		7740 /      7237
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:46:63:46:68:@N:FX1019:@XP_MSG">trb_net_reset_handler.vhd(46)</a><!@TM:1607566916> | Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.trb_reset_pulse[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N:<a href="@N:FX1019:@XP_HELP">FX1019</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:87:1:87:3:@N:FX1019:@XP_MSG">trb_net_reset_handler.vhd(87)</a><!@TM:1607566916> | Adding ASYNC_REG property on synchronizing instance THE_RESET_HANDLER.final_reset[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)).
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\trb_net_reset_handler.vhd:87:1:87:3:@N:FX271:@XP_MSG">trb_net_reset_handler.vhd(87)</a><!@TM:1607566916> | Replicating instance THE_RESET_HANDLER.final_reset[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 840 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:42:7:42:16:@N:FX271:@XP_MSG">input_statistics.vhd(42)</a><!@TM:1607566916> | Replicating instance THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.THE_CONTROL\.reset_cnt (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 768 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\trb_net16_endpoint_hades_full.vhd:314:6:314:8:@N:FX271:@XP_MSG">trb_net16_endpoint_hades_full.vhd(314)</a><!@TM:1607566916> | Replicating instance THE_ENDPOINT.THE_ENDPOINT.reset_no_link (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 655 loads 3 times to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:01m:00s		    -1.53ns		7743 /      7244
   4		0h:01m:00s		    -1.15ns		7746 /      7244
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1607566916> | Replicating instance THE_MAIN_PLL.pll_lock_i (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 49 loads 1 time to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:3062:5:3062:7:@N:FX271:@XP_MSG">sfp_1_200_int.vhd(3062)</a><!@TM:1607566916> | Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.refclkdiv2_rx_ch1 (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1751:3:1751:5:@N:FX271:@XP_MSG">sfp_1_200_int.vhd(1751)</a><!@TM:1607566916> | Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.cs[1] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:1751:3:1751:5:@N:FX271:@XP_MSG">sfp_1_200_int.vhd(1751)</a><!@TM:1607566916> | Replicating instance THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.cs[0] (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) with 8 loads 1 time to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   5		0h:01m:01s		    -1.13ns		7749 /      7247
   6		0h:01m:01s		    -1.13ns		7750 /      7247

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:01m:03s; Memory used current: 310MB peak: 326MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1607566916> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:35:9:35:12:@N:FO126:@XP_MSG">spi_ltc2600.vhd(35)</a><!@TM:1607566916> | Generating RAM THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.ram_1[31:0]
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_ltc2600.vhd:35:9:35:12:@N:FO126:@XP_MSG">spi_ltc2600.vhd(35)</a><!@TM:1607566916> | Generating RAM THE_TOOLS.gen_SPI\.THE_SPI.PROC_MEM\.ram[31:0]
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\basics\ram_16x16_dp.vhd:38:9:38:12:@N:FO126:@XP_MSG">ram_16x16_dp.vhd(38)</a><!@TM:1607566916> | Generating RAM THE_ENDPOINT.THE_ENDPOINT.genbuffers\.3\.geniobuf\.gen_regio\.regIO.the_addresses.THE_STAT_RAM.ram_1[15:0]
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\trb3_tools.vhd:297:26:297:60:@N:FO126:@XP_MSG">trb3_tools.vhd(297)</a><!@TM:1607566916> | Generating RAM THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.coincidence_enable[10:0]
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:554:4:554:6:@A:BN291:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566916> | Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_7_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:554:4:554:6:@A:BN291:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566916> | Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_6_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:554:4:554:6:@A:BN291:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566916> | Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_5_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:554:4:554:6:@A:BN291:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566916> | Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_4_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:554:4:554:6:@A:BN291:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566916> | Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_3_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:554:4:554:6:@A:BN291:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566916> | Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_2_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:554:4:554:6:@A:BN291:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566916> | Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_1_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\special\spi_slim.vhd:554:4:554:6:@A:BN291:@XP_MSG">spi_slim.vhd(554)</a><!@TM:1607566916> | Boundary register THE_TOOLS.THE_SPI_RELOAD.THE_SPI_MASTER.THE_SPI_SLIM.rx_sreg_0_.fb (in view: work.trb3_periph_blank(trb3_periph_blank_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:17s; Memory used current: 316MB peak: 326MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1607566916> | Automatically generated clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_rx_ch1_derived_clock is not used and is being removed 
@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1607566916> | Automatically generated clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|refclkdiv2_tx_ch_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport9></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 111 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 7987 clock pin(s) of sequential element(s)
0 instances converted, 7987 sequential instances remain driven by gated/generated clocks

==================================================================== Non-Gated/Non-Generated Clocks =====================================================================
Clock Tree ID     Driving Element                                             Drive Element Type     Fanout     Sample Instance                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.PCSD_INST@|E:THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.PCSD_INST     PCSD                   110        THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]      
<a href="@|S:TRIGGER_LEFT@|E:THE_ENDPOINT.THE_ENDPOINT.THE_LVL1_HANDLER.tmg_edge_async@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       TRIGGER_LEFT                                                port                   1          THE_ENDPOINT.THE_ENDPOINT.THE_LVL1_HANDLER.tmg_edge_async
=========================================================================================================================================================================
=================================================================================================================== Gated/Generated Clocks ===================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                         Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:THE_MAIN_PLL.PLLInst_0@|E:THE_RDO\.readout_tx_0\.busy_release@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       THE_MAIN_PLL.PLLInst_0              EHXPLLF                7856       THE_RDO\.readout_tx_0\.busy_release     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:THE_MAIN_PLL.PLLInst_0@|E:THE_RESET_HANDLER.async_pulse@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       THE_MAIN_PLL.PLLInst_0              EHXPLLF                96         THE_RESET_HANDLER.async_pulse           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:PID_TRIG.TDC.CG.P2Clk.PLLInst_0@|E:PID_TRIG.Blink.a@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       PID_TRIG.TDC.CG.P2Clk.PLLInst_0     EHXPLLF                35         PID_TRIG.Blink.a                        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:18s; Memory used current: 239MB peak: 326MB)

Writing Analyst data base C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\synwork\blank_trb3_periph_blank_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:21s; Memory used current: 306MB peak: 326MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1607566916> | Writing EDF file: C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1607566916> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:23s; Memory used current: 319MB peak: 326MB)


Start final timing analysis (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:24s; Memory used current: 309MB peak: 326MB)

Warning: Found 68 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]</font>
1) instance inp_shift_0_0[10] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[10] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]</font>
2) instance inp_shift_0[27] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[27] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]</font>
3) instance inp_shift_0[23] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[23] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]</font>
4) instance inp_shift_0[26] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[26] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]</font>
5) instance inp_shift_0[12] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[12] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]</font>
6) instance inp_shift_0[8] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[8] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]</font>
7) instance inp_shift_0[6] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[6] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]</font>
8) instance inp_shift_0[11] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[11] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]</font>
9) instance inp_shift_0[9] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[9] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]</font>
10) instance inp_shift_0[21] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[21] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]</font>
11) instance inp_shift_0[7] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[7] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]</font>
12) instance inp_shift_0_0[13] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[13] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]</font>
13) instance inp_shift_0_0[1] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[1] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]</font>
14) instance inp_shift_0_0[14] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[14] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]</font>
15) instance inp_shift_0[24] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[24] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]</font>
16) instance inp_shift_0_0[29] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[29] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]</font>
17) instance inp_shift_0_0[30] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[30] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]</font>
18) instance inp_shift_0[25] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[25] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]</font>
19) instance inp_shift_0_0[28] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[28] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]</font>
20) instance inp_shift_0[17] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[17] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]</font>
21) instance inp_shift_0_0[4] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[4] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]</font>
22) instance inp_shift_0[2] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[2] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]</font>
23) instance inp_shift_0[3] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[3] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]</font>
24) instance inp_shift_0[18] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[18] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]</font>
25) instance inp_shift_0[19] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[19] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]</font>
26) instance inp_shift_0[31] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[31] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]</font>
27) instance inp_shift_0_0_0[15] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0_0[15] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]</font>
28) instance inp_shift_0[22] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[22] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]</font>
29) instance inp_shift_0[5] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[5] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]</font>
30) instance inp_shift_0_0[0] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0_0[0] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]</font>
31) instance inp_shift_0[16] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[16] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_to_trigger_logic_record.vhd:188:24:188:86:@W:BN137:@XP_MSG">input_to_trigger_logic_record.vhd(188)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]</font>
32) instance inp_shift_0[20] (in view: work.input_to_trigger_logic_record_32_4(netlist)), output net inp_shift_0[20] (in view: work.input_to_trigger_logic_record_32_4(netlist))
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
    input  pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]/B
    instance   THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20] (cell ORCALUT4)
    output pin THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]/Z
    net        THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]</font>
33) instance inp_stretch[35] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[35] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]</font>
34) instance inp_stretch[34] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[34] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[34]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]</font>
35) instance inp_stretch[33] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[33] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[33]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]</font>
36) instance inp_stretch[32] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[32] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]/B
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]</font>
37) instance inp_stretch[31] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[31] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]</font>
38) instance inp_stretch[30] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[30] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]</font>
39) instance inp_stretch_1_0_a2[29] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a2[29] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]</font>
40) instance inp_stretch[28] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[28] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]</font>
41) instance inp_stretch[27] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[27] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]</font>
42) instance inp_stretch[26] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[26] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]</font>
43) instance inp_stretch_1_0_a3[25] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[25] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]</font>
44) instance inp_stretch[24] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[24] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]</font>
45) instance inp_stretch[23] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[23] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]</font>
46) instance inp_stretch[22] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[22] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]</font>
47) instance inp_stretch[21] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[21] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]</font>
48) instance inp_stretch[20] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[20] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]</font>
49) instance inp_stretch[19] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[19] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]</font>
50) instance inp_stretch[18] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[18] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]</font>
51) instance inp_stretch[17] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[17] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]</font>
52) instance inp_stretch[16] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[16] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]</font>
53) instance inp_stretch[15] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[15] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]</font>
54) instance inp_stretch_1_0_a3[14] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[14] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]</font>
55) instance inp_stretch_1_0_a2[13] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a2[13] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]</font>
56) instance inp_stretch[12] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[12] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]</font>
57) instance inp_stretch[11] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[11] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]</font>
58) instance inp_stretch[10] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[10] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:38:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]</font>
59) instance inp_stretch_1_0_a3[9] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch_1_0_a3[9] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]</font>
60) instance inp_stretch[8] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[8] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]</font>
61) instance inp_stretch[7] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[7] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]</font>
62) instance inp_stretch[6] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[6] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]</font>
63) instance inp_stretch[5] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[5] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]</font>
64) instance inp_stretch[4] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[4] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]</font>
65) instance inp_stretch[3] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[3] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]</font>
66) instance inp_stretch[2] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[2] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]</font>
67) instance inp_stretch[1] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[1] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\input_statistics.vhd:159:16:159:55:@W:BN137:@XP_MSG">input_statistics.vhd(159)</a><!@TM:1607566916> | Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]</font>
68) instance inp_stretch[0] (in view: work.input_statistics_36_0_1(netlist)), output net inp_stretch[0] (in view: work.input_statistics_36_0_1(netlist))
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
    input  pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]/C
    instance   THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0] (cell ORCALUT4)
    output pin THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]/Z
    net        THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:766:4:766:11:@W:MT246:@XP_MSG">fifo_18x512_oreg.vhd(766)</a><!@TM:1607566916> | Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd:752:4:752:11:@W:MT246:@XP_MSG">fifo_18x512_oreg.vhd(752)</a><!@TM:1607566916> | Blackbox ALEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\cpll2.v:51:12:51:21:@W:MT246:@XP_MSG">cpll2.v(51)</a><!@TM:1607566916> | Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\ishra\muse_triggers_fpga\trb3\base\code\sedcheck.vhd:204:0:204:7:@W:MT246:@XP_MSG">sedcheck.vhd(204)</a><!@TM:1607566916> | Blackbox SEDCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\ishra\muse_triggers_fpga\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd:2551:0:2551:9:@W:MT246:@XP_MSG">sfp_1_200_int.vhd(2551)</a><!@TM:1607566916> | Blackbox PCSD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\ishra\muse_triggers_fpga\trig_muse_pid_32bit\workdir\pll_in200_out100.vhd:70:4:70:13:@W:MT246:@XP_MSG">pll_in200_out100.vhd(70)</a><!@TM:1607566916> | Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1607566916> | Found inferred clock Cpll2|CLKOS_inferred_clock with period 3.49ns. Please declare a user-defined clock on object "n:PID_TRIG.TDC.CG.P2Clk.CLKOS"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1607566916> | Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock with period 4.09ns. Please declare a user-defined clock on object "n:THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_half_clk_ch1"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1607566916> | Found inferred clock pll_in200_out100|CLKOP_inferred_clock with period 3.33ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOP"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1607566916> | Found inferred clock pll_in200_out100|CLKOK_inferred_clock with period 12.47ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOK"</font> 


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Dec  9 21:21:55 2020
#


Top view:               trb3_periph_blank
Requested Frequency:    80.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1607566916> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1607566916> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -2.201

                                                                                                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                                                                         Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cpll2|CLKOS_inferred_clock                                                                             286.7 MHz     243.7 MHz     3.487         4.103         -0.615     inferred     Autoconstr_clkgroup_1
pll_in200_out100|CLKOK_inferred_clock                                                                  80.2 MHz      68.2 MHz      12.472        14.672        -2.201     inferred     Autoconstr_clkgroup_0
pll_in200_out100|CLKOP_inferred_clock                                                                  300.4 MHz     255.4 MHz     3.329         3.916         -0.587     inferred     Autoconstr_clkgroup_3
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     244.7 MHz     224.6 MHz     4.087         4.452         -0.365     inferred     Autoconstr_clkgroup_2
System                                                                                                 961.6 MHz     817.3 MHz     1.040         1.224         -0.184     system       system_clkgroup      
============================================================================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                            Ending                                                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                              System                                                                                              |  1.040       -0.184  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                              pll_in200_out100|CLKOK_inferred_clock                                                               |  12.472      9.002   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                              sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  4.087       2.384   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                              pll_in200_out100|CLKOP_inferred_clock                                                               |  3.329       2.879   |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               System                                                                                              |  12.472      2.275   |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               pll_in200_out100|CLKOK_inferred_clock                                                               |  12.472      -2.201  |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOK_inferred_clock                                                               pll_in200_out100|CLKOP_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Cpll2|CLKOS_inferred_clock                                                                          Cpll2|CLKOS_inferred_clock                                                                          |  3.487       -0.615  |  No paths    -      |  No paths    -      |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  System                                                                                              |  4.087       0.921   |  No paths    -      |  No paths    -      |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  pll_in200_out100|CLKOK_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock  |  4.087       -0.365  |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               System                                                                                              |  3.329       2.347   |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               pll_in200_out100|CLKOK_inferred_clock                                                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_in200_out100|CLKOP_inferred_clock                                                               pll_in200_out100|CLKOP_inferred_clock                                                               |  3.329       -0.587  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: Cpll2|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                                        Arrival           
Instance                    Reference                      Type        Pin     Net          Time        Slack 
                            Clock                                                                             
--------------------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[0]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[0]     0.982       -0.615
PID_TRIG.Blink.count[1]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[1]     0.982       -0.565
PID_TRIG.Blink.count[2]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[2]     0.982       -0.565
PID_TRIG.Blink.count[3]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[3]     0.982       -0.515
PID_TRIG.Blink.count[4]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[4]     0.982       -0.515
PID_TRIG.Blink.count[5]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[5]     0.982       -0.465
PID_TRIG.Blink.count[6]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[6]     0.982       -0.465
PID_TRIG.Blink.count[7]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[7]     0.982       -0.415
PID_TRIG.Blink.count[8]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[8]     0.982       -0.415
PID_TRIG.Blink.count[9]     Cpll2|CLKOS_inferred_clock     FD1S3AX     Q       count[9]     0.982       -0.365
==============================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                             Starting                                                           Required           
Instance                     Reference                      Type        Pin     Net             Time         Slack 
                             Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[31]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[31]     3.403        -0.615
PID_TRIG.Blink.count[29]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[29]     3.403        -0.565
PID_TRIG.Blink.count[30]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[30]     3.403        -0.565
PID_TRIG.Blink.count[27]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[27]     3.403        -0.515
PID_TRIG.Blink.count[28]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[28]     3.403        -0.515
PID_TRIG.Blink.count[25]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[25]     3.403        -0.465
PID_TRIG.Blink.count[26]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[26]     3.403        -0.465
PID_TRIG.Blink.count[23]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[23]     3.403        -0.415
PID_TRIG.Blink.count[24]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[24]     3.403        -0.415
PID_TRIG.Blink.count[21]     Cpll2|CLKOS_inferred_clock     FD1S3AX     D       count_s[21]     3.403        -0.365
===================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srr:srsfC:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srs:fp:662609:667901:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      4.018
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                17
    Starting point:                          PID_TRIG.Blink.count[0] / Q
    Ending point:                            PID_TRIG.Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.956       -         
count_cry[30]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.956       -         
PID_TRIG.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     4.018       -         
count_s[31]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[31]           FD1S3AX     D        In      0.000     4.018       -         
================================================================================================


Path information for path number 2: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          PID_TRIG.Blink.count[1] / Q
    Ending point:                            PID_TRIG.Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[1]            FD1S3AX     Q        Out     0.982     0.982       -         
count[1]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       A0       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
================================================================================================


Path information for path number 3: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          PID_TRIG.Blink.count[2] / Q
    Ending point:                            PID_TRIG.Blink.count[31] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[2]            FD1S3AX     Q        Out     0.982     0.982       -         
count[2]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       A1       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.456       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[30]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_s_0[31]       CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_s_0[31]       CCU2C       S0       Out     1.063     3.968       -         
count_s[31]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[31]           FD1S3AX     D        In      0.000     3.968       -         
================================================================================================


Path information for path number 4: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          PID_TRIG.Blink.count[0] / Q
    Ending point:                            PID_TRIG.Blink.count[29] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       S0       Out     1.063     3.968       -         
count_s[29]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[29]           FD1S3AX     D        In      0.000     3.968       -         
================================================================================================


Path information for path number 5: 
      Requested Period:                      3.487
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.403

    - Propagation time:                      3.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.565

    Number of logic level(s):                16
    Starting point:                          PID_TRIG.Blink.count[0] / Q
    Ending point:                            PID_TRIG.Blink.count[30] / D
    The start point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            Cpll2|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                               Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
PID_TRIG.Blink.count[0]            FD1S3AX     Q        Out     0.982     0.982       -         
count[0]                           Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       A1       In      0.000     0.982       -         
PID_TRIG.Blink.count_cry_0[0]      CCU2C       COUT     Out     1.224     2.206       -         
count_cry[0]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       CIN      In      0.000     2.206       -         
PID_TRIG.Blink.count_cry_0[1]      CCU2C       COUT     Out     0.050     2.256       -         
count_cry[2]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       CIN      In      0.000     2.256       -         
PID_TRIG.Blink.count_cry_0[3]      CCU2C       COUT     Out     0.050     2.306       -         
count_cry[4]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       CIN      In      0.000     2.306       -         
PID_TRIG.Blink.count_cry_0[5]      CCU2C       COUT     Out     0.050     2.356       -         
count_cry[6]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       CIN      In      0.000     2.356       -         
PID_TRIG.Blink.count_cry_0[7]      CCU2C       COUT     Out     0.050     2.406       -         
count_cry[8]                       Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       CIN      In      0.000     2.406       -         
PID_TRIG.Blink.count_cry_0[9]      CCU2C       COUT     Out     0.050     2.456       -         
count_cry[10]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       CIN      In      0.000     2.456       -         
PID_TRIG.Blink.count_cry_0[11]     CCU2C       COUT     Out     0.050     2.506       -         
count_cry[12]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       CIN      In      0.000     2.506       -         
PID_TRIG.Blink.count_cry_0[13]     CCU2C       COUT     Out     0.050     2.556       -         
count_cry[14]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       CIN      In      0.000     2.556       -         
PID_TRIG.Blink.count_cry_0[15]     CCU2C       COUT     Out     0.050     2.606       -         
count_cry[16]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       CIN      In      0.000     2.606       -         
PID_TRIG.Blink.count_cry_0[17]     CCU2C       COUT     Out     0.050     2.656       -         
count_cry[18]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       CIN      In      0.000     2.656       -         
PID_TRIG.Blink.count_cry_0[19]     CCU2C       COUT     Out     0.050     2.706       -         
count_cry[20]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       CIN      In      0.000     2.706       -         
PID_TRIG.Blink.count_cry_0[21]     CCU2C       COUT     Out     0.050     2.756       -         
count_cry[22]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       CIN      In      0.000     2.756       -         
PID_TRIG.Blink.count_cry_0[23]     CCU2C       COUT     Out     0.050     2.806       -         
count_cry[24]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       CIN      In      0.000     2.806       -         
PID_TRIG.Blink.count_cry_0[25]     CCU2C       COUT     Out     0.050     2.856       -         
count_cry[26]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       CIN      In      0.000     2.856       -         
PID_TRIG.Blink.count_cry_0[27]     CCU2C       COUT     Out     0.050     2.906       -         
count_cry[28]                      Net         -        -       -         -           1         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       CIN      In      0.000     2.906       -         
PID_TRIG.Blink.count_cry_0[29]     CCU2C       S1       Out     1.063     3.968       -         
count_s[30]                        Net         -        -       -         -           1         
PID_TRIG.Blink.count[30]           FD1S3AX     D        In      0.000     3.968       -         
================================================================================================




====================================
<a name=clockReport18></a>Detailed Report for Clock: pll_in200_out100|CLKOK_inferred_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                                              Arrival           
Instance                                                      Reference                                 Type        Pin     Net                     Time        Slack 
                                                              Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                 pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[3]     8.907       -2.201
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[4]                 pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[4]     8.485       -1.924
THE_RESET_HANDLER.final_reset[1]                              pll_in200_out100|CLKOK_inferred_clock     FD1S3AY     Q       reset_i                 9.713       -0.917
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[2]                 pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       buf_BUS_ADDR_OUT[2]     8.062       -0.683
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[0]      pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       inp_verylong[0]         1.407       0.054 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[8]      pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       inp_verylong[8]         1.407       0.054 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[18]     pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       inp_verylong[18]        1.407       0.054 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[26]     pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       inp_verylong[26]        1.407       0.054 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[4]      pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       inp_verylong[4]         1.410       0.076 
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_verylong[6]      pll_in200_out100|CLKOK_inferred_clock     FD1S3AX     Q       inp_verylong[6]         1.407       0.079 
======================================================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                                          Starting                                                                          Required           
Instance                                                                  Reference                                 Type        Pin     Net                 Time         Slack 
                                                                          Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]                   pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3362_i            12.425       -2.201
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[16]                   pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     D       N_3384_i            12.425       -1.807
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.BUS_TX\.data[0]     pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     SP      un1_bus_rx_20_i     12.094       -1.528
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.BUS_TX\.data[1]     pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     SP      un1_bus_rx_20_i     12.094       -1.528
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.BUS_TX\.data[2]     pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     SP      un1_bus_rx_20_i     12.094       -1.528
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.BUS_TX\.data[3]     pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     SP      un1_bus_rx_20_i     12.094       -1.528
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.BUS_TX\.data[4]     pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     SP      un1_bus_rx_20_i     12.094       -1.528
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.BUS_TX\.data[5]     pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     SP      un1_bus_rx_20_i     12.094       -1.528
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.BUS_TX\.data[6]     pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     SP      un1_bus_rx_20_i     12.094       -1.528
THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.THE_CONTROL\.BUS_TX\.data[7]     pll_in200_out100|CLKOK_inferred_clock     FD1P3AX     SP      un1_bus_rx_20_i     12.094       -1.528
===============================================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srr:srsfC:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srs:fp:699607:703117:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.472
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.425

    - Propagation time:                      14.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.201

    Number of logic level(s):                8
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                     FD1S3AX      Q        Out     8.907     8.907       -         
buf_BUS_ADDR_OUT[3]                                               Net          -        -       -         -           438       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_3[17]        PFUMX        C0       In      0.000     8.907       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_3[17]        PFUMX        Z        Out     0.869     9.776       -         
N_1855                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_7[17]        L6MUX21      D0       In      0.000     9.776       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_7[17]        L6MUX21      Z        Out     0.813     10.588      -         
N_1947                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]       L6MUX21      D0       In      0.000     10.588      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]       L6MUX21      Z        Out     0.813     11.401      -         
N_2131                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      D0       In      0.000     11.401      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      Z        Out     0.813     12.213      -         
DATA_OUT_20[17]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     B        In      0.000     12.213      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     Z        Out     0.923     13.137      -         
N_4178                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        ALUT     In      0.000     13.137      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        Z        Out     0.163     13.300      -         
N_963                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     C        In      0.000     13.300      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     Z        Out     0.923     14.223      -         
N_3363                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     C        In      0.000     14.223      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     Z        Out     0.403     14.626      -         
N_3362_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]           FD1P3AX      D        In      0.000     14.626      -         
================================================================================================================================


Path information for path number 2: 
      Requested Period:                      12.472
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.425

    - Propagation time:                      14.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.201

    Number of logic level(s):                8
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                     FD1S3AX      Q        Out     8.907     8.907       -         
buf_BUS_ADDR_OUT[3]                                               Net          -        -       -         -           438       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_21[17]       PFUMX        C0       In      0.000     8.907       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_21[17]       PFUMX        Z        Out     0.869     9.776       -         
N_2269                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_22[17]       L6MUX21      D1       In      0.000     9.776       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_22[17]       L6MUX21      Z        Out     0.813     10.588      -         
N_2292                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[17]       L6MUX21      D0       In      0.000     10.588      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[17]       L6MUX21      Z        Out     0.813     11.401      -         
N_2476                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      D1       In      0.000     11.401      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      Z        Out     0.813     12.213      -         
DATA_OUT_20[17]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     B        In      0.000     12.213      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     Z        Out     0.923     13.137      -         
N_4178                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        ALUT     In      0.000     13.137      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        Z        Out     0.163     13.300      -         
N_963                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     C        In      0.000     13.300      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     Z        Out     0.923     14.223      -         
N_3363                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     C        In      0.000     14.223      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     Z        Out     0.403     14.626      -         
N_3362_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]           FD1P3AX      D        In      0.000     14.626      -         
================================================================================================================================


Path information for path number 3: 
      Requested Period:                      12.472
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.425

    - Propagation time:                      14.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.201

    Number of logic level(s):                8
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                     FD1S3AX      Q        Out     8.907     8.907       -         
buf_BUS_ADDR_OUT[3]                                               Net          -        -       -         -           438       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_18[17]       PFUMX        C0       In      0.000     8.907       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_18[17]       PFUMX        Z        Out     0.869     9.776       -         
N_2200                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_22[17]       L6MUX21      D0       In      0.000     9.776       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_22[17]       L6MUX21      Z        Out     0.813     10.588      -         
N_2292                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[17]       L6MUX21      D0       In      0.000     10.588      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_30[17]       L6MUX21      Z        Out     0.813     11.401      -         
N_2476                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      D1       In      0.000     11.401      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      Z        Out     0.813     12.213      -         
DATA_OUT_20[17]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     B        In      0.000     12.213      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     Z        Out     0.923     13.137      -         
N_4178                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        ALUT     In      0.000     13.137      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        Z        Out     0.163     13.300      -         
N_963                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     C        In      0.000     13.300      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     Z        Out     0.923     14.223      -         
N_3363                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     C        In      0.000     14.223      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     Z        Out     0.403     14.626      -         
N_3362_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]           FD1P3AX      D        In      0.000     14.626      -         
================================================================================================================================


Path information for path number 4: 
      Requested Period:                      12.472
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.425

    - Propagation time:                      14.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.201

    Number of logic level(s):                8
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                     FD1S3AX      Q        Out     8.907     8.907       -         
buf_BUS_ADDR_OUT[3]                                               Net          -        -       -         -           438       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_6[17]        PFUMX        C0       In      0.000     8.907       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_6[17]        PFUMX        Z        Out     0.869     9.776       -         
N_1924                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_7[17]        L6MUX21      D1       In      0.000     9.776       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_7[17]        L6MUX21      Z        Out     0.813     10.588      -         
N_1947                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]       L6MUX21      D0       In      0.000     10.588      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]       L6MUX21      Z        Out     0.813     11.401      -         
N_2131                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      D0       In      0.000     11.401      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      Z        Out     0.813     12.213      -         
DATA_OUT_20[17]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     B        In      0.000     12.213      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     Z        Out     0.923     13.137      -         
N_4178                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        ALUT     In      0.000     13.137      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        Z        Out     0.163     13.300      -         
N_963                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     C        In      0.000     13.300      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     Z        Out     0.923     14.223      -         
N_3363                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     C        In      0.000     14.223      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     Z        Out     0.403     14.626      -         
N_3362_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]           FD1P3AX      D        In      0.000     14.626      -         
================================================================================================================================


Path information for path number 5: 
      Requested Period:                      12.472
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.425

    - Propagation time:                      14.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.201

    Number of logic level(s):                8
    Starting point:                          THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3] / Q
    Ending point:                            THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17] / D
    The start point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
THE_TOOLS.THE_BUS_HANDLER.buf_BUS_ADDR_OUT[3]                     FD1S3AX      Q        Out     8.907     8.907       -         
buf_BUS_ADDR_OUT[3]                                               Net          -        -       -         -           438       
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13[17]       PFUMX        C0       In      0.000     8.907       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_13[17]       PFUMX        Z        Out     0.869     9.776       -         
N_2085                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_14[17]       L6MUX21      D1       In      0.000     9.776       -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_14[17]       L6MUX21      Z        Out     0.813     10.588      -         
N_2108                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]       L6MUX21      D1       In      0.000     10.588      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_15[17]       L6MUX21      Z        Out     0.813     11.401      -         
N_2131                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      D0       In      0.000     11.401      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_20_31[17]       L6MUX21      Z        Out     0.813     12.213      -         
DATA_OUT_20[17]                                                   Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     B        In      0.000     12.213      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_0[17]        ORCALUT4     Z        Out     0.923     13.137      -         
N_4178                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        ALUT     In      0.000     13.137      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_25_9[17]        PFUMX        Z        Out     0.163     13.300      -         
N_963                                                             Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     C        In      0.000     13.300      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO_1[17]     ORCALUT4     Z        Out     0.923     14.223      -         
N_3363                                                            Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     C        In      0.000     14.223      -         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1_RNO[17]       ORCALUT4     Z        Out     0.403     14.626      -         
N_3362_i                                                          Net          -        -       -         -           1         
THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.DATA_OUT_1[17]           FD1P3AX      D        In      0.000     14.626      -         
================================================================================================================================




====================================
<a name=clockReport22></a>Detailed Report for Clock: pll_in200_out100|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                                                               Starting                                                                       Arrival           
Instance                                                                       Reference                                 Type        Pin     Net              Time        Slack 
                                                                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[18]     1.145       -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[18]     1.145       -0.587
THE_RESET_HANDLER.reset_cnt[0]                                                 pll_in200_out100|CLKOP_inferred_clock     FD1S3IX     Q       reset_cnt[0]     1.145       -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[0]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[0]      0.982       -0.424
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[0]       pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[0]      0.982       -0.424
THE_RESET_HANDLER.reset_cnt[1]                                                 pll_in200_out100|CLKOP_inferred_clock     FD1S3IX     Q       reset_cnt[1]     1.069       -0.411
THE_RESET_HANDLER.reset_cnt[2]                                                 pll_in200_out100|CLKOP_inferred_clock     FD1S3IX     Q       reset_cnt[2]     1.069       -0.411
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[1]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[1]      0.982       -0.374
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[1]       pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[1]      0.982       -0.374
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[2]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     Q       counter2[2]      0.982       -0.374
================================================================================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                                                                               Starting                                                                                  Required           
Instance                                                                       Reference                                 Type        Pin     Net                         Time         Slack 
                                                                               Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[18]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[18]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[19]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[19]          3.244        -0.587
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[15]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[16]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[15]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[16]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[16]      pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[17]          3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[16]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[17]          3.244        -0.537
THE_RESET_HANDLER.reset_cnt[15]                                                pll_in200_out100|CLKOP_inferred_clock     FD1S3IX     D       un2_reset_cnt_s_15_0_S0     3.244        -0.537
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[13]     pll_in200_out100|CLKOP_inferred_clock     FD1P3IX     D       un1_counter2_1[14]          3.244        -0.487
============================================================================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srr:srsfC:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srs:fp:730178:735194:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                             Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       S1       Out     1.063     3.832       -         
un1_counter2_1[19]                                                                       Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     D        In      0.000     3.832       -         
======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                              Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       S1       Out     1.063     3.832       -         
un1_counter2_1[19]                                                                        Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     D        In      0.000     3.832       -         
=======================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                             Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                    Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.un1_counter2_1_cry_17_0     CCU2C       S0       Out     1.063     3.832       -         
un1_counter2_1[18]                                                                       Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.tx_reset_sm_ch.counter2[17]                FD1P3IX     D        In      0.000     3.832       -         
======================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                10
    Starting point:                          THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18] / Q
    Ending point:                            THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[18]                FD1P3IX     Q        Out     1.145     1.145       -         
counter2[18]                                                                              Net         -        -       -         -           3         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       B0       In      0.000     1.145       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un1_counter2_1_cry_0                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un1_counter2_1_cry_2                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un1_counter2_1_cry_4                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un1_counter2_1_cry_6                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un1_counter2_1_cry_8                                                                      Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un1_counter2_1_cry_10                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un1_counter2_1_cry_12                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un1_counter2_1_cry_14                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       CIN      In      0.000     2.719       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_15_0     CCU2C       COUT     Out     0.050     2.769       -         
un1_counter2_1_cry_16                                                                     Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       CIN      In      0.000     2.769       -         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.un1_counter2_1_cry_17_0     CCU2C       S0       Out     1.063     3.832       -         
un1_counter2_1[18]                                                                        Net         -        -       -         -           1         
THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_reset_sm_ch1.counter2[17]                FD1P3IX     D        In      0.000     3.832       -         
=======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.329
    - Setup time:                            0.084
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.244

    - Propagation time:                      3.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.537

    Number of logic level(s):                9
    Starting point:                          THE_RESET_HANDLER.reset_cnt[0] / Q
    Ending point:                            THE_RESET_HANDLER.reset_cnt[15] / D
    The start point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_in200_out100|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
THE_RESET_HANDLER.reset_cnt[0]               FD1S3IX     Q        Out     1.145     1.145       -         
reset_cnt[0]                                 Net         -        -       -         -           3         
THE_RESET_HANDLER.un2_reset_cnt_cry_0_0      CCU2C       A1       In      0.000     1.145       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_0_0      CCU2C       COUT     Out     1.224     2.369       -         
un2_reset_cnt_cry_0                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_1_0      CCU2C       CIN      In      0.000     2.369       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_1_0      CCU2C       COUT     Out     0.050     2.419       -         
un2_reset_cnt_cry_2                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_3_0      CCU2C       CIN      In      0.000     2.419       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_3_0      CCU2C       COUT     Out     0.050     2.469       -         
un2_reset_cnt_cry_4                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_5_0      CCU2C       CIN      In      0.000     2.469       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_5_0      CCU2C       COUT     Out     0.050     2.519       -         
un2_reset_cnt_cry_6                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_7_0      CCU2C       CIN      In      0.000     2.519       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_7_0      CCU2C       COUT     Out     0.050     2.569       -         
un2_reset_cnt_cry_8                          Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_9_0      CCU2C       CIN      In      0.000     2.569       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_9_0      CCU2C       COUT     Out     0.050     2.619       -         
un2_reset_cnt_cry_10                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_11_0     CCU2C       CIN      In      0.000     2.619       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_11_0     CCU2C       COUT     Out     0.050     2.669       -         
un2_reset_cnt_cry_12                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_cry_13_0     CCU2C       CIN      In      0.000     2.669       -         
THE_RESET_HANDLER.un2_reset_cnt_cry_13_0     CCU2C       COUT     Out     0.050     2.719       -         
un2_reset_cnt_cry_14                         Net         -        -       -         -           1         
THE_RESET_HANDLER.un2_reset_cnt_s_15_0       CCU2C       CIN      In      0.000     2.719       -         
THE_RESET_HANDLER.un2_reset_cnt_s_15_0       CCU2C       S0       Out     1.063     3.781       -         
un2_reset_cnt_s_15_0_S0                      Net         -        -       -         -           1         
THE_RESET_HANDLER.reset_cnt[15]              FD1S3IX     D        In      0.000     3.781       -         
==========================================================================================================




====================================
<a name=clockReport26></a>Detailed Report for Clock: sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                                                                                                       Arrival           
Instance                                                 Reference                                                                                              Type        Pin     Net                 Time        Slack 
                                                         Clock                                                                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[0]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[1]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[2]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[3]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[4]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[8]      sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[8]      1.145       -0.365
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[14]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[14]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[15]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[15]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[16]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[16]     1.069       0.116 
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[17]     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     Q       fifo_rx_din[17]     1.069       0.116 
==========================================================================================================================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                                                                     Starting                                                                                                                                                Required           
Instance                                                             Reference                                                                                              Type        Pin      Net                         Time         Slack 
                                                                     Clock                                                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words                sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3AX     D        reset_word_cnt_1_sqmuxa     4.040        -0.365
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[0]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[1]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[2]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[3]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.reset_word_cnt[4]               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     CD       THE_N_7_mux_i               3.444        0.116 
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.make_trbnet_reset               sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     FD1S3IX     D        make_trbnet_reset_3         4.040        0.549 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.full_cmp_0        sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     AGEB2       B0       rcount_w0                   4.087        0.921 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.full_cmp_0        sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     AGEB2       B1       rcount_w1                   4.087        0.921 
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.pdp_ram_0_0_0     sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock     DP16KC      DIA0     fifo_rx_din[0]              2.384        1.239 
================================================================================================================================================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srr:srsfC:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srs:fp:768344:770249:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[0]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[0]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     A        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[1]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[1]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     B        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[2]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[2]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     C        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_4     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_4                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     D        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[3]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[3]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     A        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_3                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     C        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.087
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.040

    - Propagation time:                      4.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.365

    Number of logic level(s):                4
    Starting point:                          THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4] / Q
    Ending point:                            THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words / D
    The start point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK
    The end   point is clocked by            sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
THE_MEDIA_UPLINK.THE_BYTE_SWAP_PROC\.fifo_rx_din[4]            FD1S3AX      Q        Out     1.145     1.145       -         
fifo_rx_din[4]                                                 Net          -        -       -         -           3         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     B        In      0.000     1.145       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14_3     ORCALUT4     Z        Out     0.923     2.069       -         
un40_fifo_rx_din_14_3                                          Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     C        In      0.000     2.069       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_14       ORCALUT4     Z        Out     1.010     3.079       -         
un40_fifo_rx_din_14                                            Net          -        -       -         -           2         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     B        In      0.000     3.079       -         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.un40_fifo_rx_din_1        ORCALUT4     Z        Out     0.923     4.002       -         
un40_fifo_rx_din_1                                             Net          -        -       -         -           1         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     C        In      0.000     4.002       -         
THE_MEDIA_UPLINK.reset_word_cnt_1_sqmuxa                       ORCALUT4     Z        Out     0.403     4.405       -         
reset_word_cnt_1_sqmuxa                                        Net          -        -       -         -           1         
THE_MEDIA_UPLINK.THE_CNT_RESET_PROC\.send_reset_words          FD1S3AX      D        In      0.000     4.405       -         
=============================================================================================================================




====================================
<a name=clockReport30></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                            Starting                                  Arrival           
Instance                                                                                                                    Reference     Type     Pin     Net        Time        Slack 
                                                                                                                            Clock                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5     System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.AND2_t5               System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.AND2_t5                            System        AND2     Z       wren_i     0.000       -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.2\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5                  System        AND2     Z       wren_i     0.000       -0.184
THE_MEDIA_UPLINK.THE_FIFO_SFP_TO_FPGA.FIFO_DP_BRAM.AND2_t11                                                                 System        AND2     Z       rden_i     0.000       -0.184
========================================================================================================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                 Starting                                     Required           
Instance                                                                                                                         Reference     Type      Pin     Net          Time         Slack 
                                                                                                                                 Clock                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0     System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.THE_HDR_FIFO.gen_36_512\.THE_FIFO.af_set_cmp_0                            System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.2\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_MEDIA_UPLINK.THE_FIFO_FPGA_TO_SFP.FIFO_DP_BRAM.af_set_cmp_0                                                                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.0\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0                  System        AGEB2     CI      cmp_ci_2     1.040        -0.184
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_fifos\.0\.THE_DAT_FIFO.gen_36_2k\.THE_FIFO.af_set_cmp_0               System        AGEB2     CI      cmp_ci_2     1.040        -0.184
=================================================================================================================================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="C:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srr:srsfC:\Users\ishra\MUSE_TRIGGERS_FPGA\trig_MUSE_PID_32bit\project\trb3_periph_blank\blank_trb3_periph_blank.srs:fp:791741:792905:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                              Net        -        -       -         -           35        
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                                            Net        -        -       -         -           1         
THE_ENDPOINT.THE_HANDLER_TRIGGER_DATA.THE_DATA_HANDLER.gen_length_fifo\.0\.THE_LENGTH_FIFO.gen_18_512\.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
================================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                 Net        -        -       -         -           20        
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                               Net        -        -       -         -           1         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.6\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
===================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                 Net        -        -       -         -           20        
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                               Net        -        -       -         -           1         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.1\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
===================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                 Net        -        -       -         -           20        
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                               Net        -        -       -         -           1         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.7\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
===================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      1.040
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.040

    - Propagation time:                      1.224
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.184

    Number of logic level(s):                1
    Starting point:                          THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5 / Z
    Ending point:                            THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0 / CI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.AND2_t5             AND2       Z        Out     0.000     0.000       -         
wren_i                                                                                                                 Net        -        -       -         -           20        
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     A1       In      0.000     0.000       -         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_ci_a     FADD2B     COUT     Out     1.224     1.224       -         
cmp_ci_2                                                                                                               Net        -        -       -         -           1         
THE_ENDPOINT.THE_ENDPOINT.MPLEX.gen_sbuf\.3\.gen_input_sbuf\.THE_SBUF.gen_version_5\.sbuf.THE_FIFO.af_set_cmp_0        AGEB2      CI       In      0.000     1.224       -         
===================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:25s; Memory used current: 309MB peak: 326MB)


Finished timing report (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:25s; Memory used current: 309MB peak: 326MB)

---------------------------------------
<a name=resourceUsage34></a>Resource Usage Report</a>
Part: lfe3_150ea-8

Register bits: 8026 of 149040 (5%)
PIC Latch:       0
I/O cells:       103
Block Rams : 25 of 372 (6%)


Details:
AGEB2:          131
AND2:           55
BB:             3
CB2:            82
CCU2C:          1111
CU2:            163
DP16KC:         16
DPR16X4C:       12
EHXPLLF:        3
FADD2B:         154
FD1P3AX:        2605
FD1P3AY:        15
FD1P3BX:        26
FD1P3DX:        649
FD1P3IX:        678
FD1P3JX:        50
FD1S3AX:        1735
FD1S3AY:        13
FD1S3BX:        22
FD1S3DX:        157
FD1S3IX:        1922
FD1S3JX:        153
FSUB2B:         37
GSR:            1
IB:             37
IFS1P3DX:       1
INV:            132
L6MUX21:        356
OB:             46
OBZ:            17
OR2:            2
ORCALUT4:       7612
PDPW16KC:       8
PFUMX:          1024
PUR:            1
ROM16X1A:       64
SP16KC:         1
SPR16X4C:       11
VHI:            141
VLO:            141
XOR2:           46
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:26s; Memory used current: 75MB peak: 326MB)

Process took 0h:01m:19s realtime, 0h:01m:26s cputime
# Wed Dec  9 21:21:56 2020

###########################################################]

</pre></samp></body></html>
