Fitter Status : Successful - Wed Mar 07 14:28:45 2007
Quartus II Version : 6.0 Build 202 06/20/2006 SP 1 SJ Full Version
Revision Name : bias_card
Top-level Entity Name : bias_card
Family : Stratix
Device : EP1S10F780C5
Timing Models : Final
Total logic elements : 2,391 / 10,570 ( 23 % )
Total pins : 187 / 427 ( 44 % )
Total virtual pins : 0
Total memory bits : 69,632 / 920,448 ( 8 % )
DSP block 9-bit elements : 0 / 48 ( 0 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
