Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 18 19:12:10 2025
| Host         : xy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                              4           
TIMING-16  Warning   Large setup violation                        1000        
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.610   -31837.021                  47448               330167        0.112        0.000                      0               330167        1.100        0.000                       0                 33864  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 5.000}        10.000          100.000         
  clkfbout_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       16.062        0.000                      0                  558        0.112        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll       -2.610   -31837.021                  47448               329547        0.145        0.000                      0               329547        4.232        0.000                       0                 33505  
  clkfbout_pll                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll        4.733        0.000                      0                   63        0.139        0.000                      0                   63  
clk_out1_pll  clk_out2_pll        1.363        0.000                      0                  230        0.259        0.000                      0                  230  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       16.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.062ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.500ns (13.222%)  route 3.282ns (86.778%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 17.783 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    uart_inst/clk_out1
    SLICE_X4Y169         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.223    -2.267 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.075    -1.192    uart_inst/rx_data[0]
    SLICE_X4Y172         LUT3 (Prop_lut3_I1_O)        0.054    -1.138 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.478    -0.660    uart_inst/sw[63]_i_4_n_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I1_O)        0.137    -0.523 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.344    -0.179    uart_inst/sw[62]_i_3_n_0
    SLICE_X2Y172         LUT2 (Prop_lut2_I0_O)        0.043    -0.136 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.384     1.248    uart_inst/sw[62]_i_2_n_0
    SLICE_X9Y178         LUT6 (Prop_lut6_I2_O)        0.043     1.291 r  uart_inst/sw[51]_i_1/O
                         net (fo=1, routed)           0.000     1.291    twin_controller_inst/sw_reg[51]_0
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.154    17.783    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[51]/C
                         clock pessimism             -0.377    17.407    
                         clock uncertainty           -0.086    17.320    
    SLICE_X9Y178         FDCE (Setup_fdce_C_D)        0.033    17.353    twin_controller_inst/sw_reg[51]
  -------------------------------------------------------------------
                         required time                         17.353    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                 16.062    

Slack (MET) :             16.094ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.500ns (13.323%)  route 3.253ns (86.677%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 17.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    uart_inst/clk_out1
    SLICE_X4Y169         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.223    -2.267 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.075    -1.192    uart_inst/rx_data[0]
    SLICE_X4Y172         LUT3 (Prop_lut3_I1_O)        0.054    -1.138 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.478    -0.660    uart_inst/sw[63]_i_4_n_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I1_O)        0.137    -0.523 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.344    -0.179    uart_inst/sw[62]_i_3_n_0
    SLICE_X2Y172         LUT2 (Prop_lut2_I0_O)        0.043    -0.136 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.355     1.219    uart_inst/sw[62]_i_2_n_0
    SLICE_X9Y179         LUT6 (Prop_lut6_I2_O)        0.043     1.262 r  uart_inst/sw[37]_i_1/O
                         net (fo=1, routed)           0.000     1.262    twin_controller_inst/sw_reg[37]_1
    SLICE_X9Y179         FDCE                                         r  twin_controller_inst/sw_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.156    17.785    twin_controller_inst/clk_out1
    SLICE_X9Y179         FDCE                                         r  twin_controller_inst/sw_reg[37]/C
                         clock pessimism             -0.377    17.409    
                         clock uncertainty           -0.086    17.322    
    SLICE_X9Y179         FDCE (Setup_fdce_C_D)        0.034    17.356    twin_controller_inst/sw_reg[37]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                 16.094    

Slack (MET) :             16.209ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.500ns (13.742%)  route 3.138ns (86.258%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.214ns = ( 17.786 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    uart_inst/clk_out1
    SLICE_X4Y169         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.223    -2.267 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.075    -1.192    uart_inst/rx_data[0]
    SLICE_X4Y172         LUT3 (Prop_lut3_I1_O)        0.054    -1.138 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.478    -0.660    uart_inst/sw[63]_i_4_n_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I1_O)        0.137    -0.523 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.344    -0.179    uart_inst/sw[62]_i_3_n_0
    SLICE_X2Y172         LUT2 (Prop_lut2_I0_O)        0.043    -0.136 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.241     1.105    uart_inst/sw[62]_i_2_n_0
    SLICE_X9Y180         LUT6 (Prop_lut6_I2_O)        0.043     1.148 r  uart_inst/sw[22]_i_1/O
                         net (fo=1, routed)           0.000     1.148    twin_controller_inst/sw_reg[22]_0
    SLICE_X9Y180         FDCE                                         r  twin_controller_inst/sw_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.157    17.786    twin_controller_inst/clk_out1
    SLICE_X9Y180         FDCE                                         r  twin_controller_inst/sw_reg[22]/C
                         clock pessimism             -0.377    17.410    
                         clock uncertainty           -0.086    17.323    
    SLICE_X9Y180         FDCE (Setup_fdce_C_D)        0.034    17.357    twin_controller_inst/sw_reg[22]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 16.209    

Slack (MET) :             16.268ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.500ns (13.980%)  route 3.077ns (86.020%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 17.783 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    uart_inst/clk_out1
    SLICE_X4Y169         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.223    -2.267 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.075    -1.192    uart_inst/rx_data[0]
    SLICE_X4Y172         LUT3 (Prop_lut3_I1_O)        0.054    -1.138 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.478    -0.660    uart_inst/sw[63]_i_4_n_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I1_O)        0.137    -0.523 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.344    -0.179    uart_inst/sw[62]_i_3_n_0
    SLICE_X2Y172         LUT2 (Prop_lut2_I0_O)        0.043    -0.136 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.179     1.043    uart_inst/sw[62]_i_2_n_0
    SLICE_X9Y178         LUT6 (Prop_lut6_I2_O)        0.043     1.086 r  uart_inst/sw[53]_i_1/O
                         net (fo=1, routed)           0.000     1.086    twin_controller_inst/sw_reg[53]_0
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.154    17.783    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[53]/C
                         clock pessimism             -0.377    17.407    
                         clock uncertainty           -0.086    17.320    
    SLICE_X9Y178         FDCE (Setup_fdce_C_D)        0.034    17.354    twin_controller_inst/sw_reg[53]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 16.268    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.500ns (13.987%)  route 3.075ns (86.013%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 17.783 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    uart_inst/clk_out1
    SLICE_X4Y169         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.223    -2.267 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.075    -1.192    uart_inst/rx_data[0]
    SLICE_X4Y172         LUT3 (Prop_lut3_I1_O)        0.054    -1.138 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.478    -0.660    uart_inst/sw[63]_i_4_n_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I1_O)        0.137    -0.523 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.344    -0.179    uart_inst/sw[62]_i_3_n_0
    SLICE_X2Y172         LUT2 (Prop_lut2_I0_O)        0.043    -0.136 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.177     1.041    uart_inst/sw[62]_i_2_n_0
    SLICE_X9Y178         LUT6 (Prop_lut6_I2_O)        0.043     1.084 r  uart_inst/sw[59]_i_1/O
                         net (fo=1, routed)           0.000     1.084    twin_controller_inst/sw_reg[59]_0
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.154    17.783    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/C
                         clock pessimism             -0.377    17.407    
                         clock uncertainty           -0.086    17.320    
    SLICE_X9Y178         FDCE (Setup_fdce_C_D)        0.034    17.354    twin_controller_inst/sw_reg[59]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.277ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.364ns (11.055%)  route 2.929ns (88.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    -2.553    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X19Y174        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174        FDRE (Prop_fdre_C_Q)         0.223    -2.330 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/Q
                         net (fo=2, routed)           0.758    -1.572    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]
    SLICE_X17Y173        LUT4 (Prop_lut4_I1_O)        0.043    -1.529 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_5/O
                         net (fo=1, routed)           0.460    -1.070    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_5_n_0
    SLICE_X17Y173        LUT6 (Prop_lut6_I0_O)        0.043    -1.027 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.536    -0.490    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X21Y174        LUT2 (Prop_lut2_I1_O)        0.055    -0.435 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          1.175     0.739    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.145    17.774    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
                         clock pessimism             -0.377    17.398    
                         clock uncertainty           -0.086    17.311    
    SLICE_X39Y169        FDRE (Setup_fdre_C_CE)      -0.295    17.016    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 16.277    

Slack (MET) :             16.277ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.364ns (11.055%)  route 2.929ns (88.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    -2.553    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X19Y174        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174        FDRE (Prop_fdre_C_Q)         0.223    -2.330 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/Q
                         net (fo=2, routed)           0.758    -1.572    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]
    SLICE_X17Y173        LUT4 (Prop_lut4_I1_O)        0.043    -1.529 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_5/O
                         net (fo=1, routed)           0.460    -1.070    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_5_n_0
    SLICE_X17Y173        LUT6 (Prop_lut6_I0_O)        0.043    -1.027 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.536    -0.490    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X21Y174        LUT2 (Prop_lut2_I1_O)        0.055    -0.435 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          1.175     0.739    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.145    17.774    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
                         clock pessimism             -0.377    17.398    
                         clock uncertainty           -0.086    17.311    
    SLICE_X39Y169        FDRE (Setup_fdre_C_CE)      -0.295    17.016    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 16.277    

Slack (MET) :             16.277ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.364ns (11.055%)  route 2.929ns (88.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    -2.553    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X19Y174        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174        FDRE (Prop_fdre_C_Q)         0.223    -2.330 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/Q
                         net (fo=2, routed)           0.758    -1.572    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]
    SLICE_X17Y173        LUT4 (Prop_lut4_I1_O)        0.043    -1.529 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_5/O
                         net (fo=1, routed)           0.460    -1.070    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_5_n_0
    SLICE_X17Y173        LUT6 (Prop_lut6_I0_O)        0.043    -1.027 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.536    -0.490    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X21Y174        LUT2 (Prop_lut2_I1_O)        0.055    -0.435 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          1.175     0.739    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.145    17.774    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                         clock pessimism             -0.377    17.398    
                         clock uncertainty           -0.086    17.311    
    SLICE_X39Y169        FDRE (Setup_fdre_C_CE)      -0.295    17.016    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 16.277    

Slack (MET) :             16.277ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.364ns (11.055%)  route 2.929ns (88.945%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.280    -2.553    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X19Y174        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174        FDRE (Prop_fdre_C_Q)         0.223    -2.330 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/Q
                         net (fo=2, routed)           0.758    -1.572    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]
    SLICE_X17Y173        LUT4 (Prop_lut4_I1_O)        0.043    -1.529 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_5/O
                         net (fo=1, routed)           0.460    -1.070    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_5_n_0
    SLICE_X17Y173        LUT6 (Prop_lut6_I0_O)        0.043    -1.027 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.536    -0.490    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_0
    SLICE_X21Y174        LUT2 (Prop_lut2_I1_O)        0.055    -0.435 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          1.175     0.739    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.145    17.774    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                         clock pessimism             -0.377    17.398    
                         clock uncertainty           -0.086    17.311    
    SLICE_X39Y169        FDRE (Setup_fdre_C_CE)      -0.295    17.016    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 16.277    

Slack (MET) :             16.299ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.500ns (14.097%)  route 3.047ns (85.903%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 17.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.490ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    uart_inst/clk_out1
    SLICE_X4Y169         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.223    -2.267 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.075    -1.192    uart_inst/rx_data[0]
    SLICE_X4Y172         LUT3 (Prop_lut3_I1_O)        0.054    -1.138 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.478    -0.660    uart_inst/sw[63]_i_4_n_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I1_O)        0.137    -0.523 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.344    -0.179    uart_inst/sw[62]_i_3_n_0
    SLICE_X2Y172         LUT2 (Prop_lut2_I0_O)        0.043    -0.136 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.149     1.013    uart_inst/sw[62]_i_2_n_0
    SLICE_X9Y179         LUT6 (Prop_lut6_I2_O)        0.043     1.056 r  uart_inst/sw[35]_i_1/O
                         net (fo=1, routed)           0.000     1.056    twin_controller_inst/sw_reg[35]_1
    SLICE_X9Y179         FDCE                                         r  twin_controller_inst/sw_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.156    17.785    twin_controller_inst/clk_out1
    SLICE_X9Y179         FDCE                                         r  twin_controller_inst/sw_reg[35]/C
                         clock pessimism             -0.377    17.409    
                         clock uncertainty           -0.086    17.322    
    SLICE_X9Y179         FDCE (Setup_fdce_C_D)        0.033    17.355    twin_controller_inst/sw_reg[35]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 16.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 twin_controller_inst/status_buffer_reg[16][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.610    -0.423    twin_controller_inst/clk_out1
    SLICE_X4Y176         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDCE (Prop_fdce_C_Q)         0.100    -0.323 r  twin_controller_inst/status_buffer_reg[16][2]/Q
                         net (fo=1, routed)           0.055    -0.268    twin_controller_inst/status_buffer_reg[16]_16[2]
    SLICE_X5Y176         LUT5 (Prop_lut5_I2_O)        0.028    -0.240 r  twin_controller_inst/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    twin_controller_inst/status_buffer[2]
    SLICE_X5Y176         FDCE                                         r  twin_controller_inst/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.808    -0.635    twin_controller_inst/clk_out1
    SLICE_X5Y176         FDCE                                         r  twin_controller_inst/tx_data_reg[2]/C
                         clock pessimism              0.224    -0.412    
    SLICE_X5Y176         FDCE (Hold_fdce_C_D)         0.060    -0.352    twin_controller_inst/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[9][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.986%)  route 0.117ns (54.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.611    -0.422    twin_controller_inst/clk_out1
    SLICE_X3Y174         FDCE                                         r  twin_controller_inst/sw_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDCE (Prop_fdce_C_Q)         0.100    -0.322 r  twin_controller_inst/sw_reg[26]/Q
                         net (fo=3, routed)           0.117    -0.204    twin_controller_inst/virtual_sw[26]
    SLICE_X4Y174         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.807    -0.636    twin_controller_inst/clk_out1
    SLICE_X4Y174         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][2]/C
                         clock pessimism              0.243    -0.394    
    SLICE_X4Y174         FDCE (Hold_fdce_C_D)         0.044    -0.350    twin_controller_inst/status_buffer_reg[9][2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 twin_controller_inst/status_buffer_reg[17][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.613    -0.420    twin_controller_inst/clk_out1
    SLICE_X5Y179         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y179         FDCE (Prop_fdce_C_Q)         0.100    -0.320 r  twin_controller_inst/status_buffer_reg[17][6]/Q
                         net (fo=1, routed)           0.093    -0.227    twin_controller_inst/status_buffer_reg[17]_17[6]
    SLICE_X5Y178         LUT5 (Prop_lut5_I0_O)        0.028    -0.199 r  twin_controller_inst/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    twin_controller_inst/status_buffer[6]
    SLICE_X5Y178         FDCE                                         r  twin_controller_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.811    -0.632    twin_controller_inst/clk_out1
    SLICE_X5Y178         FDCE                                         r  twin_controller_inst/tx_data_reg[6]/C
                         clock pessimism              0.224    -0.409    
    SLICE_X5Y178         FDCE (Hold_fdce_C_D)         0.060    -0.349    twin_controller_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.118ns (58.378%)  route 0.084ns (41.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.616    -0.417    uart_inst/clk_out1
    SLICE_X2Y169         FDCE                                         r  uart_inst/rx_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDCE (Prop_fdce_C_Q)         0.118    -0.299 r  uart_inst/rx_shift_reg[6]/Q
                         net (fo=2, routed)           0.084    -0.214    uart_inst/p_0_in[5]
    SLICE_X3Y169         FDCE                                         r  uart_inst/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    uart_inst/clk_out1
    SLICE_X3Y169         FDCE                                         r  uart_inst/rx_data_reg[6]/C
                         clock pessimism              0.224    -0.406    
    SLICE_X3Y169         FDCE (Hold_fdce_C_D)         0.040    -0.366    uart_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.611    -0.422    twin_controller_inst/clk_out1
    SLICE_X5Y172         FDCE                                         r  twin_controller_inst/sw_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.100    -0.322 r  twin_controller_inst/sw_reg[17]/Q
                         net (fo=3, routed)           0.103    -0.218    twin_controller_inst/virtual_sw[17]
    SLICE_X5Y171         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.811    -0.632    twin_controller_inst/clk_out1
    SLICE_X5Y171         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][1]/C
                         clock pessimism              0.224    -0.409    
    SLICE_X5Y171         FDCE (Hold_fdce_C_D)         0.038    -0.371    twin_controller_inst/status_buffer_reg[8][1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.509%)  route 0.110ns (52.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.614    -0.419    twin_controller_inst/clk_out1
    SLICE_X7Y169         FDCE                                         r  twin_controller_inst/sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDCE (Prop_fdce_C_Q)         0.100    -0.319 r  twin_controller_inst/sw_reg[1]/Q
                         net (fo=3, routed)           0.110    -0.208    twin_controller_inst/virtual_sw[1]
    SLICE_X7Y170         FDCE                                         r  twin_controller_inst/status_buffer_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    twin_controller_inst/clk_out1
    SLICE_X7Y170         FDCE                                         r  twin_controller_inst/status_buffer_reg[6][1]/C
                         clock pessimism              0.224    -0.408    
    SLICE_X7Y170         FDCE (Hold_fdce_C_D)         0.047    -0.361    twin_controller_inst/status_buffer_reg[6][1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[11][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.583    -0.450    twin_controller_inst/clk_out1
    SLICE_X11Y169        FDCE                                         r  twin_controller_inst/sw_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDCE (Prop_fdce_C_Q)         0.100    -0.350 r  twin_controller_inst/sw_reg[47]/Q
                         net (fo=3, routed)           0.104    -0.245    twin_controller_inst/virtual_sw[47]
    SLICE_X11Y170        FDCE                                         r  twin_controller_inst/status_buffer_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.781    -0.662    twin_controller_inst/clk_out1
    SLICE_X11Y170        FDCE                                         r  twin_controller_inst/status_buffer_reg[11][7]/C
                         clock pessimism              0.224    -0.439    
    SLICE_X11Y170        FDCE (Hold_fdce_C_D)         0.040    -0.399    twin_controller_inst/status_buffer_reg[11][7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.331%)  route 0.112ns (48.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.616    -0.417    uart_inst/clk_out1
    SLICE_X2Y169         FDCE                                         r  uart_inst/rx_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDCE (Prop_fdce_C_Q)         0.118    -0.299 r  uart_inst/rx_shift_reg[6]/Q
                         net (fo=2, routed)           0.112    -0.187    uart_inst/p_0_in[5]
    SLICE_X5Y169         FDCE                                         r  uart_inst/rx_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.813    -0.630    uart_inst/clk_out1
    SLICE_X5Y169         FDCE                                         r  uart_inst/rx_shift_reg[5]/C
                         clock pessimism              0.243    -0.388    
    SLICE_X5Y169         FDCE (Hold_fdce_C_D)         0.044    -0.344    uart_inst/rx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.530%)  route 0.115ns (53.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.612    -0.421    twin_controller_inst/clk_out1
    SLICE_X3Y173         FDCE                                         r  twin_controller_inst/sw_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDCE (Prop_fdce_C_Q)         0.100    -0.321 r  twin_controller_inst/sw_reg[16]/Q
                         net (fo=3, routed)           0.115    -0.206    twin_controller_inst/virtual_sw[16]
    SLICE_X1Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.809    -0.634    twin_controller_inst/clk_out1
    SLICE_X1Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][0]/C
                         clock pessimism              0.225    -0.410    
    SLICE_X1Y173         FDCE (Hold_fdce_C_D)         0.043    -0.367    twin_controller_inst/status_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.902%)  route 0.105ns (45.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.616    -0.417    uart_inst/clk_out1
    SLICE_X0Y169         FDCE                                         r  uart_inst/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDCE (Prop_fdce_C_Q)         0.100    -0.317 r  uart_inst/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=23, routed)          0.105    -0.211    uart_inst/rx_state__0[1]
    SLICE_X1Y169         LUT2 (Prop_lut2_I0_O)        0.028    -0.183 r  uart_inst/rx_bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    uart_inst/rx_bit_cnt[0]_i_1_n_0
    SLICE_X1Y169         FDCE                                         r  uart_inst/rx_bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.814    -0.629    uart_inst/clk_out1
    SLICE_X1Y169         FDCE                                         r  uart_inst/rx_bit_cnt_reg[0]/C
                         clock pessimism              0.224    -0.406    
    SLICE_X1Y169         FDCE (Hold_fdce_C_D)         0.061    -0.345    uart_inst/rx_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y179    twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X2Y176    twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y176    twin_controller_inst/status_buffer_reg[13][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y176    twin_controller_inst/status_buffer_reg[15][3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y172    twin_controller_inst/status_buffer_reg[15][7]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y176    twin_controller_inst/status_buffer_reg[16][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y176    twin_controller_inst/status_buffer_reg[16][7]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X4Y176    twin_controller_inst/status_buffer_reg[17][0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X4Y179    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X4Y179    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X2Y176    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X2Y176    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y176    twin_controller_inst/status_buffer_reg[13][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y176    twin_controller_inst/status_buffer_reg[13][5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y176    twin_controller_inst/status_buffer_reg[15][3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y176    twin_controller_inst/status_buffer_reg[15][3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y172    twin_controller_inst/status_buffer_reg[15][7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X9Y172    twin_controller_inst/status_buffer_reg[15][7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y171   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y171   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y173   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y173   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y173   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y173   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y174   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y174   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y174   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X19Y174   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :        47448  Failing Endpoints,  Worst Slack       -2.610ns,  Total Violation   -31837.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 5.819ns (46.843%)  route 6.603ns (53.157%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.212ns = ( 7.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.841     0.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.043     0.338 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           0.611     0.949    student_top_inst/Core_cpu/u_ex/mul_op2[15]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.879     3.828 r  student_top_inst/Core_cpu/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.000     3.828    student_top_inst/Core_cpu/u_ex/mul_temp_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     4.905 r  student_top_inst/Core_cpu/u_ex/mul_temp__0/P[2]
                         net (fo=1, routed)           0.620     5.526    student_top_inst/Core_cpu/u_ex/mul_temp__0_n_103
    SLICE_X13Y156        LUT2 (Prop_lut2_I1_O)        0.043     5.569 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250/O
                         net (fo=1, routed)           0.000     5.569    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.828 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.828    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.881    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.934    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.987    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.153 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143/O[1]
                         net (fo=2, routed)           0.373     6.526    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143_n_6
    SLICE_X11Y160        LUT1 (Prop_lut1_I0_O)        0.123     6.649 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188/O
                         net (fo=1, routed)           0.000     6.649    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.916 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144/CO[3]
                         net (fo=1, routed)           0.000     6.916    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.969 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.969    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.118 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_165/O[3]
                         net (fo=1, routed)           0.349     7.466    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_1[0]
    SLICE_X11Y163        LUT6 (Prop_lut6_I1_O)        0.120     7.586 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0/O
                         net (fo=1, routed)           0.682     8.268    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0_n_0
    SLICE_X38Y168        LUT6 (Prop_lut6_I4_O)        0.043     8.311 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0/O
                         net (fo=1, routed)           0.363     8.674    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_n_0
    SLICE_X36Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.717 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0/O
                         net (fo=1, routed)           0.327     9.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0_n_0
    SLICE_X36Y172        LUT6 (Prop_lut6_I0_O)        0.043     9.087 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=9, routed)           0.705     9.792    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/D
    SLICE_X22Y164        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.159     7.788    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/WCLK
    SLICE_X22Y164        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.377     7.412    
                         clock uncertainty           -0.077     7.335    
    SLICE_X22Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.153     7.182    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.488ns  (logic 5.724ns (45.838%)  route 6.764ns (54.162%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 7.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.812     0.266    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp__1_i_7/O
                         net (fo=2, routed)           0.445     0.754    student_top_inst/Core_cpu/u_ex/mul_op1[9]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.879     3.633 r  student_top_inst/Core_cpu/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.000     3.633    student_top_inst/Core_cpu/u_ex/mul_temp__1_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.710 r  student_top_inst/Core_cpu/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.556     5.267    student_top_inst/Core_cpu/u_ex/mul_temp__2_n_105
    SLICE_X13Y151        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.517 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000     5.517    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.570 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000     5.570    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.623 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_151/CO[3]
                         net (fo=1, routed)           0.000     5.623    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_151_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.789 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_201/O[1]
                         net (fo=2, routed)           0.285     6.073    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_201_n_6
    SLICE_X11Y154        LUT1 (Prop_lut1_I0_O)        0.123     6.196 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_237/O
                         net (fo=1, routed)           0.000     6.196    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_237_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.463 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000     6.463    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_206_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.629 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_128/O[1]
                         net (fo=1, routed)           0.439     7.069    student_top_inst/Core_cpu/u_ex/p_4_in[1]
    SLICE_X17Y155        LUT6 (Prop_lut6_I2_O)        0.123     7.192 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_106/O
                         net (fo=1, routed)           0.277     7.469    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20_2
    SLICE_X17Y152        LUT6 (Prop_lut6_I4_O)        0.043     7.512 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.866     8.378    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X44Y176        LUT5 (Prop_lut5_I0_O)        0.043     8.421 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.310     8.732    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X47Y178        LUT6 (Prop_lut6_I0_O)        0.043     8.775 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=7, routed)           0.719     9.494    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[1]_2
    SLICE_X45Y157        LUT6 (Prop_lut6_I5_O)        0.043     9.537 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[1]_i_1__2/O
                         net (fo=2, routed)           0.320     9.857    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[1]
    SLICE_X43Y158        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.150     7.779    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X43Y158        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[1]_replica/C
                         clock pessimism             -0.377     7.403    
                         clock uncertainty           -0.077     7.326    
    SLICE_X43Y158        FDRE (Setup_fdre_C_D)       -0.008     7.318    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          7.318    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.516ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.346ns  (logic 5.681ns (46.014%)  route 6.665ns (53.986%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 7.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.812     0.266    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp__1_i_7/O
                         net (fo=2, routed)           0.445     0.754    student_top_inst/Core_cpu/u_ex/mul_op1[9]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.879     3.633 r  student_top_inst/Core_cpu/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.000     3.633    student_top_inst/Core_cpu/u_ex/mul_temp__1_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.710 r  student_top_inst/Core_cpu/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.556     5.267    student_top_inst/Core_cpu/u_ex/mul_temp__2_n_105
    SLICE_X13Y151        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.517 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000     5.517    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.570 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000     5.570    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.623 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_151/CO[3]
                         net (fo=1, routed)           0.000     5.623    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_151_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.789 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_201/O[1]
                         net (fo=2, routed)           0.285     6.073    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_201_n_6
    SLICE_X11Y154        LUT1 (Prop_lut1_I0_O)        0.123     6.196 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_237/O
                         net (fo=1, routed)           0.000     6.196    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_237_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.463 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000     6.463    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_206_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.629 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_128/O[1]
                         net (fo=1, routed)           0.439     7.069    student_top_inst/Core_cpu/u_ex/p_4_in[1]
    SLICE_X17Y155        LUT6 (Prop_lut6_I2_O)        0.123     7.192 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_106/O
                         net (fo=1, routed)           0.277     7.469    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20_2
    SLICE_X17Y152        LUT6 (Prop_lut6_I4_O)        0.043     7.512 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.866     8.378    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X44Y176        LUT5 (Prop_lut5_I0_O)        0.043     8.421 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.310     8.732    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X47Y178        LUT6 (Prop_lut6_I0_O)        0.043     8.775 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=7, routed)           0.941     9.716    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/DIA1
    SLICE_X22Y154        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.164     7.793    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X22Y154        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.377     7.417    
                         clock uncertainty           -0.077     7.340    
    SLICE_X22Y154        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.200    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.200    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 -2.516    

Slack (VIOLATED) :        -2.512ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.343ns  (logic 5.681ns (46.027%)  route 6.662ns (53.973%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 7.794 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.812     0.266    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y157        LUT6 (Prop_lut6_I0_O)        0.043     0.309 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp__1_i_7/O
                         net (fo=2, routed)           0.445     0.754    student_top_inst/Core_cpu/u_ex/mul_op1[9]
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.879     3.633 r  student_top_inst/Core_cpu/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.000     3.633    student_top_inst/Core_cpu/u_ex/mul_temp__1_n_106
    DSP48_X0Y63          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     4.710 r  student_top_inst/Core_cpu/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.556     5.267    student_top_inst/Core_cpu/u_ex/mul_temp__2_n_105
    SLICE_X13Y151        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.517 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_96/CO[3]
                         net (fo=1, routed)           0.000     5.517    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_96_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.570 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_145/CO[3]
                         net (fo=1, routed)           0.000     5.570    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_145_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.623 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_151/CO[3]
                         net (fo=1, routed)           0.000     5.623    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_151_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.789 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_201/O[1]
                         net (fo=2, routed)           0.285     6.073    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_201_n_6
    SLICE_X11Y154        LUT1 (Prop_lut1_I0_O)        0.123     6.196 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_237/O
                         net (fo=1, routed)           0.000     6.196    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_237_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.463 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000     6.463    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_206_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.629 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_128/O[1]
                         net (fo=1, routed)           0.439     7.069    student_top_inst/Core_cpu/u_ex/p_4_in[1]
    SLICE_X17Y155        LUT6 (Prop_lut6_I2_O)        0.123     7.192 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_106/O
                         net (fo=1, routed)           0.277     7.469    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20_2
    SLICE_X17Y152        LUT6 (Prop_lut6_I4_O)        0.043     7.512 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           0.866     8.378    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X44Y176        LUT5 (Prop_lut5_I0_O)        0.043     8.421 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.310     8.732    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X47Y178        LUT6 (Prop_lut6_I0_O)        0.043     8.775 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=7, routed)           0.938     9.712    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/DIA1
    SLICE_X20Y154        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.165     7.794    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X20Y154        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.377     7.418    
                         clock uncertainty           -0.077     7.341    
    SLICE_X20Y154        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.201    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 -2.512    

Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 5.819ns (46.843%)  route 6.603ns (53.157%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.212ns = ( 7.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.841     0.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.043     0.338 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           0.611     0.949    student_top_inst/Core_cpu/u_ex/mul_op2[15]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.879     3.828 r  student_top_inst/Core_cpu/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.000     3.828    student_top_inst/Core_cpu/u_ex/mul_temp_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     4.905 r  student_top_inst/Core_cpu/u_ex/mul_temp__0/P[2]
                         net (fo=1, routed)           0.620     5.526    student_top_inst/Core_cpu/u_ex/mul_temp__0_n_103
    SLICE_X13Y156        LUT2 (Prop_lut2_I1_O)        0.043     5.569 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250/O
                         net (fo=1, routed)           0.000     5.569    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.828 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.828    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.881    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.934    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.987    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.153 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143/O[1]
                         net (fo=2, routed)           0.373     6.526    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143_n_6
    SLICE_X11Y160        LUT1 (Prop_lut1_I0_O)        0.123     6.649 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188/O
                         net (fo=1, routed)           0.000     6.649    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.916 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144/CO[3]
                         net (fo=1, routed)           0.000     6.916    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.969 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.969    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.118 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_165/O[3]
                         net (fo=1, routed)           0.349     7.466    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_1[0]
    SLICE_X11Y163        LUT6 (Prop_lut6_I1_O)        0.120     7.586 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0/O
                         net (fo=1, routed)           0.682     8.268    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0_n_0
    SLICE_X38Y168        LUT6 (Prop_lut6_I4_O)        0.043     8.311 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0/O
                         net (fo=1, routed)           0.363     8.674    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_n_0
    SLICE_X36Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.717 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0/O
                         net (fo=1, routed)           0.327     9.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0_n_0
    SLICE_X36Y172        LUT6 (Prop_lut6_I0_O)        0.043     9.087 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=9, routed)           0.705     9.792    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/D
    SLICE_X22Y164        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.159     7.788    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/WCLK
    SLICE_X22Y164        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.377     7.412    
                         clock uncertainty           -0.077     7.335    
    SLICE_X22Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.046     7.289    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                          7.289    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 5.862ns (47.208%)  route 6.555ns (52.792%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 7.777 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.841     0.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.043     0.338 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           0.611     0.949    student_top_inst/Core_cpu/u_ex/mul_op2[15]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.879     3.828 r  student_top_inst/Core_cpu/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.000     3.828    student_top_inst/Core_cpu/u_ex/mul_temp_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     4.905 r  student_top_inst/Core_cpu/u_ex/mul_temp__0/P[2]
                         net (fo=1, routed)           0.620     5.526    student_top_inst/Core_cpu/u_ex/mul_temp__0_n_103
    SLICE_X13Y156        LUT2 (Prop_lut2_I1_O)        0.043     5.569 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250/O
                         net (fo=1, routed)           0.000     5.569    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.828 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.828    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.881    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.934    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.987    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.153 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143/O[1]
                         net (fo=2, routed)           0.373     6.526    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143_n_6
    SLICE_X11Y160        LUT1 (Prop_lut1_I0_O)        0.123     6.649 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188/O
                         net (fo=1, routed)           0.000     6.649    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.916 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144/CO[3]
                         net (fo=1, routed)           0.000     6.916    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.969 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.969    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.118 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_165/O[3]
                         net (fo=1, routed)           0.349     7.466    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_1[0]
    SLICE_X11Y163        LUT6 (Prop_lut6_I1_O)        0.120     7.586 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0/O
                         net (fo=1, routed)           0.682     8.268    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0_n_0
    SLICE_X38Y168        LUT6 (Prop_lut6_I4_O)        0.043     8.311 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0/O
                         net (fo=1, routed)           0.363     8.674    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_n_0
    SLICE_X36Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.717 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0/O
                         net (fo=1, routed)           0.327     9.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0_n_0
    SLICE_X36Y172        LUT6 (Prop_lut6_I0_O)        0.043     9.087 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=9, routed)           0.461     9.548    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[31]_4
    SLICE_X36Y165        LUT4 (Prop_lut4_I3_O)        0.043     9.591 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[31]_i_1__4/O
                         net (fo=1, routed)           0.196     9.787    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_10
    SLICE_X39Y165        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.148     7.777    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X39Y165        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                         clock pessimism             -0.377     7.401    
                         clock uncertainty           -0.077     7.324    
    SLICE_X39Y165        FDRE (Setup_fdre_C_D)       -0.022     7.302    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.309ns  (logic 5.819ns (47.274%)  route 6.490ns (52.726%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.212ns = ( 7.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.841     0.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.043     0.338 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           0.611     0.949    student_top_inst/Core_cpu/u_ex/mul_op2[15]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.879     3.828 r  student_top_inst/Core_cpu/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.000     3.828    student_top_inst/Core_cpu/u_ex/mul_temp_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     4.905 r  student_top_inst/Core_cpu/u_ex/mul_temp__0/P[2]
                         net (fo=1, routed)           0.620     5.526    student_top_inst/Core_cpu/u_ex/mul_temp__0_n_103
    SLICE_X13Y156        LUT2 (Prop_lut2_I1_O)        0.043     5.569 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250/O
                         net (fo=1, routed)           0.000     5.569    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.828 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.828    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.881    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.934    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.987    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.153 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143/O[1]
                         net (fo=2, routed)           0.373     6.526    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143_n_6
    SLICE_X11Y160        LUT1 (Prop_lut1_I0_O)        0.123     6.649 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188/O
                         net (fo=1, routed)           0.000     6.649    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.916 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144/CO[3]
                         net (fo=1, routed)           0.000     6.916    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.969 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.969    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.118 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_165/O[3]
                         net (fo=1, routed)           0.349     7.466    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_1[0]
    SLICE_X11Y163        LUT6 (Prop_lut6_I1_O)        0.120     7.586 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0/O
                         net (fo=1, routed)           0.682     8.268    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0_n_0
    SLICE_X38Y168        LUT6 (Prop_lut6_I4_O)        0.043     8.311 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0/O
                         net (fo=1, routed)           0.363     8.674    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_n_0
    SLICE_X36Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.717 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0/O
                         net (fo=1, routed)           0.327     9.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0_n_0
    SLICE_X36Y172        LUT6 (Prop_lut6_I0_O)        0.043     9.087 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=9, routed)           0.592     9.679    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/D
    SLICE_X22Y164        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.159     7.788    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/WCLK
    SLICE_X22Y164        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.377     7.412    
                         clock uncertainty           -0.077     7.335    
    SLICE_X22Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.195    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.482ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.312ns  (logic 5.819ns (47.263%)  route 6.493ns (52.737%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.212ns = ( 7.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.841     0.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.043     0.338 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           0.611     0.949    student_top_inst/Core_cpu/u_ex/mul_op2[15]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.879     3.828 r  student_top_inst/Core_cpu/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.000     3.828    student_top_inst/Core_cpu/u_ex/mul_temp_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     4.905 r  student_top_inst/Core_cpu/u_ex/mul_temp__0/P[2]
                         net (fo=1, routed)           0.620     5.526    student_top_inst/Core_cpu/u_ex/mul_temp__0_n_103
    SLICE_X13Y156        LUT2 (Prop_lut2_I1_O)        0.043     5.569 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250/O
                         net (fo=1, routed)           0.000     5.569    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.828 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.828    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.881    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.934    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.987    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.153 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143/O[1]
                         net (fo=2, routed)           0.373     6.526    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143_n_6
    SLICE_X11Y160        LUT1 (Prop_lut1_I0_O)        0.123     6.649 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188/O
                         net (fo=1, routed)           0.000     6.649    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.916 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144/CO[3]
                         net (fo=1, routed)           0.000     6.916    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.969 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149/CO[3]
                         net (fo=1, routed)           0.000     6.969    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.118 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_165/O[3]
                         net (fo=1, routed)           0.349     7.466    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_1[0]
    SLICE_X11Y163        LUT6 (Prop_lut6_I1_O)        0.120     7.586 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0/O
                         net (fo=1, routed)           0.682     8.268    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_15__0_n_0
    SLICE_X38Y168        LUT6 (Prop_lut6_I4_O)        0.043     8.311 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0/O
                         net (fo=1, routed)           0.363     8.674    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_7__0_n_0
    SLICE_X36Y165        LUT5 (Prop_lut5_I0_O)        0.043     8.717 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0/O
                         net (fo=1, routed)           0.327     9.044    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_2__0_n_0
    SLICE_X36Y172        LUT6 (Prop_lut6_I0_O)        0.043     9.087 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_30_31_i_1__0/O
                         net (fo=9, routed)           0.595     9.682    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/D
    SLICE_X22Y164        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.159     7.788    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/WCLK
    SLICE_X22Y164        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.377     7.412    
                         clock uncertainty           -0.077     7.335    
    SLICE_X22Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.200    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                          7.200    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 -2.482    

Slack (VIOLATED) :        -2.436ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.260ns  (logic 5.662ns (46.184%)  route 6.598ns (53.816%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=6)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 7.794 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.841     0.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.043     0.338 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           0.611     0.949    student_top_inst/Core_cpu/u_ex/mul_op2[15]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.879     3.828 r  student_top_inst/Core_cpu/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.000     3.828    student_top_inst/Core_cpu/u_ex/mul_temp_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     4.905 r  student_top_inst/Core_cpu/u_ex/mul_temp__0/P[2]
                         net (fo=1, routed)           0.620     5.526    student_top_inst/Core_cpu/u_ex/mul_temp__0_n_103
    SLICE_X13Y156        LUT2 (Prop_lut2_I1_O)        0.043     5.569 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250/O
                         net (fo=1, routed)           0.000     5.569    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.828 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.828    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.881    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.934    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.987    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.153 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143/O[1]
                         net (fo=2, routed)           0.373     6.526    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143_n_6
    SLICE_X11Y160        LUT1 (Prop_lut1_I0_O)        0.123     6.649 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188/O
                         net (fo=1, routed)           0.000     6.649    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     6.961 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144/O[3]
                         net (fo=1, routed)           0.462     7.422    student_top_inst/Core_cpu/u_ex/p_4_in[23]
    SLICE_X17Y163        LUT6 (Prop_lut6_I2_O)        0.120     7.542 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_129/O
                         net (fo=1, routed)           0.373     7.915    student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_27
    SLICE_X17Y166        LUT6 (Prop_lut6_I4_O)        0.043     7.958 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.409     8.368    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_5_0
    SLICE_X17Y171        LUT6 (Prop_lut6_I0_O)        0.043     8.411 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_27/O
                         net (fo=1, routed)           0.378     8.789    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_27_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I0_O)        0.043     8.832 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_5/O
                         net (fo=7, routed)           0.797     9.629    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/DIC1
    SLICE_X18Y157        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.165     7.794    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X18Y157        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.377     7.418    
                         clock uncertainty           -0.077     7.341    
    SLICE_X18Y157        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.194    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                 -2.436    

Slack (VIOLATED) :        -2.421ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 5.786ns (47.223%)  route 6.466ns (52.777%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 7.794 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.630ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.203    -2.630    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X57Y175        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y175        FDRE (Prop_fdre_C_Q)         0.223    -2.407 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=9, routed)           0.648    -1.760    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X61Y185        LUT3 (Prop_lut3_I2_O)        0.043    -1.717 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43/O
                         net (fo=4, routed)           0.771    -0.946    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_43_n_0
    SLICE_X47Y168        LUT6 (Prop_lut6_I1_O)        0.043    -0.903 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_32/O
                         net (fo=4, routed)           0.314    -0.589    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]_0
    SLICE_X37Y167        LUT2 (Prop_lut2_I0_O)        0.043    -0.546 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=60, routed)          0.841     0.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_34_n_0
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.043     0.338 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/mul_temp_i_16/O
                         net (fo=2, routed)           0.611     0.949    student_top_inst/Core_cpu/u_ex/mul_op2[15]
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.879     3.828 r  student_top_inst/Core_cpu/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.000     3.828    student_top_inst/Core_cpu/u_ex/mul_temp_n_106
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     4.905 r  student_top_inst/Core_cpu/u_ex/mul_temp__0/P[2]
                         net (fo=1, routed)           0.620     5.526    student_top_inst/Core_cpu/u_ex/mul_temp__0_n_103
    SLICE_X13Y156        LUT2 (Prop_lut2_I1_O)        0.043     5.569 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250/O
                         net (fo=1, routed)           0.000     5.569    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_250_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.828 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.828    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_0_5_i_219_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116/CO[3]
                         net (fo=1, routed)           0.000     5.881    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_6_11_i_116_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.934    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_12_17_i_88_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.987    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_94_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.153 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143/O[1]
                         net (fo=2, routed)           0.373     6.526    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_143_n_6
    SLICE_X11Y160        LUT1 (Prop_lut1_I0_O)        0.123     6.649 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188/O
                         net (fo=1, routed)           0.000     6.649    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_188_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.916 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144/CO[3]
                         net (fo=1, routed)           0.000     6.916    student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_18_23_i_144_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.082 r  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_149/O[1]
                         net (fo=1, routed)           0.416     7.498    student_top_inst/Core_cpu/u_ex/p_4_in[25]
    SLICE_X19Y165        LUT6 (Prop_lut6_I0_O)        0.123     7.621 f  student_top_inst/Core_cpu/u_ex/regs_reg_r1_0_31_24_29_i_79/O
                         net (fo=1, routed)           0.248     7.869    student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_7_1
    SLICE_X21Y165        LUT6 (Prop_lut6_I4_O)        0.043     7.912 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_37/O
                         net (fo=1, routed)           0.520     8.432    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_1_0
    SLICE_X21Y176        LUT5 (Prop_lut5_I0_O)        0.043     8.475 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.288     8.763    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X23Y174        LUT6 (Prop_lut6_I0_O)        0.043     8.806 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_1/O
                         net (fo=7, routed)           0.816     9.622    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/DIA1
    SLICE_X18Y156        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.165     7.794    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X18Y156        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.377     7.418    
                         clock uncertainty           -0.077     7.341    
    SLICE_X18Y156        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.201    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 -2.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.275%)  route 0.108ns (45.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.587    -0.446    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X9Y165         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y165         FDRE (Prop_fdre_C_Q)         0.100    -0.346 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[24]/Q
                         net (fo=3, routed)           0.108    -0.238    student_top_inst/Core_cpu/u_div/in16[25]
    SLICE_X11Y165        LUT6 (Prop_lut6_I3_O)        0.028    -0.210 r  student_top_inst/Core_cpu/u_div/dividend_r[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    student_top_inst/Core_cpu/u_div/dividend_r[25]
    SLICE_X11Y165        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.786    -0.657    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X11Y165        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[25]/C
                         clock pessimism              0.243    -0.415    
    SLICE_X11Y165        FDRE (Hold_fdre_C_D)         0.060    -0.355    student_top_inst/Core_cpu/u_div/dividend_r_reg[25]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.834%)  route 0.123ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.574    -0.459    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X47Y161        FDRE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y161        FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[5]/Q
                         net (fo=58, routed)          0.123    -0.236    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[5]
    SLICE_X44Y161        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.775    -0.668    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X44Y161        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[5]/C
                         clock pessimism              0.243    -0.426    
    SLICE_X44Y161        FDRE (Hold_fdre_C_D)         0.040    -0.386    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.593%)  route 0.130ns (50.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.624    -0.409    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X0Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.100    -0.309 r  student_top_inst/Core_cpu/u_div/count_reg[4]/Q
                         net (fo=2, routed)           0.130    -0.178    student_top_inst/Core_cpu/u_div/count_reg_n_0_[4]
    SLICE_X2Y156         LUT2 (Prop_lut2_I1_O)        0.028    -0.150 r  student_top_inst/Core_cpu/u_div/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    student_top_inst/Core_cpu/u_div/count[3]
    SLICE_X2Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.824    -0.619    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X2Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/count_reg[3]/C
                         clock pessimism              0.225    -0.395    
    SLICE_X2Y156         FDRE (Hold_fdre_C_D)         0.087    -0.308    student_top_inst/Core_cpu/u_div/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/div_remain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/result_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.176%)  route 0.108ns (45.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.619    -0.414    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y162         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_remain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y162         FDRE (Prop_fdre_C_Q)         0.100    -0.314 r  student_top_inst/Core_cpu/u_div/div_remain_reg[31]/Q
                         net (fo=2, routed)           0.108    -0.205    student_top_inst/Core_cpu/u_div/div_remain_reg_n_0_[31]
    SLICE_X4Y164         LUT6 (Prop_lut6_I3_O)        0.028    -0.177 r  student_top_inst/Core_cpu/u_div/result_o[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    student_top_inst/Core_cpu/u_div/result_o1_in[31]
    SLICE_X4Y164         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.818    -0.625    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X4Y164         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[31]/C
                         clock pessimism              0.224    -0.402    
    SLICE_X4Y164         FDRE (Hold_fdre_C_D)         0.060    -0.342    student_top_inst/Core_cpu/u_div/result_o_reg[31]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/div_result_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/div_result_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.173ns (66.024%)  route 0.089ns (33.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.622    -0.411    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X6Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.107    -0.304 r  student_top_inst/Core_cpu/u_div/div_result_reg[17]/Q
                         net (fo=3, routed)           0.089    -0.215    student_top_inst/Core_cpu/u_div/div_result_reg_n_0_[17]
    SLICE_X6Y156         LUT2 (Prop_lut2_I1_O)        0.066    -0.149 r  student_top_inst/Core_cpu/u_div/div_result[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    student_top_inst/Core_cpu/u_div/div_result[18]
    SLICE_X6Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.823    -0.620    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X6Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[18]/C
                         clock pessimism              0.210    -0.411    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.087    -0.324    student_top_inst/Core_cpu/u_div/div_result_reg[18]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.144%)  route 0.132ns (50.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.591    -0.442    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X9Y154         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.100    -0.342 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[12]/Q
                         net (fo=3, routed)           0.132    -0.209    student_top_inst/Core_cpu/u_div/in16[13]
    SLICE_X9Y156         LUT6 (Prop_lut6_I5_O)        0.028    -0.181 r  student_top_inst/Core_cpu/u_div/dividend_r[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    student_top_inst/Core_cpu/u_div/dividend_r[13]
    SLICE_X9Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.792    -0.651    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X9Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[13]/C
                         clock pessimism              0.224    -0.428    
    SLICE_X9Y156         FDRE (Hold_fdre_C_D)         0.060    -0.368    student_top_inst/Core_cpu/u_div/dividend_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/div_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/div_result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.711%)  route 0.136ns (51.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.622    -0.411    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  student_top_inst/Core_cpu/u_div/div_result_reg[10]/Q
                         net (fo=3, routed)           0.136    -0.175    student_top_inst/Core_cpu/u_div/div_result_reg_n_0_[10]
    SLICE_X5Y156         LUT2 (Prop_lut2_I1_O)        0.029    -0.146 r  student_top_inst/Core_cpu/u_div/div_result[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    student_top_inst/Core_cpu/u_div/div_result[11]
    SLICE_X5Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.823    -0.620    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[11]/C
                         clock pessimism              0.210    -0.411    
    SLICE_X5Y156         FDRE (Hold_fdre_C_D)         0.075    -0.336    student_top_inst/Core_cpu/u_div/div_result_reg[11]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/div_result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/div_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.130ns (48.699%)  route 0.137ns (51.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.622    -0.411    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  student_top_inst/Core_cpu/u_div/div_result_reg[8]/Q
                         net (fo=3, routed)           0.137    -0.174    student_top_inst/Core_cpu/u_div/div_result_reg_n_0_[8]
    SLICE_X5Y156         LUT2 (Prop_lut2_I1_O)        0.030    -0.144 r  student_top_inst/Core_cpu/u_div/div_result[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    student_top_inst/Core_cpu/u_div/div_result[9]
    SLICE_X5Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.823    -0.620    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X5Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[9]/C
                         clock pessimism              0.210    -0.411    
    SLICE_X5Y156         FDRE (Hold_fdre_C_D)         0.075    -0.336    student_top_inst/Core_cpu/u_div/div_result_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/div_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/div_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.858%)  route 0.146ns (50.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.622    -0.411    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X6Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.118    -0.293 r  student_top_inst/Core_cpu/u_div/div_result_reg[14]/Q
                         net (fo=3, routed)           0.146    -0.147    student_top_inst/Core_cpu/u_div/div_result_reg_n_0_[14]
    SLICE_X6Y156         LUT2 (Prop_lut2_I1_O)        0.027    -0.120 r  student_top_inst/Core_cpu/u_div/div_result[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    student_top_inst/Core_cpu/u_div/div_result[15]
    SLICE_X6Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.823    -0.620    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X6Y156         FDRE                                         r  student_top_inst/Core_cpu/u_div/div_result_reg[15]/C
                         clock pessimism              0.210    -0.411    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.096    -0.315    student_top_inst/Core_cpu/u_div/div_result_reg[15]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/result_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.618    -0.415    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X7Y165         FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[22]/Q
                         net (fo=3, routed)           0.139    -0.175    student_top_inst/Core_cpu/u_div/in16[23]
    SLICE_X4Y165         LUT6 (Prop_lut6_I1_O)        0.028    -0.147 r  student_top_inst/Core_cpu/u_div/result_o[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    student_top_inst/Core_cpu/u_div/result_o1_in[22]
    SLICE_X4Y165         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.817    -0.626    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X4Y165         FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[22]/C
                         clock pessimism              0.224    -0.403    
    SLICE_X4Y165         FDRE (Hold_fdre_C_D)         0.060    -0.343    student_top_inst/Core_cpu/u_div/result_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X2Y163    student_top_inst/Core_cpu/u_div/count_reg[28]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X3Y163    student_top_inst/Core_cpu/u_div/div_remain_reg[30]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X5Y156    student_top_inst/Core_cpu/u_div/div_result_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X5Y156    student_top_inst/Core_cpu/u_div/div_result_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X6Y156    student_top_inst/Core_cpu/u_div/div_result_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X6Y156    student_top_inst/Core_cpu/u_div/div_result_reg[17]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X6Y156    student_top_inst/Core_cpu/u_div/div_result_reg[19]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X6Y157    student_top_inst/Core_cpu/u_div/div_result_reg[21]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         5.000       4.232      SLICE_X22Y154   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        4.903ns  (logic 0.582ns (11.871%)  route 4.321ns (88.129%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 17.780 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.626ns = ( 7.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.207     7.374    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X55Y178        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y178        FDRE (Prop_fdre_C_Q)         0.223     7.597 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[4]/Q
                         net (fo=15, routed)          0.653     8.250    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[4]
    SLICE_X61Y185        LUT6 (Prop_lut6_I5_O)        0.043     8.293 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101/O
                         net (fo=16, routed)          0.111     8.404    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_101_n_0
    SLICE_X61Y185        LUT5 (Prop_lut5_I3_O)        0.043     8.447 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=144, routed)         2.037    10.484    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/ex_mem_we_o
    SLICE_X21Y176        LUT5 (Prop_lut5_I2_O)        0.051    10.535 f  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_20/O
                         net (fo=1, routed)           0.409    10.944    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_20_n_0
    SLICE_X21Y179        LUT6 (Prop_lut6_I5_O)        0.136    11.080 f  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_9/O
                         net (fo=1, routed)           0.526    11.606    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_9_n_0
    SLICE_X23Y182        LUT4 (Prop_lut4_I3_O)        0.043    11.649 f  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_2/O
                         net (fo=1, routed)           0.585    12.234    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_2_n_0
    SLICE_X21Y176        LUT6 (Prop_lut6_I1_O)        0.043    12.277 r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/start_i_1/O
                         net (fo=1, routed)           0.000    12.277    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X21Y176        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.151    17.780    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X21Y176        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.183    
                         clock uncertainty           -0.206    16.976    
    SLICE_X21Y176        FDRE (Setup_fdre_C_D)        0.033    17.009    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.920ns  (logic 0.469ns (11.964%)  route 3.451ns (88.036%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 17.837 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357     9.084    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.129     9.213 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.218    10.431    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y175         LUT6 (Prop_lut6_I5_O)        0.136    10.567 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.876    11.443    twin_controller_inst/virtual_seg_OBUF[0]
    SLICE_X0Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.208    17.837    twin_controller_inst/clk_out1
    SLICE_X0Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][0]/C
                         clock pessimism             -0.598    17.240    
                         clock uncertainty           -0.206    17.033    
    SLICE_X0Y173         FDCE (Setup_fdce_C_D)       -0.009    17.024    twin_controller_inst/status_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.897ns  (logic 0.469ns (12.034%)  route 3.428ns (87.966%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 17.837 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357     9.084    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.129     9.213 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.224    10.437    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y175         LUT6 (Prop_lut6_I4_O)        0.136    10.573 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.847    11.420    twin_controller_inst/virtual_seg_OBUF[6]
    SLICE_X0Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.208    17.837    twin_controller_inst/clk_out1
    SLICE_X0Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/C
                         clock pessimism             -0.598    17.240    
                         clock uncertainty           -0.206    17.033    
    SLICE_X0Y173         FDCE (Setup_fdce_C_D)       -0.010    17.023    twin_controller_inst/status_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.805ns  (logic 0.370ns (9.723%)  route 3.435ns (90.277%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 17.836 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357     9.084    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.123     9.207 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.936    10.143    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X0Y172         LUT6 (Prop_lut6_I5_O)        0.043    10.186 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           1.142    11.328    twin_controller_inst/virtual_seg_OBUF[13]
    SLICE_X5Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.207    17.836    twin_controller_inst/clk_out1
    SLICE_X5Y173         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][6]/C
                         clock pessimism             -0.598    17.239    
                         clock uncertainty           -0.206    17.032    
    SLICE_X5Y173         FDCE (Setup_fdce_C_D)       -0.019    17.013    twin_controller_inst/status_buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.762ns  (logic 0.370ns (9.836%)  route 3.392ns (90.164%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 17.838 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.453     9.180    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y174         LUT3 (Prop_lut3_I1_O)        0.123     9.303 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.258    10.561    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.043    10.604 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.680    11.284    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X3Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.209    17.838    twin_controller_inst/clk_out1
    SLICE_X3Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/C
                         clock pessimism             -0.598    17.241    
                         clock uncertainty           -0.206    17.034    
    SLICE_X3Y172         FDCE (Setup_fdce_C_D)       -0.022    17.012    twin_controller_inst/status_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         17.012    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.713ns  (logic 0.469ns (12.633%)  route 3.244ns (87.367%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 17.836 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357     9.084    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.129     9.213 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.209    10.423    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y176         LUT6 (Prop_lut6_I3_O)        0.136    10.559 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.677    11.235    twin_controller_inst/virtual_seg_OBUF[4]
    SLICE_X0Y174         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.207    17.836    twin_controller_inst/clk_out1
    SLICE_X0Y174         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/C
                         clock pessimism             -0.598    17.239    
                         clock uncertainty           -0.206    17.032    
    SLICE_X0Y174         FDCE (Setup_fdce_C_D)       -0.009    17.023    twin_controller_inst/status_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.681ns  (logic 0.469ns (12.743%)  route 3.212ns (87.257%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 17.838 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357     9.084    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.129     9.213 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.129    10.342    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y176         LUT6 (Prop_lut6_I0_O)        0.136    10.478 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.725    11.203    twin_controller_inst/virtual_seg_OBUF[2]
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.209    17.838    twin_controller_inst/clk_out1
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][2]/C
                         clock pessimism             -0.598    17.241    
                         clock uncertainty           -0.206    17.034    
    SLICE_X3Y177         FDCE (Setup_fdce_C_D)       -0.009    17.025    twin_controller_inst/status_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.667ns  (logic 0.370ns (10.091%)  route 3.297ns (89.909%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 17.836 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357     9.084    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.123     9.207 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.137    10.344    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X0Y172         LUT6 (Prop_lut6_I1_O)        0.043    10.387 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.802    11.189    twin_controller_inst/virtual_seg_OBUF[9]
    SLICE_X0Y174         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.207    17.836    twin_controller_inst/clk_out1
    SLICE_X0Y174         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/C
                         clock pessimism             -0.598    17.239    
                         clock uncertainty           -0.206    17.032    
    SLICE_X0Y174         FDCE (Setup_fdce_C_D)       -0.009    17.023    twin_controller_inst/status_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.546ns  (logic 0.370ns (10.435%)  route 3.176ns (89.565%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 17.838 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.453     9.180    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y174         LUT3 (Prop_lut3_I1_O)        0.123     9.303 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.143    10.447    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y176         LUT6 (Prop_lut6_I5_O)        0.043    10.490 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.579    11.068    twin_controller_inst/virtual_seg_OBUF[3]
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.209    17.838    twin_controller_inst/clk_out1
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/C
                         clock pessimism             -0.598    17.241    
                         clock uncertainty           -0.206    17.034    
    SLICE_X3Y177         FDCE (Setup_fdce_C_D)       -0.010    17.024    twin_controller_inst/status_buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         17.024    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@10.000ns)
  Data Path Delay:        3.527ns  (logic 0.469ns (13.296%)  route 3.058ns (86.704%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 17.838 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns = ( 7.523 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    10.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    12.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058     3.946 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128     6.074    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.167 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356     7.523    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204     7.727 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357     9.084    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.129     9.213 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.138    10.351    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y176         LUT6 (Prop_lut6_I4_O)        0.136    10.487 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.563    11.050    twin_controller_inst/virtual_seg_OBUF[5]
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.209    17.838    twin_controller_inst/clk_out1
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/C
                         clock pessimism             -0.598    17.241    
                         clock uncertainty           -0.206    17.034    
    SLICE_X3Y177         FDCE (Setup_fdce_C_D)       -0.009    17.025    twin_controller_inst/status_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  5.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.080%)  route 0.563ns (84.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.613    -0.420    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y177         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y177         FDRE (Prop_fdre_C_Q)         0.100    -0.320 r  student_top_inst/bridge_inst/LED_reg[31]/Q
                         net (fo=1, routed)           0.563     0.244    twin_controller_inst/virtual_led_OBUF[31]
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.811    -0.632    twin_controller_inst/clk_out1
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/C
                         clock pessimism              0.484    -0.149    
                         clock uncertainty            0.206     0.058    
    SLICE_X3Y177         FDCE (Hold_fdce_C_D)         0.047     0.105    twin_controller_inst/status_buffer_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.100ns (15.226%)  route 0.557ns (84.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.614    -0.419    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y180         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y180         FDRE (Prop_fdre_C_Q)         0.100    -0.319 r  student_top_inst/bridge_inst/LED_reg[29]/Q
                         net (fo=1, routed)           0.557     0.238    twin_controller_inst/virtual_led_OBUF[29]
    SLICE_X5Y179         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    twin_controller_inst/clk_out1
    SLICE_X5Y179         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][5]/C
                         clock pessimism              0.484    -0.148    
                         clock uncertainty            0.206     0.059    
    SLICE_X5Y179         FDCE (Hold_fdce_C_D)         0.038     0.097    twin_controller_inst/status_buffer_reg[17][5]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.091ns (14.343%)  route 0.543ns (85.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.611    -0.422    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y177         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.091    -0.331 r  student_top_inst/bridge_inst/LED_reg[25]/Q
                         net (fo=1, routed)           0.543     0.213    twin_controller_inst/virtual_led_OBUF[25]
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.811    -0.632    twin_controller_inst/clk_out1
    SLICE_X3Y177         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][1]/C
                         clock pessimism              0.484    -0.149    
                         clock uncertainty            0.206     0.058    
    SLICE_X3Y177         FDCE (Hold_fdce_C_D)         0.011     0.069    twin_controller_inst/status_buffer_reg[17][1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.118%)  route 0.561ns (84.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.581    -0.452    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y178        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  student_top_inst/bridge_inst/LED_reg[13]/Q
                         net (fo=1, routed)           0.561     0.210    twin_controller_inst/virtual_led_OBUF[13]
    SLICE_X11Y177        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.779    -0.664    twin_controller_inst/clk_out1
    SLICE_X11Y177        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][5]/C
                         clock pessimism              0.484    -0.181    
                         clock uncertainty            0.206     0.026    
    SLICE_X11Y177        FDCE (Hold_fdce_C_D)         0.038     0.064    twin_controller_inst/status_buffer_reg[15][5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.091ns (14.453%)  route 0.539ns (85.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.609    -0.424    student_top_inst/bridge_inst/clk_out2
    SLICE_X4Y175         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y175         FDRE (Prop_fdre_C_Q)         0.091    -0.333 r  student_top_inst/bridge_inst/LED_reg[18]/Q
                         net (fo=1, routed)           0.539     0.206    twin_controller_inst/virtual_led_OBUF[18]
    SLICE_X4Y176         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.808    -0.635    twin_controller_inst/clk_out1
    SLICE_X4Y176         FDCE                                         r  twin_controller_inst/status_buffer_reg[16][2]/C
                         clock pessimism              0.484    -0.152    
                         clock uncertainty            0.206     0.055    
    SLICE_X4Y176         FDCE (Hold_fdce_C_D)        -0.005     0.050    twin_controller_inst/status_buffer_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.813%)  route 0.575ns (85.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.581    -0.452    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y178        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  student_top_inst/bridge_inst/LED_reg[5]/Q
                         net (fo=1, routed)           0.575     0.224    twin_controller_inst/virtual_led_OBUF[5]
    SLICE_X11Y177        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.779    -0.664    twin_controller_inst/clk_out1
    SLICE_X11Y177        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][5]/C
                         clock pessimism              0.484    -0.181    
                         clock uncertainty            0.206     0.026    
    SLICE_X11Y177        FDCE (Hold_fdce_C_D)         0.040     0.066    twin_controller_inst/status_buffer_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.682%)  route 0.581ns (85.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.579    -0.454    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y176        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y176        FDRE (Prop_fdre_C_Q)         0.100    -0.354 r  student_top_inst/bridge_inst/LED_reg[11]/Q
                         net (fo=1, routed)           0.581     0.228    twin_controller_inst/virtual_led_OBUF[11]
    SLICE_X9Y176         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X9Y176         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][3]/C
                         clock pessimism              0.484    -0.183    
                         clock uncertainty            0.206     0.024    
    SLICE_X9Y176         FDCE (Hold_fdce_C_D)         0.044     0.068    twin_controller_inst/status_buffer_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.650%)  route 0.583ns (85.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.580    -0.453    student_top_inst/bridge_inst/clk_out2
    SLICE_X9Y177         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177         FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  student_top_inst/bridge_inst/LED_reg[7]/Q
                         net (fo=1, routed)           0.583     0.230    twin_controller_inst/virtual_led_OBUF[7]
    SLICE_X9Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.779    -0.664    twin_controller_inst/clk_out1
    SLICE_X9Y172         FDCE                                         r  twin_controller_inst/status_buffer_reg[14][7]/C
                         clock pessimism              0.484    -0.181    
                         clock uncertainty            0.206     0.026    
    SLICE_X9Y172         FDCE (Hold_fdce_C_D)         0.043     0.069    twin_controller_inst/status_buffer_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.528%)  route 0.588ns (85.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.581    -0.452    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y178        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  student_top_inst/bridge_inst/LED_reg[27]/Q
                         net (fo=1, routed)           0.588     0.237    twin_controller_inst/virtual_led_OBUF[27]
    SLICE_X11Y177        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.779    -0.664    twin_controller_inst/clk_out1
    SLICE_X11Y177        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][3]/C
                         clock pessimism              0.484    -0.181    
                         clock uncertainty            0.206     0.026    
    SLICE_X11Y177        FDCE (Hold_fdce_C_D)         0.041     0.067    twin_controller_inst/status_buffer_reg[17][3]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.454%)  route 0.592ns (85.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.613    -0.420    student_top_inst/bridge_inst/clk_out2
    SLICE_X7Y179         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_fdre_C_Q)         0.100    -0.320 r  student_top_inst/bridge_inst/LED_reg[30]/Q
                         net (fo=1, routed)           0.592     0.272    twin_controller_inst/virtual_led_OBUF[30]
    SLICE_X5Y179         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    twin_controller_inst/clk_out1
    SLICE_X5Y179         FDCE                                         r  twin_controller_inst/status_buffer_reg[17][6]/C
                         clock pessimism              0.484    -0.148    
                         clock uncertainty            0.206     0.059    
    SLICE_X5Y179         FDCE (Hold_fdce_C_D)         0.041     0.100    twin_controller_inst/status_buffer_reg[17][6]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.395ns (4.913%)  route 7.645ns (95.087%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 7.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.285    -2.548    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  twin_controller_inst/sw_reg[59]/Q
                         net (fo=3, routed)           3.812     1.486    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[49]
    SLICE_X80Y277        LUT6 (Prop_lut6_I1_O)        0.043     1.529 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111/O
                         net (fo=1, routed)           0.430     1.960    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111_n_0
    SLICE_X81Y278        LUT6 (Prop_lut6_I3_O)        0.043     2.003 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_56/O
                         net (fo=1, routed)           2.353     4.356    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[27]
    SLICE_X36Y170        LUT6 (Prop_lut6_I1_O)        0.043     4.399 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.452     4.851    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X23Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.894 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=7, routed)           0.597     5.491    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_24_29/DIB1
    SLICE_X18Y159        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.164     7.793    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X18Y159        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.598     7.196    
                         clock uncertainty           -0.206     6.989    
    SLICE_X18Y159        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     6.854    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.854    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 0.395ns (4.918%)  route 7.637ns (95.082%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 7.794 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.285    -2.548    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  twin_controller_inst/sw_reg[59]/Q
                         net (fo=3, routed)           3.812     1.486    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[49]
    SLICE_X80Y277        LUT6 (Prop_lut6_I1_O)        0.043     1.529 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111/O
                         net (fo=1, routed)           0.430     1.960    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111_n_0
    SLICE_X81Y278        LUT6 (Prop_lut6_I3_O)        0.043     2.003 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_56/O
                         net (fo=1, routed)           2.353     4.356    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[27]
    SLICE_X36Y170        LUT6 (Prop_lut6_I1_O)        0.043     4.399 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.452     4.851    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X23Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.894 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=7, routed)           0.590     5.484    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/DIB1
    SLICE_X18Y156        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.165     7.794    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X18Y156        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.598     7.197    
                         clock uncertainty           -0.206     6.990    
    SLICE_X18Y156        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     6.855    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 0.438ns (5.557%)  route 7.444ns (94.443%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 7.784 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.285    -2.548    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  twin_controller_inst/sw_reg[59]/Q
                         net (fo=3, routed)           3.812     1.486    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[49]
    SLICE_X80Y277        LUT6 (Prop_lut6_I1_O)        0.043     1.529 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111/O
                         net (fo=1, routed)           0.430     1.960    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111_n_0
    SLICE_X81Y278        LUT6 (Prop_lut6_I3_O)        0.043     2.003 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_56/O
                         net (fo=1, routed)           2.353     4.356    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[27]
    SLICE_X36Y170        LUT6 (Prop_lut6_I1_O)        0.043     4.399 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.452     4.851    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X23Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.894 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=7, routed)           0.397     5.290    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[27]_1
    SLICE_X23Y169        LUT4 (Prop_lut4_I3_O)        0.043     5.333 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[27]_i_1__3/O
                         net (fo=1, routed)           0.000     5.333    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_1
    SLICE_X23Y169        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.155     7.784    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X23Y169        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                         clock pessimism             -0.598     7.187    
                         clock uncertainty           -0.206     6.980    
    SLICE_X23Y169        FDRE (Setup_fdre_C_D)        0.033     7.013    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.438ns (5.581%)  route 7.410ns (94.419%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 7.784 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.285    -2.548    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  twin_controller_inst/sw_reg[59]/Q
                         net (fo=3, routed)           3.812     1.486    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[49]
    SLICE_X80Y277        LUT6 (Prop_lut6_I1_O)        0.043     1.529 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111/O
                         net (fo=1, routed)           0.430     1.960    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111_n_0
    SLICE_X81Y278        LUT6 (Prop_lut6_I3_O)        0.043     2.003 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_56/O
                         net (fo=1, routed)           2.353     4.356    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[27]
    SLICE_X36Y170        LUT6 (Prop_lut6_I1_O)        0.043     4.399 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.452     4.851    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X23Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.894 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=7, routed)           0.363     5.256    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[27]_1
    SLICE_X23Y169        LUT4 (Prop_lut4_I1_O)        0.043     5.299 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[27]_i_1__0/O
                         net (fo=1, routed)           0.000     5.299    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[27]_1
    SLICE_X23Y169        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.155     7.784    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/clk_out2
    SLICE_X23Y169        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[27]/C
                         clock pessimism             -0.598     7.187    
                         clock uncertainty           -0.206     6.980    
    SLICE_X23Y169        FDRE (Setup_fdre_C_D)        0.034     7.014    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          7.014    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 0.438ns (5.583%)  route 7.408ns (94.417%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 7.784 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.285    -2.548    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  twin_controller_inst/sw_reg[59]/Q
                         net (fo=3, routed)           3.812     1.486    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[49]
    SLICE_X80Y277        LUT6 (Prop_lut6_I1_O)        0.043     1.529 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111/O
                         net (fo=1, routed)           0.430     1.960    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111_n_0
    SLICE_X81Y278        LUT6 (Prop_lut6_I3_O)        0.043     2.003 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_56/O
                         net (fo=1, routed)           2.353     4.356    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[27]
    SLICE_X36Y170        LUT6 (Prop_lut6_I1_O)        0.043     4.399 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.452     4.851    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X23Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.894 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=7, routed)           0.360     5.254    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[27]_1
    SLICE_X23Y168        LUT6 (Prop_lut6_I4_O)        0.043     5.297 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[27]_i_1__2/O
                         net (fo=1, routed)           0.000     5.297    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[27]
    SLICE_X23Y168        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.155     7.784    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X23Y168        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[27]/C
                         clock pessimism             -0.598     7.187    
                         clock uncertainty           -0.206     6.980    
    SLICE_X23Y168        FDRE (Setup_fdre_C_D)        0.033     7.013    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 0.438ns (5.583%)  route 7.408ns (94.417%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 7.784 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.285    -2.548    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  twin_controller_inst/sw_reg[59]/Q
                         net (fo=3, routed)           3.812     1.486    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[49]
    SLICE_X80Y277        LUT6 (Prop_lut6_I1_O)        0.043     1.529 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111/O
                         net (fo=1, routed)           0.430     1.960    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111_n_0
    SLICE_X81Y278        LUT6 (Prop_lut6_I3_O)        0.043     2.003 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_56/O
                         net (fo=1, routed)           2.353     4.356    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[27]
    SLICE_X36Y170        LUT6 (Prop_lut6_I1_O)        0.043     4.399 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.452     4.851    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X23Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.894 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=7, routed)           0.360     5.254    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[27]_1
    SLICE_X23Y168        LUT6 (Prop_lut6_I2_O)        0.043     5.297 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[27]_i_1/O
                         net (fo=1, routed)           0.000     5.297    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[31]_1[27]
    SLICE_X23Y168        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.155     7.784    student_top_inst/Core_cpu/u_id_ex/op2_ff/clk_out2
    SLICE_X23Y168        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[27]/C
                         clock pessimism             -0.598     7.187    
                         clock uncertainty           -0.206     6.980    
    SLICE_X23Y168        FDRE (Setup_fdre_C_D)        0.034     7.014    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          7.014    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 0.438ns (5.666%)  route 7.292ns (94.334%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 7.785 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.548ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.285    -2.548    twin_controller_inst/clk_out1
    SLICE_X9Y178         FDCE                                         r  twin_controller_inst/sw_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDCE (Prop_fdce_C_Q)         0.223    -2.325 r  twin_controller_inst/sw_reg[59]/Q
                         net (fo=3, routed)           3.812     1.486    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[49]
    SLICE_X80Y277        LUT6 (Prop_lut6_I1_O)        0.043     1.529 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111/O
                         net (fo=1, routed)           0.430     1.960    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_111_n_0
    SLICE_X81Y278        LUT6 (Prop_lut6_I3_O)        0.043     2.003 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_56/O
                         net (fo=1, routed)           2.353     4.356    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[27]
    SLICE_X36Y170        LUT6 (Prop_lut6_I1_O)        0.043     4.399 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.452     4.851    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X23Y168        LUT6 (Prop_lut6_I2_O)        0.043     4.894 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_24_29_i_3/O
                         net (fo=7, routed)           0.245     5.138    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[27]_1
    SLICE_X23Y167        LUT6 (Prop_lut6_I4_O)        0.043     5.181 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[27]_i_1__1/O
                         net (fo=1, routed)           0.000     5.181    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[27]
    SLICE_X23Y167        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.156     7.785    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/clk_out2
    SLICE_X23Y167        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[27]/C
                         clock pessimism             -0.598     7.188    
                         clock uncertainty           -0.206     6.981    
    SLICE_X23Y167        FDRE (Setup_fdre_C_D)        0.034     7.015    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          7.015    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 0.395ns (5.401%)  route 6.918ns (94.599%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.206ns = ( 7.794 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.282    -2.551    twin_controller_inst/clk_out1
    SLICE_X9Y173         FDCE                                         r  twin_controller_inst/sw_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDCE (Prop_fdce_C_Q)         0.223    -2.328 r  twin_controller_inst/sw_reg[23]/Q
                         net (fo=3, routed)           0.600    -1.728    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[18]
    SLICE_X9Y172         LUT6 (Prop_lut6_I1_O)        0.043    -1.685 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_137/O
                         net (fo=1, routed)           2.851     1.165    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_137_n_0
    SLICE_X96Y244        LUT6 (Prop_lut6_I3_O)        0.043     1.208 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_68/O
                         net (fo=1, routed)           2.068     3.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[23]
    SLICE_X45Y173        LUT6 (Prop_lut6_I1_O)        0.043     3.320 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           0.602     3.921    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I2_O)        0.043     3.964 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_5/O
                         net (fo=7, routed)           0.797     4.762    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/DIC1
    SLICE_X18Y157        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.165     7.794    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X18Y157        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.598     7.197    
                         clock uncertainty           -0.206     6.990    
    SLICE_X18Y157        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     6.843    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.843    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 0.395ns (5.562%)  route 6.707ns (94.438%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.208ns = ( 7.792 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.282    -2.551    twin_controller_inst/clk_out1
    SLICE_X9Y173         FDCE                                         r  twin_controller_inst/sw_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDCE (Prop_fdce_C_Q)         0.223    -2.328 r  twin_controller_inst/sw_reg[23]/Q
                         net (fo=3, routed)           0.600    -1.728    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[18]
    SLICE_X9Y172         LUT6 (Prop_lut6_I1_O)        0.043    -1.685 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_137/O
                         net (fo=1, routed)           2.851     1.165    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_137_n_0
    SLICE_X96Y244        LUT6 (Prop_lut6_I3_O)        0.043     1.208 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_68/O
                         net (fo=1, routed)           2.068     3.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[23]
    SLICE_X45Y173        LUT6 (Prop_lut6_I1_O)        0.043     3.320 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           0.602     3.921    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I2_O)        0.043     3.964 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_5/O
                         net (fo=7, routed)           0.586     4.551    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/DIC1
    SLICE_X18Y160        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.163     7.792    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X18Y160        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.598     7.195    
                         clock uncertainty           -0.206     6.988    
    SLICE_X18Y160        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     6.841    student_top_inst/Core_cpu/u_regs/regs_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll rise@10.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.438ns (6.270%)  route 6.548ns (93.730%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 7.785 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.282    -2.551    twin_controller_inst/clk_out1
    SLICE_X9Y173         FDCE                                         r  twin_controller_inst/sw_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y173         FDCE (Prop_fdce_C_Q)         0.223    -2.328 r  twin_controller_inst/sw_reg[23]/Q
                         net (fo=3, routed)           0.600    -1.728    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[18]
    SLICE_X9Y172         LUT6 (Prop_lut6_I1_O)        0.043    -1.685 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_137/O
                         net (fo=1, routed)           2.851     1.165    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_137_n_0
    SLICE_X96Y244        LUT6 (Prop_lut6_I3_O)        0.043     1.208 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_68/O
                         net (fo=1, routed)           2.068     3.277    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[23]
    SLICE_X45Y173        LUT6 (Prop_lut6_I1_O)        0.043     3.320 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           0.602     3.921    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I2_O)        0.043     3.964 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_18_23_i_5/O
                         net (fo=7, routed)           0.427     4.392    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[23]_1
    SLICE_X23Y167        LUT6 (Prop_lut6_I4_O)        0.043     4.435 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[23]_i_1__1/O
                         net (fo=1, routed)           0.000     4.435    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[23]
    SLICE_X23Y167        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.156     7.785    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/clk_out2
    SLICE_X23Y167        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[23]/C
                         clock pessimism             -0.598     7.188    
                         clock uncertainty           -0.206     6.981    
    SLICE_X23Y167        FDRE (Setup_fdre_C_D)        0.034     7.015    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          7.015    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  2.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.184ns (22.868%)  route 0.621ns (77.132%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.571    -0.462    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/Q
                         net (fo=2, routed)           0.438     0.077    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[2]
    SLICE_X37Y164        LUT6 (Prop_lut6_I3_O)        0.028     0.105 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.049     0.154    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X37Y164        LUT6 (Prop_lut6_I0_O)        0.028     0.182 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_5/O
                         net (fo=7, routed)           0.133     0.315    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[2]_1
    SLICE_X37Y164        LUT4 (Prop_lut4_I3_O)        0.028     0.343 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.343    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[2]_4
    SLICE_X37Y164        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.776    -0.667    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X37Y164        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[2]/C
                         clock pessimism              0.484    -0.184    
                         clock uncertainty            0.206     0.023    
    SLICE_X37Y164        FDRE (Hold_fdre_C_D)         0.061     0.084    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.184ns (22.661%)  route 0.628ns (77.339%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.570    -0.463    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y170        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/Q
                         net (fo=2, routed)           0.224    -0.139    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[6]
    SLICE_X36Y173        LUT6 (Prop_lut6_I3_O)        0.028    -0.111 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.292     0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X36Y156        LUT6 (Prop_lut6_I0_O)        0.028     0.209 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=7, routed)           0.112     0.321    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[6]_1
    SLICE_X37Y157        LUT6 (Prop_lut6_I3_O)        0.028     0.349 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[6]_i_1/O
                         net (fo=1, routed)           0.000     0.349    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[31]_1[6]
    SLICE_X37Y157        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.780    -0.663    student_top_inst/Core_cpu/u_id_ex/op2_ff/clk_out2
    SLICE_X37Y157        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[6]/C
                         clock pessimism              0.484    -0.180    
                         clock uncertainty            0.206     0.027    
    SLICE_X37Y157        FDRE (Hold_fdre_C_D)         0.060     0.087    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.184ns (22.416%)  route 0.637ns (77.584%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.570    -0.463    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y170        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/Q
                         net (fo=2, routed)           0.224    -0.139    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[6]
    SLICE_X36Y173        LUT6 (Prop_lut6_I3_O)        0.028    -0.111 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.292     0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X36Y156        LUT6 (Prop_lut6_I0_O)        0.028     0.209 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=7, routed)           0.121     0.330    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[6]_1
    SLICE_X41Y156        LUT6 (Prop_lut6_I5_O)        0.028     0.358 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[6]_i_1__2/O
                         net (fo=1, routed)           0.000     0.358    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[6]
    SLICE_X41Y156        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.779    -0.664    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X41Y156        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[6]/C
                         clock pessimism              0.484    -0.181    
                         clock uncertainty            0.206     0.026    
    SLICE_X41Y156        FDRE (Hold_fdre_C_D)         0.060     0.086    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.184ns (22.198%)  route 0.645ns (77.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.571    -0.462    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/Q
                         net (fo=2, routed)           0.438     0.077    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[2]
    SLICE_X37Y164        LUT6 (Prop_lut6_I3_O)        0.028     0.105 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.049     0.154    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X37Y164        LUT6 (Prop_lut6_I0_O)        0.028     0.182 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_5/O
                         net (fo=7, routed)           0.158     0.339    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[2]_1
    SLICE_X41Y164        LUT6 (Prop_lut6_I4_O)        0.028     0.367 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.367    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[2]
    SLICE_X41Y164        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.774    -0.669    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/clk_out2
    SLICE_X41Y164        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[2]/C
                         clock pessimism              0.484    -0.186    
                         clock uncertainty            0.206     0.021    
    SLICE_X41Y164        FDRE (Hold_fdre_C_D)         0.060     0.081    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.212ns (25.268%)  route 0.627ns (74.732%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.569    -0.464    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[8]/Q
                         net (fo=2, routed)           0.180    -0.184    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[8]
    SLICE_X37Y171        LUT6 (Prop_lut6_I4_O)        0.028    -0.156 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_68/O
                         net (fo=1, routed)           0.076    -0.080    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_68_n_0
    SLICE_X37Y171        LUT6 (Prop_lut6_I1_O)        0.028    -0.052 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.252     0.200    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X39Y158        LUT6 (Prop_lut6_I2_O)        0.028     0.228 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_4/O
                         net (fo=7, routed)           0.119     0.347    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[8]_0
    SLICE_X40Y158        LUT6 (Prop_lut6_I4_O)        0.028     0.375 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.375    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[8]
    SLICE_X40Y158        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.778    -0.665    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/clk_out2
    SLICE_X40Y158        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[8]/C
                         clock pessimism              0.484    -0.182    
                         clock uncertainty            0.206     0.025    
    SLICE_X40Y158        FDRE (Hold_fdre_C_D)         0.061     0.086    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.184ns (21.516%)  route 0.671ns (78.484%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.571    -0.462    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y169        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/Q
                         net (fo=2, routed)           0.325    -0.037    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[0]
    SLICE_X36Y177        LUT6 (Prop_lut6_I2_O)        0.028    -0.009 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.137     0.128    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X36Y178        LUT6 (Prop_lut6_I4_O)        0.028     0.156 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_3/O
                         net (fo=7, routed)           0.209     0.366    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[0]_2
    SLICE_X37Y178        LUT4 (Prop_lut4_I3_O)        0.028     0.394 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.394    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[0]_16
    SLICE_X37Y178        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.769    -0.674    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X37Y178        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[0]/C
                         clock pessimism              0.484    -0.191    
                         clock uncertainty            0.206     0.016    
    SLICE_X37Y178        FDRE (Hold_fdre_C_D)         0.061     0.077    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.212ns (24.464%)  route 0.655ns (75.536%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.569    -0.464    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/Q
                         net (fo=2, routed)           0.252    -0.112    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[3]
    SLICE_X39Y164        LUT4 (Prop_lut4_I1_O)        0.028    -0.084 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_78/O
                         net (fo=1, routed)           0.116     0.033    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_5_2
    SLICE_X39Y165        LUT6 (Prop_lut6_I4_O)        0.028     0.061 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.171     0.232    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X39Y157        LUT6 (Prop_lut6_I2_O)        0.028     0.260 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=7, routed)           0.115     0.375    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[11]_2
    SLICE_X40Y157        LUT6 (Prop_lut6_I3_O)        0.028     0.403 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[11]_i_1/O
                         net (fo=1, routed)           0.000     0.403    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[31]_1[11]
    SLICE_X40Y157        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.778    -0.665    student_top_inst/Core_cpu/u_id_ex/op2_ff/clk_out2
    SLICE_X40Y157        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[11]/C
                         clock pessimism              0.484    -0.182    
                         clock uncertainty            0.206     0.025    
    SLICE_X40Y157        FDRE (Hold_fdre_C_D)         0.060     0.085    student_top_inst/Core_cpu/u_id_ex/op2_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.156ns (15.398%)  route 0.857ns (84.602%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.570    -0.463    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y170        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.363 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/Q
                         net (fo=2, routed)           0.224    -0.139    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[6]
    SLICE_X36Y173        LUT6 (Prop_lut6_I3_O)        0.028    -0.111 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.292     0.181    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X36Y156        LUT6 (Prop_lut6_I0_O)        0.028     0.209 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=7, routed)           0.341     0.551    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/DIA0
    SLICE_X38Y139        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.849    -0.594    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X38Y139        RAMD32                                       r  student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.484    -0.111    
                         clock uncertainty            0.206     0.096    
    SLICE_X38Y139        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.227    student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.212ns (23.940%)  route 0.674ns (76.060%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.569    -0.464    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/Q
                         net (fo=2, routed)           0.252    -0.112    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[3]
    SLICE_X39Y164        LUT4 (Prop_lut4_I1_O)        0.028    -0.084 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_78/O
                         net (fo=1, routed)           0.116     0.033    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_5_2
    SLICE_X39Y165        LUT6 (Prop_lut6_I4_O)        0.028     0.061 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.171     0.232    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X39Y157        LUT6 (Prop_lut6_I2_O)        0.028     0.260 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=7, routed)           0.134     0.394    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[11]_2
    SLICE_X39Y157        LUT4 (Prop_lut4_I1_O)        0.028     0.422 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.422    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[11]_1
    SLICE_X39Y157        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.778    -0.665    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/clk_out2
    SLICE_X39Y157        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[11]/C
                         clock pessimism              0.484    -0.182    
                         clock uncertainty            0.206     0.025    
    SLICE_X39Y157        FDRE (Hold_fdre_C_D)         0.060     0.085    student_top_inst/Core_cpu/u_id_ex/reg2_rdata_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.212ns (23.913%)  route 0.675ns (76.087%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.569    -0.464    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X39Y171        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y171        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[11]/Q
                         net (fo=2, routed)           0.252    -0.112    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[3]
    SLICE_X39Y164        LUT4 (Prop_lut4_I1_O)        0.028    -0.084 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_78/O
                         net (fo=1, routed)           0.116     0.033    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_5_2
    SLICE_X39Y165        LUT6 (Prop_lut6_I4_O)        0.028     0.061 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.171     0.232    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X39Y157        LUT6 (Prop_lut6_I2_O)        0.028     0.260 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=7, routed)           0.135     0.395    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[11]_2
    SLICE_X39Y157        LUT4 (Prop_lut4_I3_O)        0.028     0.423 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[11]_i_1__3/O
                         net (fo=1, routed)           0.000     0.423    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[11]_1
    SLICE_X39Y157        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.778    -0.665    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/clk_out2
    SLICE_X39Y157        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[11]/C
                         clock pessimism              0.484    -0.182    
                         clock uncertainty            0.206     0.025    
    SLICE_X39Y157        FDRE (Hold_fdre_C_D)         0.060     0.085    student_top_inst/Core_cpu/u_id_ex/reg1_rdata_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.338    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 3.539ns (57.987%)  route 2.564ns (42.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.343    -2.490    uart_inst/clk_out1
    SLICE_X0Y179         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDPE (Prop_fdpe_C_Q)         0.223    -2.267 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.564     0.297    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     3.613 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.613    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.524ns (58.676%)  route 1.073ns (41.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.615    -0.418    uart_inst/clk_out1
    SLICE_X0Y179         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDPE (Prop_fdpe_C_Q)         0.100    -0.318 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.073     0.755    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.424     2.179 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.179    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 2.844ns (28.766%)  route 7.044ns (71.234%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357    -0.916    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.129    -0.787 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.218     0.431    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y175         LUT6 (Prop_lut6_I5_O)        0.136     0.567 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.468     5.035    virtual_seg_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         2.375     7.411 r  virtual_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.411    virtual_seg[0]
    K14                                                               r  virtual_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 2.779ns (28.430%)  route 6.995ns (71.570%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357    -0.916    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.123    -0.793 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.889     0.096    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X0Y172         LUT6 (Prop_lut6_I0_O)        0.043     0.139 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           4.749     4.888    virtual_seg_OBUF[13]
    L11                  OBUF (Prop_obuf_I_O)         2.409     7.297 r  virtual_seg_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.297    virtual_seg[13]
    L11                                                               r  virtual_seg[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 2.848ns (29.268%)  route 6.882ns (70.732%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.039    -1.234    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y170         LUT3 (Prop_lut3_I1_O)        0.129    -1.105 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4/O
                         net (fo=7, routed)           1.149     0.045    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4_n_0
    SLICE_X0Y171         LUT6 (Prop_lut6_I5_O)        0.136     0.181 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[24]_inst_i_1/O
                         net (fo=2, routed)           4.693     4.874    virtual_seg_OBUF[24]
    AF26                 OBUF (Prop_obuf_I_O)         2.379     7.252 r  virtual_seg_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.252    virtual_seg[24]
    AF26                                                              r  virtual_seg[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 2.773ns (28.949%)  route 6.805ns (71.051%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.039    -1.234    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y170         LUT3 (Prop_lut3_I1_O)        0.123    -1.111 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_2/O
                         net (fo=7, routed)           1.121     0.011    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_2_n_0
    SLICE_X1Y170         LUT6 (Prop_lut6_I0_O)        0.043     0.054 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           4.645     4.698    virtual_seg_OBUF[25]
    AH27                 OBUF (Prop_obuf_I_O)         2.403     7.101 r  virtual_seg_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.101    virtual_seg[25]
    AH27                                                              r  virtual_seg[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 2.754ns (29.069%)  route 6.720ns (70.931%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.453    -0.820    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y174         LUT3 (Prop_lut3_I1_O)        0.123    -0.697 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.143     0.447    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y176         LUT6 (Prop_lut6_I5_O)        0.043     0.490 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.123     4.613    virtual_seg_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         2.384     6.997 r  virtual_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.997    virtual_seg[3]
    J16                                                               r  virtual_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.433ns  (logic 2.776ns (29.432%)  route 6.657ns (70.568%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357    -0.916    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.123    -0.793 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.936     0.143    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X0Y172         LUT6 (Prop_lut6_I5_O)        0.043     0.186 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           4.363     4.549    virtual_seg_OBUF[14]
    J11                  OBUF (Prop_obuf_I_O)         2.406     6.956 r  virtual_seg_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.956    virtual_seg[14]
    J11                                                               r  virtual_seg[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 2.743ns (29.618%)  route 6.518ns (70.382%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.453    -0.820    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y174         LUT3 (Prop_lut3_I1_O)        0.123    -0.697 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.258     0.561    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.043     0.604 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.807     4.411    virtual_seg_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         2.373     6.784 r  virtual_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.784    virtual_seg[1]
    L15                                                               r  virtual_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.201ns  (logic 2.760ns (29.992%)  route 6.442ns (70.008%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.357    -0.916    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X9Y170         LUT3 (Prop_lut3_I1_O)        0.123    -0.793 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.932     0.139    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X0Y172         LUT6 (Prop_lut6_I5_O)        0.043     0.182 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           4.152     4.334    virtual_seg_OBUF[16]
    F13                  OBUF (Prop_obuf_I_O)         2.390     6.724 r  virtual_seg_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.724    virtual_seg[16]
    F13                                                               r  virtual_seg[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 2.900ns (32.127%)  route 6.126ns (67.873%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.034    -1.239    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X5Y170         LUT3 (Prop_lut3_I1_O)        0.129    -1.110 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_3/O
                         net (fo=7, routed)           0.825    -0.285    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_3_n_0
    SLICE_X2Y167         LUT6 (Prop_lut6_I0_O)        0.136    -0.149 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[35]_inst_i_1/O
                         net (fo=2, routed)           4.266     4.117    virtual_seg_OBUF[35]
    AK30                 OBUF (Prop_obuf_I_O)         2.431     6.548 r  virtual_seg_OBUF[35]_inst/O
                         net (fo=0)                   0.000     6.548    virtual_seg[35]
    AK30                                                              r  virtual_seg[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_seg[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 2.762ns (30.651%)  route 6.248ns (69.349%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.356    -2.477    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y150         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.123    -1.150    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X4Y172         LUT3 (Prop_lut3_I1_O)        0.123    -1.027 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           0.853    -0.174    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X1Y170         LUT6 (Prop_lut6_I5_O)        0.043    -0.131 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           4.271     4.141    virtual_seg_OBUF[21]
    AG27                 OBUF (Prop_obuf_I_O)         2.392     6.532 r  virtual_seg_OBUF[21]_inst/O
                         net (fo=0)                   0.000     6.532    virtual_seg[21]
    AG27                                                              r  virtual_seg[21] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.402ns  (logic 2.389ns (70.213%)  route 1.013ns (29.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.206    -2.165    student_top_inst/bridge_inst/clk_out2
    SLICE_X1Y200         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_fdre_C_Q)         0.178    -1.987 r  student_top_inst/bridge_inst/LED_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.013    -0.973    lopt_28
    G25                  OBUF (Prop_obuf_I_O)         2.211     1.238 r  virtual_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.238    virtual_led[6]
    G25                                                               r  virtual_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.394ns (67.990%)  route 1.127ns (32.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.204    -2.167    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y208         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.178    -1.989 r  student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.127    -0.862    lopt_29
    E29                  OBUF (Prop_obuf_I_O)         2.216     1.354 r  virtual_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.354    virtual_led[7]
    E29                                                               r  virtual_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.522ns  (logic 2.393ns (67.950%)  route 1.129ns (32.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.205    -2.166    student_top_inst/bridge_inst/clk_out2
    SLICE_X3Y206         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y206         FDRE (Prop_fdre_C_Q)         0.178    -1.988 r  student_top_inst/bridge_inst/LED_reg[23]_lopt_replica/Q
                         net (fo=1, routed)           1.129    -0.859    lopt_15
    E30                  OBUF (Prop_obuf_I_O)         2.215     1.356 r  virtual_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.356    virtual_led[23]
    E30                                                               r  virtual_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[22]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 2.406ns (65.729%)  route 1.255ns (34.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       1.205    -2.166    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y206         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[22]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.178    -1.988 r  student_top_inst/bridge_inst/LED_reg[22]_lopt_replica/Q
                         net (fo=1, routed)           1.255    -0.733    lopt_14
    C30                  OBUF (Prop_obuf_I_O)         2.228     1.495 r  virtual_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.495    virtual_led[22]
    C30                                                               r  virtual_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.451ns (72.216%)  route 0.558ns (27.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.609    -0.424    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y208         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  student_top_inst/bridge_inst/LED_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.558     0.235    lopt_26
    C26                  OBUF (Prop_obuf_I_O)         1.351     1.585 r  virtual_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.585    virtual_led[4]
    C26                                                               r  virtual_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.452ns (72.261%)  route 0.557ns (27.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.610    -0.423    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y203         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.557     0.235    lopt_3
    D26                  OBUF (Prop_obuf_I_O)         1.352     1.587 r  virtual_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.587    virtual_led[12]
    D26                                                               r  virtual_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.441ns (72.147%)  route 0.556ns (27.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.624    -0.409    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y194         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.100    -0.309 r  student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.556     0.248    lopt_6
    G28                  OBUF (Prop_obuf_I_O)         1.341     1.588 r  virtual_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.588    virtual_led[15]
    G28                                                               r  virtual_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.466ns (72.807%)  route 0.548ns (27.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.610    -0.423    student_top_inst/bridge_inst/clk_out2
    SLICE_X1Y203         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.548     0.225    lopt_4
    C29                  OBUF (Prop_obuf_I_O)         1.366     1.591 r  virtual_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.591    virtual_led[13]
    C29                                                               r  virtual_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.455ns (71.608%)  route 0.577ns (28.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.609    -0.424    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y207         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.577     0.254    lopt_20
    B25                  OBUF (Prop_obuf_I_O)         1.355     1.609 r  virtual_led_OBUF[28]_inst/O
                         net (fo=0)                   0.000     1.609    virtual_led[28]
    B25                                                               r  virtual_led[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            virtual_led[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.462ns (71.243%)  route 0.590ns (28.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33503, routed)       0.611    -0.422    student_top_inst/bridge_inst/clk_out2
    SLICE_X0Y201         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDRE (Prop_fdre_C_Q)         0.100    -0.322 r  student_top_inst/bridge_inst/LED_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.269    lopt_19
    A25                  OBUF (Prop_obuf_I_O)         1.362     1.631 r  virtual_led_OBUF[27]_inst/O
                         net (fo=0)                   0.000     1.631    virtual_led[27]
    A25                                                               r  virtual_led[27] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     5.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     6.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     2.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     3.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     4.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.784ns  (logic 1.533ns (40.518%)  route 2.251ns (59.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.251     3.784    uart_inst/i_uart_rx_IBUF
    SLICE_X1Y178         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.210    -2.161    uart_inst/clk_out1
    SLICE_X1Y178         FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.458ns (26.715%)  route 1.256ns (73.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.256     1.713    uart_inst/i_uart_rx_IBUF
    SLICE_X1Y178         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    uart_inst/clk_out1
    SLICE_X1Y178         FDPE                                         r  uart_inst/rx_d0_reg/C





