#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul 18 13:31:07 2022
# Process ID: 10064
# Current directory: F:/Intelligent Traffic Light/optimized_intellight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16228 F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.xpr
# Log file: F:/Intelligent Traffic Light/optimized_intellight/vivado.log
# Journal file: F:/Intelligent Traffic Light/optimized_intellight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.xpr}
update_compile_order -fileset sources_1
open_bd_design {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}
open_bd_design {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}
open_bd_design {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}
create_peripheral xilinx.com user intellight_ip 1.0 -dir {F:/Intelligent Traffic Light/optimized_intellight/../ip_repo}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:intellight_ip:1.0]
set_property VALUE 6 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:intellight_ip:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:intellight_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:intellight_ip:1.0]
set_property  ip_repo_paths  {{F:/Intelligent Traffic Light/optimized_intellight/../ip_repo/intellight_ip_1.0}} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_intellight_ip_v1_0 -directory {F:/Intelligent\ Traffic\ Light/optimized_intellight/../ip_repo} {f:/Intelligent Traffic Light/ip_repo/intellight_ip_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project optimized_intellight
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intellight_ip:1.0 intellight_ip_0
endgroup
delete_bd_objs [get_bd_cells intellight_ip_0]
save_bd_design
close_project
