// Seed: 1890616971
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wire id_4,
    output tri id_5,
    output tri1 id_6,
    input tri id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 module_0,
    output tri0 id_11,
    input tri0 id_12
    , id_16,
    input wand id_13,
    output wand id_14
);
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    output tri id_8
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_8,
      id_5,
      id_5,
      id_5,
      id_1,
      id_3,
      id_2,
      id_1,
      id_5,
      id_7,
      id_1,
      id_8
  );
  assign modCall_1.id_9 = 0;
  wire  id_10;
  wire  id_11;
  logic id_12 = -1;
endmodule
