Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  9 11:52:08 2024
| Host         : AMP-HP10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             216 |           83 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             526 |          134 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              78 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |            Enable Signal           |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG |                                    | u_rgb0/p_0_in                              |                1 |              3 |         3.00 |
|  clk_scroll_BUFG      |                                    | scroll_msg/scroll_index[4]_i_1_n_0         |                2 |              5 |         2.50 |
|  clk_100MHz_IBUF_BUFG | debounce_switches/E[0]             | db_btn1/p_1_in[1]                          |                3 |              8 |         2.67 |
|  clk_100MHz_IBUF_BUFG | debounce_switches/signal_out_reg_1 | db_btn1/p_1_in[0]                          |                7 |              8 |         1.14 |
|  clk_mux_BUFG         |                                    | disp1/ssd/p_1_in0                          |                4 |             11 |         2.75 |
|  clk_100MHz_IBUF_BUFG |                                    | clk_div_display_mux/clear                  |                4 |             16 |         4.00 |
|  clk_100MHz_IBUF_BUFG | shift_pulse_reg                    | u_led_shift_main/p_0_in                    |                5 |             16 |         3.20 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[14][0]_i_1_n_0       |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[2][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[4][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[13][0]_i_1_n_0       |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[12][0]_i_1_n_0       |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[5][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[0][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[15][0]_i_1_n_0       |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[1][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[7][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[8][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | db_btn1/cnt[0]_i_1__0_n_0                  |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | db_btn2/cnt[0]_i_1__1_n_0                  |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | db_btn3/cnt[0]_i_1__2_n_0                  |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[11][0]_i_1_n_0       |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | db_btn0/cnt[0]_i_1_n_0                     |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[3][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[6][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG | debounce_switches/signal_out_reg_0 | debounce_switches/signal_out_reg_3         |                6 |             20 |         3.33 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[9][0]_i_1_n_0        |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                    | debounce_switches/cnt[10][0]_i_1_n_0       |                5 |             20 |         4.00 |
|  clk_100MHz_IBUF_BUFG | debounce_switches/signal_out_reg   | debounce_switches/signal_out_reg_2         |                8 |             26 |         3.25 |
|  clk_100MHz_IBUF_BUFG |                                    | clk_div_display_scroll/count[0]_i_1__0_n_0 |                7 |             27 |         3.86 |
|  clk_100MHz_IBUF_BUFG |                                    | shift_counter[0]_i_1_n_0                   |               16 |             64 |         4.00 |
|  clk_scroll_BUFG      |                                    |                                            |               14 |             64 |         4.57 |
|  clk_100MHz_IBUF_BUFG |                                    |                                            |               29 |             73 |         2.52 |
|  clk_mux_BUFG         |                                    |                                            |               40 |             79 |         1.98 |
+-----------------------+------------------------------------+--------------------------------------------+------------------+----------------+--------------+


