





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-74971.html">
    <link rel="next" href="x86-78742.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-74971.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-78742.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <li>
                <ul>
                  <li><a href="index.html">Instruction set</a></li>
                  <li><a href="x86-175915.html">Registers</a></li>
                  <li><a href="x86-190707.html">Protection, privilege</a></li>
                  <li><a href="x86-224627.html">Exceptions</a></li>
                  <li><a href="x86-225699.html">Addressing modes</a></li>
                  <li><a href="x86-229455.html">Opcodes</a></li>
                  
                </ul>
              </li>
              <li>FPU</li>
              <li>
                <ul>
                  <li><a href="x86-245307.html">Instruction set</a></li>
                  <li><a href="x86-307843.html">Registers, data types</a></li>
                  
                </ul>
              </li>
              <li>MMX</li>
              <li>
                <ul>
                  <li><a href="x86-318646.html">Instruction set</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">LEA             Load Effective Address               Flags: Not altered</span></span><br><span class="line"></span><br><span class="line"><span class="ngb">LEA</span> destination,source</span><br><span class="line"></span><br><span class="line">        <span class="ngb">Logic</span>   destination ← address(source)</span><br><span class="line"></span><br><span class="line">    LEA transfers the offset of the source operand, rather than its</span><br><span class="line">    value, to the destination register. The source must be a memory</span><br><span class="line">    reference and the destination must be a general register.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    The operand-size attribute of the instruction is determined by the</span><br><span class="line">    destination register. The address-size attribute is determined by</span><br><span class="line">    the USE attribute of the segment containing the second operand.</span><br><span class="line">    The operand-size and address-size attributes affect the action</span><br><span class="line">    performed by LEA as follows:</span><br><span class="line"></span><br><span class="line">        <span class="ngb">Operand  Address   Action</span></span><br><span class="line">        <span class="ngb">size     size      performed</span></span><br><span class="line">        16       16        16-bit effective address is calculated and</span><br><span class="line">                           stored in 16-bit destination</span><br><span class="line">        16       32        32-bit effective address is calculated. The</span><br><span class="line">                           lower 16 bits of the address are stored in</span><br><span class="line">                           16-bit destination</span><br><span class="line">        32       16        16-bit effective address is calculated. The</span><br><span class="line">                           16-bit address is zero-extended and stored</span><br><span class="line">                           in 32-bit destination</span><br><span class="line">        32       32        32-bit effective address is calculated and</span><br><span class="line">                           stored in 32-bit destination</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Example:    lea     di,[string]     ; = mov di,offset DGROUP:string</span><br><span class="line">                mov     al,&#34; &#34;</span><br><span class="line">                repne   scasb</span><br><span class="line"></span><br><span class="line">    Example:    lea     bx,[cvt_table]</span><br><span class="line">                xlatb</span><br><span class="line"></span><br><span class="line">    Example:    p186</span><br><span class="line">                proc    stack_vars</span><br><span class="line">                local   tmp,element:word, array:dword:50 = LOCAL_SIZE</span><br><span class="line">                enter   LOCAL_SIZE,0</span><br><span class="line">                lea     bx,[array]</span><br><span class="line">                mov     si,[element]</span><br><span class="line">                shl     si,2</span><br><span class="line">                mov     ax,[ss: bx + si]</span><br><span class="line">                mov     dx,[ss: bx + si + 2]</span><br><span class="line">                ;...</span><br><span class="line"></span><br><span class="line">    Example:    p386n</span><br><span class="line">                mov     ecx,offset bigarray</span><br><span class="line">                lea     eax,[ecx + edx * 8 + 2]</span><br><span class="line"></span><br><span class="line">    Example:    mov     bx,BASE_REG             ; bx = 03F8h</span><br><span class="line">                lea     dx,[bx + 3]             ; dx = 03FBh</span><br><span class="line">                in      al,dx</span><br><span class="line"></span><br><span class="line">    Example:    p386n</span><br><span class="line">                mov     ebx,eax</span><br><span class="line">                lea     eax,[eax + ebx * 4]     ; Multiply eax by 5</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Opcode      Format</span></span><br><span class="line">    8D /r       LEA  r16,m</span><br><span class="line">    8D /r       LEA  r32,m</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Length and timing</span></span><br><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br><span class="line">    r16, mem    2+d(2)  2+EA     6       3       2      1-2      1   UV</span><br><span class="line">    r32, mem    2+d(2)   -       -       -       2      1-2      1   UV</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-92014.html">MOV</a>
            
          </li>
        
          <li>
            
              <a href="x86-74971.html">LDS</a>
            
          </li>
        
          <li>
            
              <a href="x86-225699.html">Addressing modes</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:14</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

