module isNotEqual(A, B, notEqual);
	input[31:0] A, B;
	output notEqual;

	
	genvar i;
	generate
	for (i=0; i<32; i=i+1) begin
		xor xor1(xor_out, A[i], B[i]);
	end
	endgenerate
	
	
	assign compare_xorout[0] = xor_out[0];
	genvar i;
	generate
	for (i=1; i<32; i=i+1) begin 
		or or1(compare_xorout[i], compare_xorout[i-1], xor_out[i]);
	end
	endgenerate
	
	assign notEqual= (compare_xorout[31] == 1) ? 1 : 0;
	
endmodule

