// Seed: 3847358958
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input wire id_2
);
  wire id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input uwire id_2,
    input supply1 id_3,
    output logic id_4,
    input wand id_5,
    output tri0 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wand id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15
);
  logic [-1 : -1] id_17;
  ;
  initial begin : LABEL_0
    id_4 <= -1;
  end
  always @(id_9 or 1) id_1 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3
  );
  wire id_18;
endmodule
