Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jan 15 00:31:31 2017

drc -z hwcosim_top_routed.ncd hwcosim_top.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp hwcosim_clkgen_dcm,
   consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
