{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497461268779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497461268780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 14:27:48 2017 " "Processing started: Wed Jun 14 14:27:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497461268780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497461268780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497461268781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1497461269501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/ps2_kbd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard/ps2_kbd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_kbd-struct " "Found design unit 1: ps2_kbd-struct" {  } { { "keyboard/ps2_kbd.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_kbd.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_kbd " "Found entity 1: ps2_kbd" {  } { { "keyboard/ps2_kbd.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_kbd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269932 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard/kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269933 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio/Relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio/Relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-Comportamento " "Found design unit 1: Relogio-Comportamento" {  } { { "relogio/Relogio.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/Relogio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269934 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "relogio/Relogio.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/Relogio.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio/conv7_seg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file relogio/conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_7seg_package " "Found design unit 1: conv_7seg_package" {  } { { "relogio/conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/conv7_seg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 conv_7seg-Behaviour " "Found design unit 2: conv_7seg-Behaviour" {  } { { "relogio/conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/conv7_seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269935 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_7seg " "Found entity 1: conv_7seg" {  } { { "relogio/conv7_seg.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/conv7_seg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio/clockDivisor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file relogio/clockDivisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivisor_package " "Found design unit 1: clockDivisor_package" {  } { { "relogio/clockDivisor.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/clockDivisor.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269936 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clockDivisor-Behavior " "Found design unit 2: clockDivisor-Behavior" {  } { { "relogio/clockDivisor.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/clockDivisor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269936 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivisor " "Found entity 1: clockDivisor" {  } { { "relogio/clockDivisor.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/clockDivisor.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio/BCDN.vhd 3 1 " "Found 3 design units, including 1 entities, in source file relogio/BCDN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDN_package " "Found design unit 1: BCDN_package" {  } { { "relogio/BCDN.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/BCDN.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BCDN-Behaviour " "Found design unit 2: BCDN-Behaviour" {  } { { "relogio/BCDN.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/BCDN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269937 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDN " "Found entity 1: BCDN" {  } { { "relogio/BCDN.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/BCDN.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameMap.vhd 2 0 " "Found 2 design units, including 0 entities, in source file GameMap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameMap " "Found design unit 1: GameMap" {  } { { "GameMap.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/GameMap.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269938 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GameMap-body " "Found design unit 2: GameMap-body" {  } { { "GameMap.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/GameMap.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_package (pll) " "Found design unit 1: pll_package (pll)" {  } { { "pll/synthesis/pll.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/pll.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269939 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll-rtl " "Found design unit 2: pll-rtl" {  } { { "pll/synthesis/pll.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/pll.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269939 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/pll.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269941 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269941 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0 " "Found entity 3: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/submodules/pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269942 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Vhdl2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC_Package " "Found design unit 1: SYNC_Package" {  } { { "Vhdl2.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/Vhdl2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269944 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SYNC-MAIN " "Found design unit 2: SYNC-MAIN" {  } { { "Vhdl2.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/Vhdl2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269944 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "Vhdl2.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/Vhdl2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "pcg.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pcg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269944 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "pcg.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pcg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497461269944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497461269944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497461270006 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(40) " "VHDL Signal Declaration warning at VGA.vhd(40): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497461270008 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "space VGA.vhd(41) " "Verilog HDL or VHDL warning at VGA.vhd(41): object \"space\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497461270008 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_kbd ps2_kbd:keyboard " "Elaborating entity \"ps2_kbd\" for hierarchy \"ps2_kbd:keyboard\"" {  } { { "VGA.vhd" "keyboard" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270020 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lights ps2_kbd.vhd(30) " "VHDL Signal Declaration warning at ps2_kbd.vhd(30): used implicit default value for signal \"lights\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "keyboard/ps2_kbd.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_kbd.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1497461270021 "|VGA|ps2_kbd:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbdex_ctrl ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl " "Elaborating entity \"kbdex_ctrl\" for hierarchy \"ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\"" {  } { { "keyboard/ps2_kbd.vhd" "kbd_ctrl" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_kbd.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270026 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en kbdex_ctrl.vhd(100) " "VHDL Process Statement warning at kbdex_ctrl.vhd(100): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270027 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(123) " "VHDL Process Statement warning at kbdex_ctrl.vhd(123): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270027 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(125) " "VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270028 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(127) " "VHDL Process Statement warning at kbdex_ctrl.vhd(127): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270028 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigfetch kbdex_ctrl.vhd(178) " "VHDL Process Statement warning at kbdex_ctrl.vhd(178): signal \"sigfetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270028 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selE0 kbdex_ctrl.vhd(187) " "VHDL Process Statement warning at kbdex_ctrl.vhd(187): inferring latch(es) for signal or variable \"selE0\", which holds its previous value in one or more paths through the process" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 187 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1497461270028 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0en kbdex_ctrl.vhd(212) " "VHDL Process Statement warning at kbdex_ctrl.vhd(212): signal \"key0en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270029 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1en kbdex_ctrl.vhd(222) " "VHDL Process Statement warning at kbdex_ctrl.vhd(222): signal \"key1en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270029 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2en kbdex_ctrl.vhd(232) " "VHDL Process Statement warning at kbdex_ctrl.vhd(232): signal \"key2en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270029 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "relbt kbdex_ctrl.vhd(241) " "VHDL Process Statement warning at kbdex_ctrl.vhd(241): inferring latch(es) for signal or variable \"relbt\", which holds its previous value in one or more paths through the process" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 241 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1497461270029 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbt kbdex_ctrl.vhd(251) " "VHDL Process Statement warning at kbdex_ctrl.vhd(251): inferring latch(es) for signal or variable \"selbt\", which holds its previous value in one or more paths through the process" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 251 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1497461270029 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(268) " "VHDL Process Statement warning at kbdex_ctrl.vhd(268): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270029 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(268) " "VHDL Process Statement warning at kbdex_ctrl.vhd(268): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(268) " "VHDL Process Statement warning at kbdex_ctrl.vhd(268): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(269) " "VHDL Process Statement warning at kbdex_ctrl.vhd(269): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(269) " "VHDL Process Statement warning at kbdex_ctrl.vhd(269): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(270) " "VHDL Process Statement warning at kbdex_ctrl.vhd(270): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(272) " "VHDL Process Statement warning at kbdex_ctrl.vhd(272): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(274) " "VHDL Process Statement warning at kbdex_ctrl.vhd(274): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(281) " "VHDL Process Statement warning at kbdex_ctrl.vhd(281): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(282) " "VHDL Process Statement warning at kbdex_ctrl.vhd(282): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(284) " "VHDL Process Statement warning at kbdex_ctrl.vhd(284): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270030 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(286) " "VHDL Process Statement warning at kbdex_ctrl.vhd(286): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(289) " "VHDL Process Statement warning at kbdex_ctrl.vhd(289): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(290) " "VHDL Process Statement warning at kbdex_ctrl.vhd(290): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(292) " "VHDL Process Statement warning at kbdex_ctrl.vhd(292): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(299) " "VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(299) " "VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(301) " "VHDL Process Statement warning at kbdex_ctrl.vhd(301): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(301) " "VHDL Process Statement warning at kbdex_ctrl.vhd(301): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(303) " "VHDL Process Statement warning at kbdex_ctrl.vhd(303): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(303) " "VHDL Process Statement warning at kbdex_ctrl.vhd(303): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270031 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbt kbdex_ctrl.vhd(251) " "Inferred latch for \"selbt\" at kbdex_ctrl.vhd(251)" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 251 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497461270035 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "relbt kbdex_ctrl.vhd(241) " "Inferred latch for \"relbt\" at kbdex_ctrl.vhd(241)" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497461270035 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selE0 kbdex_ctrl.vhd(187) " "Inferred latch for \"selE0\" at kbdex_ctrl.vhd(187)" {  } { { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497461270036 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl " "Elaborating entity \"ps2_iobase\" for hierarchy \"ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\"" {  } { { "keyboard/kbdex_ctrl.vhd" "ps2_ctrl" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270050 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270051 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C " "Elaborating entity \"pll\" for hierarchy \"pll:C\"" {  } { { "VGA.vhd" "C" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:C\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/pll.vhd" "altpll_0" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/pll.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "stdsync2" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/submodules/pll_altpll_0.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "dffpipe3" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:C\|pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "sd1" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:C\|pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborated megafunction instantiation \"pll:C\|pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461270139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:C\|pll_altpll_0:altpll_0\|altpll:sd1 " "Instantiated megafunction \"pll:C\|pll_altpll_0:altpll_0\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270140 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497461270140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270142 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X1size Vhdl2.vhd(81) " "VHDL Signal Declaration warning at Vhdl2.vhd(81): used explicit default value for signal \"X1size\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/Vhdl2.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1497461270176 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y1size Vhdl2.vhd(82) " "VHDL Signal Declaration warning at Vhdl2.vhd(82): used explicit default value for signal \"Y1size\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/Vhdl2.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1497461270176 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X2size Vhdl2.vhd(83) " "VHDL Signal Declaration warning at Vhdl2.vhd(83): used explicit default value for signal \"X2size\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/Vhdl2.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1497461270176 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y2size Vhdl2.vhd(84) " "VHDL Signal Declaration warning at Vhdl2.vhd(84): used explicit default value for signal \"Y2size\" because signal was never assigned a value" {  } { { "Vhdl2.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/Vhdl2.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1497461270176 "|VGA|SYNC:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Relogio Relogio:clock " "Elaborating entity \"Relogio\" for hierarchy \"Relogio:clock\"" {  } { { "VGA.vhd" "clock" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_7seg Relogio:clock\|conv_7seg:conv0 " "Elaborating entity \"conv_7seg\" for hierarchy \"Relogio:clock\|conv_7seg:conv0\"" {  } { { "relogio/Relogio.vhd" "conv0" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/Relogio.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivisor Relogio:clock\|clockDivisor:cd " "Elaborating entity \"clockDivisor\" for hierarchy \"Relogio:clock\|clockDivisor:cd\"" {  } { { "relogio/Relogio.vhd" "cd" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/Relogio.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDN Relogio:clock\|BCDN:segundo1 " "Elaborating entity \"BCDN\" for hierarchy \"Relogio:clock\|BCDN:segundo1\"" {  } { { "relogio/Relogio.vhd" "segundo1" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/Relogio.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497461270183 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E BCDN.vhd(31) " "VHDL Process Statement warning at BCDN.vhd(31): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio/BCDN.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/relogio/BCDN.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1497461270184 "|VGA|Relogio:clock|BCDN:segundo1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 46 -1 0 } } { "keyboard/kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/kbdex_ctrl.vhd" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1497461276842 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1497461276842 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~1 " "Register \"ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en\" is converted into an equivalent circuit using register \"ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated\" and latch \"ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~1\"" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1497461276842 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~1 " "Register \"ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy\" is converted into an equivalent circuit using register \"ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated\" and latch \"ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~1\"" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1497461276842 "|VGA|ps2_kbd:keyboard|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1497461276842 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[7\] Low " "Register ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[7\] will power up to Low" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1497461283548 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[5\] Low " "Register ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[5\] will power up to Low" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1497461283548 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[7\] Low " "Register ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[7\] will power up to Low" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1497461283548 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[5\] Low " "Register ps2_kbd:keyboard\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[5\] will power up to Low" {  } { { "keyboard/ps2_iobase.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/keyboard/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1497461283548 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1497461283548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1497461289441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289441 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "VGA.vhd" "" { Text "/home/ec2015/ra169767/prog/VHDL-Modules/Thomas Was Alone/VGA.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497461289711 "|VGA|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1497461289711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4957 " "Implemented 4957 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1497461289712 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1497461289712 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1497461289712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4885 " "Implemented 4885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1497461289712 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1497461289712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1497461289712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497461289731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 14:28:09 2017 " "Processing ended: Wed Jun 14 14:28:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497461289731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497461289731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497461289731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497461289731 ""}
