
*** Running vivado
    with args -log NFact_FPGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NFact_FPGA.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NFact_FPGA.tcl -notrace
Command: synth_design -top NFact_FPGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 356.172 ; gain = 99.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NFact_FPGA' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFact' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFactDP' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Comparitor' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Comparitor' (1#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (3#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_2In' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2In' (4#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'in1' does not match port width (32) of module 'Mux_2In' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
WARNING: [Synth 8-689] width (16) of port connection 'in2' does not match port width (32) of module 'Mux_2In' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:76]
WARNING: [Synth 8-689] width (16) of port connection 'muxOut' does not match port width (32) of module 'Mux_2In' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
INFO: [Synth 8-6157] synthesizing module 'Register32' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register32' (5#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NFactDP' (6#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFactCU' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
	Parameter START bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter WAIT bound to: 3'b010 
	Parameter MULT bound to: 3'b011 
	Parameter DONEH bound to: 3'b100 
	Parameter DONEL bound to: 3'b101 
	Parameter START_out bound to: 7'b1000100 
	Parameter LOAD_out bound to: 7'b1110100 
	Parameter WAIT_out bound to: 7'b1000100 
	Parameter MULT_out bound to: 7'b1011000 
	Parameter DONE_outh bound to: 7'b0000011 
	Parameter DONE_outl bound to: 7'b0000001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:69]
WARNING: [Synth 8-567] referenced signal 'highlow' should be on the sensitivity list [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:86]
INFO: [Synth 8-6155] done synthesizing module 'NFactCU' (7#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NFact' (8#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (9#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (10#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:19]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (11#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/new/button_debouncer.v:22]
	Parameter depth bound to: 64 - type: integer 
	Parameter history_max bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (12#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/new/button_debouncer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'NFact_FPGA' (13#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 411.676 ; gain = 154.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 411.676 ; gain = 154.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 411.676 ; gain = 154.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc]
Finished Parsing XDC File [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NFact_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NFact_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 737.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 737.875 ; gain = 480.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 737.875 ; gain = 480.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 737.875 ; gain = 480.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'NFactCU'
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounced_button0" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'ctrl_reg' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:70]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                           000001 |                              000
                    LOAD |                           000010 |                              001
                    WAIT |                           000100 |                              010
                    MULT |                           001000 |                              011
                   DONEL |                           010000 |                              101
                   DONEH |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'NFactCU'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 737.875 ; gain = 480.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Multiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                 4x32  Multipliers := 1     
Module Mux_2In 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Register32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NFactCU 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element CLK/count1_reg was removed.  [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v:34]
WARNING: [Synth 8-6014] Unused sequential element CLK/clk_4sec_reg was removed.  [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v:35]
INFO: [Synth 8-5545] ROM "CLK/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DEBOUNCER/debounced_button0" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:28]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:28]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:28]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:28]
DSP Report: Generating DSP DUT/DP/MLT/multOut, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP DUT/DP/MLT/multOut.
DSP Report: register A is absorbed into DSP DUT/DP/MLT/multOut.
DSP Report: operator DUT/DP/MLT/multOut is absorbed into DSP DUT/DP/MLT/multOut.
DSP Report: operator DUT/DP/MLT/multOut is absorbed into DSP DUT/DP/MLT/multOut.
DSP Report: Generating DSP DUT/DP/MLT/multOut, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP DUT/DP/MLT/multOut.
DSP Report: register A is absorbed into DSP DUT/DP/MLT/multOut.
DSP Report: operator DUT/DP/MLT/multOut is absorbed into DSP DUT/DP/MLT/multOut.
DSP Report: operator DUT/DP/MLT/multOut is absorbed into DSP DUT/DP/MLT/multOut.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 737.875 ; gain = 480.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NFact_FPGA  | A2*B2            | 18     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|NFact_FPGA  | (PCIN>>17)+A2*B2 | 16     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 776.254 ; gain = 519.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |     8|
|3     |DSP48E1 |     2|
|4     |LUT1    |     1|
|5     |LUT2    |    40|
|6     |LUT3    |     2|
|7     |LUT4    |    55|
|8     |LUT5    |    12|
|9     |LUT6    |    19|
|10    |MUXF7   |    14|
|11    |MUXF8   |     7|
|12    |FDRE    |   142|
|13    |LD      |    13|
|14    |IBUF    |     9|
|15    |OBUF    |    20|
+------+--------+------+

Report Instance Areas: 
+------+-------------+-----------------+------+
|      |Instance     |Module           |Cells |
+------+-------------+-----------------+------+
|1     |top          |                 |   347|
|2     |  CLK        |clk_gen          |    56|
|3     |  DEBOUNCER  |button_debouncer |    78|
|4     |  DUT        |NFact            |   172|
|5     |    CU       |NFactCU          |    31|
|6     |    DP       |NFactDP          |   141|
|7     |      CNT    |Counter          |     8|
|8     |      MLT    |Multiplier       |     2|
|9     |      MUX2_0 |Mux_2In          |    32|
|10    |      REG32  |Register32       |    99|
|11    |  LED        |led_mux          |     8|
+------+-------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.906 ; gain = 538.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 795.906 ; gain = 212.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 795.906 ; gain = 538.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 795.906 ; gain = 551.645
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/NFact_FPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NFact_FPGA_utilization_synth.rpt -pb NFact_FPGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 795.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 05:42:01 2020...
