{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682888176677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682888176677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 16:56:16 2023 " "Processing started: Sun Apr 30 16:56:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682888176677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1682888176677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LearningActivity6 -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LearningActivity6 -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1682888176677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1682888177060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1682888177060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 4/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 4/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_decoder-rtl " "Found design unit 1: opcode_decoder-rtl" {  } { { "../Lab 4/opcode_decoder.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 4/opcode_decoder.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183054 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_decoder " "Found entity 1: opcode_decoder" {  } { { "../Lab 4/opcode_decoder.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 4/opcode_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 4/control_signals_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 4/control_signals_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_signals_logic-rtl " "Found design unit 1: control_signals_logic-rtl" {  } { { "../Lab 4/control_signals_logic.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 4/control_signals_logic.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183061 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_signals_logic " "Found entity 1: control_signals_logic" {  } { { "../Lab 4/control_signals_logic.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 4/control_signals_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-bdf_type " "Found design unit 1: ControlUnit-bdf_type" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/ControlUnit.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/ControlUnit.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-bdf_type " "Found design unit 1: Datapath-bdf_type" {  } { { "Datapath.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/Datapath.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183076 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/Datapath.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 5/shift_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 5/shift_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_control-rtl " "Found design unit 1: shift_control-rtl" {  } { { "../Lab 5/shift_control.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 5/shift_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183082 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_control " "Found entity 1: shift_control" {  } { { "../Lab 5/shift_control.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 5/shift_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 5/sequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 5/sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencer-rtl " "Found design unit 1: sequencer-rtl" {  } { { "../Lab 5/sequencer.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 5/sequencer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183090 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "../Lab 5/sequencer.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 5/sequencer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 5/con_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 5/con_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_logic-rtl " "Found design unit 1: con_logic-rtl" {  } { { "../Lab 5/con_logic.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 5/con_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183094 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_logic " "Found entity 1: con_logic" {  } { { "../Lab 5/con_logic.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 5/con_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 3/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../Lab 3/alu.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 3/alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183104 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Lab 3/alu.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 3/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 2/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 2/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "../Lab 2/register_file.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 2/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183110 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Lab 2/register_file.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 2/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 1/instruction register/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 1/instruction register/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "../Lab 1/Instruction Register/instruction_register.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 1/Instruction Register/instruction_register.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183121 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../Lab 1/Instruction Register/instruction_register.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 1/Instruction Register/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kzhan/documents/spring 2023/ece comp arch/lab 1/program counter/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kzhan/documents/spring 2023/ece comp arch/lab 1/program counter/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-rtl " "Found design unit 1: program_counter-rtl" {  } { { "../Lab 1/Program Counter/program_counter.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 1/Program Counter/program_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183129 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../Lab 1/Program Counter/program_counter.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 1/Program Counter/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-bdf_type " "Found design unit 1: CPU-bdf_type" {  } { { "CPU.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/CPU.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183129 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/CPU.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-Rtl " "Found design unit 1: memory_interface-Rtl" {  } { { "memory_interface.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/memory_interface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183137 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "memory_interface.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/memory_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682888183137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682888183137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1682888183171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:b2v_ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:b2v_ControlUnit\"" {  } { { "CPU.vhd" "b2v_ControlUnit" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/CPU.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_logic ControlUnit:b2v_ControlUnit\|con_logic:b2v_CONLogic " "Elaborating entity \"con_logic\" for hierarchy \"ControlUnit:b2v_ControlUnit\|con_logic:b2v_CONLogic\"" {  } { { "ControlUnit.vhd" "b2v_CONLogic" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/ControlUnit.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch_never con_logic.vhd(20) " "Verilog HDL or VHDL warning at con_logic.vhd(20): object \"branch_never\" assigned a value but never read" {  } { { "../Lab 5/con_logic.vhd" "" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 5/con_logic.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1682888183208 "|CPU|ControlUnit:b2v_ControlUnit|con_logic:b2v_CONLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signals_logic ControlUnit:b2v_ControlUnit\|control_signals_logic:b2v_ControlSignalsLogic " "Elaborating entity \"control_signals_logic\" for hierarchy \"ControlUnit:b2v_ControlUnit\|control_signals_logic:b2v_ControlSignalsLogic\"" {  } { { "ControlUnit.vhd" "b2v_ControlSignalsLogic" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/ControlUnit.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decoder ControlUnit:b2v_ControlUnit\|control_signals_logic:b2v_ControlSignalsLogic\|opcode_decoder:opcode_decoder1 " "Elaborating entity \"opcode_decoder\" for hierarchy \"ControlUnit:b2v_ControlUnit\|control_signals_logic:b2v_ControlSignalsLogic\|opcode_decoder:opcode_decoder1\"" {  } { { "../Lab 4/control_signals_logic.vhd" "opcode_decoder1" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 4/control_signals_logic.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer ControlUnit:b2v_ControlUnit\|sequencer:b2v_Sequencer " "Elaborating entity \"sequencer\" for hierarchy \"ControlUnit:b2v_ControlUnit\|sequencer:b2v_Sequencer\"" {  } { { "ControlUnit.vhd" "b2v_Sequencer" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/ControlUnit.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_control ControlUnit:b2v_ControlUnit\|shift_control:b2v_ShiftControl " "Elaborating entity \"shift_control\" for hierarchy \"ControlUnit:b2v_ControlUnit\|shift_control:b2v_ShiftControl\"" {  } { { "ControlUnit.vhd" "b2v_ShiftControl" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/ControlUnit.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface memory_interface:b2v_CPUMemoryInterface " "Elaborating entity \"memory_interface\" for hierarchy \"memory_interface:b2v_CPUMemoryInterface\"" {  } { { "CPU.vhd" "b2v_CPUMemoryInterface" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/CPU.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:b2v_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:b2v_Datapath\"" {  } { { "CPU.vhd" "b2v_Datapath" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/CPU.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:b2v_Datapath\|alu:b2v_ALU " "Elaborating entity \"alu\" for hierarchy \"Datapath:b2v_Datapath\|alu:b2v_ALU\"" {  } { { "Datapath.vhd" "b2v_ALU" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/Datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register Datapath:b2v_Datapath\|instruction_register:b2v_IR " "Elaborating entity \"instruction_register\" for hierarchy \"Datapath:b2v_Datapath\|instruction_register:b2v_IR\"" {  } { { "Datapath.vhd" "b2v_IR" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/Datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter Datapath:b2v_Datapath\|program_counter:b2v_PC " "Elaborating entity \"program_counter\" for hierarchy \"Datapath:b2v_Datapath\|program_counter:b2v_PC\"" {  } { { "Datapath.vhd" "b2v_PC" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/Datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Datapath:b2v_Datapath\|register_file:b2v_RegisterFile " "Elaborating entity \"register_file\" for hierarchy \"Datapath:b2v_Datapath\|register_file:b2v_RegisterFile\"" {  } { { "Datapath.vhd" "b2v_RegisterFile" { Text "C:/Users/kzhan/Documents/Spring 2023/ECE Comp Arch/Lab 6/Datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682888183279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682888183450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 16:56:23 2023 " "Processing ended: Sun Apr 30 16:56:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682888183450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682888183450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682888183450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1682888183450 ""}
