Analysis & Synthesis report for DE2_Board_top_level
Tue Jan 27 12:43:39 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0
 10. Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div0
 11. Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod1
 12. Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div1
 13. Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod2
 14. Port Connectivity Checks: "debounce:debounce_1"
 15. Port Connectivity Checks: "clk_div:clk_div_1"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 27 12:43:39 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_Board_top_level                              ;
; Top-level Entity Name              ; DE2_Board_top_level                              ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 204                                              ;
;     Total combinational functions  ; 204                                              ;
;     Dedicated logic registers      ; 0                                                ;
; Total registers                    ; 0                                                ;
; Total pins                         ; 422                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP2C35F672C6        ;                     ;
; Top-level entity name                                                      ; DE2_Board_top_level ; DE2_Board_top_level ;
; Family name                                                                ; Cyclone II          ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; Off                 ; Off                 ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+-------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+-------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; vhdl source/bit8_to_3xBCD.vhd       ; yes             ; User VHDL File               ; C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd       ;         ;
; vhdl source/DEBOUNCE.VHD            ; yes             ; User VHDL File               ; C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD            ;         ;
; vhdl source/DE2_HEX_decoder.vhd     ; yes             ; User VHDL File               ; C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd     ;         ;
; vhdl source/DE2_Board_top_level.vhd ; yes             ; User VHDL File               ; C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd ;         ;
; vhdl source/CLK_DIV.VHD             ; yes             ; User VHDL File               ; C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD             ;         ;
; lpm_divide.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf              ;         ;
; abs_divider.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc             ;         ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc         ;         ;
; aglobal130.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc              ;         ;
; db/lpm_divide_85m.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_85m.tdf               ;         ;
; db/sign_div_unsign_fkh.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_fkh.tdf          ;         ;
; db/alt_u_div_00f.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_00f.tdf                ;         ;
; db/add_sub_lkc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/add_sub_lkc.tdf                  ;         ;
; db/add_sub_mkc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/add_sub_mkc.tdf                  ;         ;
; db/lpm_divide_1dm.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_1dm.tdf               ;         ;
; db/sign_div_unsign_bkh.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_bkh.tdf          ;         ;
; db/alt_u_div_ove.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_ove.tdf                ;         ;
; db/lpm_divide_4dm.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/lpm_divide_4dm.tdf               ;         ;
; db/sign_div_unsign_ekh.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/sign_div_unsign_ekh.tdf          ;         ;
; db/alt_u_div_uve.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/z68j959/Documents/GitHub/EELE466/db/alt_u_div_uve.tdf                ;         ;
+-------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 204                                                                                                                                                      ;
;                                             ;                                                                                                                                                          ;
; Total combinational functions               ; 204                                                                                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                          ;
;     -- 4 input functions                    ; 37                                                                                                                                                       ;
;     -- 3 input functions                    ; 49                                                                                                                                                       ;
;     -- <=2 input functions                  ; 118                                                                                                                                                      ;
;                                             ;                                                                                                                                                          ;
; Logic elements by mode                      ;                                                                                                                                                          ;
;     -- normal mode                          ; 136                                                                                                                                                      ;
;     -- arithmetic mode                      ; 68                                                                                                                                                       ;
;                                             ;                                                                                                                                                          ;
; Total registers                             ; 0                                                                                                                                                        ;
;     -- Dedicated logic registers            ; 0                                                                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                                                                        ;
;                                             ;                                                                                                                                                          ;
; I/O pins                                    ; 422                                                                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                                        ;
; Maximum fan-out node                        ; bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~10 ;
; Maximum fan-out                             ; 17                                                                                                                                                       ;
; Total fan-out                               ; 538                                                                                                                                                      ;
; Average fan-out                             ; 0.86                                                                                                                                                     ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_Board_top_level                      ; 204 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 422  ; 0            ; |DE2_Board_top_level                                                                                                                               ; work         ;
;    |DE2_HEX_DECODER:hex0_decoder|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|DE2_HEX_DECODER:hex0_decoder                                                                                                  ; work         ;
;    |DE2_HEX_DECODER:hex1_decoder|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|DE2_HEX_DECODER:hex1_decoder                                                                                                  ; work         ;
;    |DE2_HEX_DECODER:hex2_decoder|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|DE2_HEX_DECODER:hex2_decoder                                                                                                  ; work         ;
;    |bit8_to_3xBCD:bit8_to_3xBCD_0|        ; 187 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_1dm:auto_generated|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_ove:divider|    ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ; work         ;
;       |lpm_divide:Div1|                   ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_4dm:auto_generated|  ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div1|lpm_divide_4dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ekh:divider| ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div1|lpm_divide_4dm:auto_generated|sign_div_unsign_ekh:divider                       ; work         ;
;                |alt_u_div_uve:divider|    ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div1|lpm_divide_4dm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0|lpm_divide_85m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fkh:divider| ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod1|lpm_divide_85m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fkh:divider| ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Board_top_level|bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 8              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 8              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 8              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_1"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; pb_debounced ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_div:clk_div_1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_1mhz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_100khz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1khz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1hz    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 27 12:43:35 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/bit8_to_3xbcd.vhd
    Info (12022): Found design unit 1: bit8_to_3xBCD-bit8_to_3xBCD_arch
    Info (12023): Found entity 1: bit8_to_3xBCD
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/onepulse.vhd
    Info (12022): Found design unit 1: onepulse-a
    Info (12023): Found entity 1: onepulse
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/lcd_display.vhd
    Info (12022): Found design unit 1: LCD_Display-a
    Info (12023): Found entity 1: LCD_Display
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/debounce.vhd
    Info (12022): Found design unit 1: debounce-debounce_arch
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/de2_hex_decoder.vhd
    Info (12022): Found design unit 1: DE2_HEX_DECODER-DE2_HEX_DECODER_arch
    Info (12023): Found entity 1: DE2_HEX_DECODER
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/de2_board_top_level.vhd
    Info (12022): Found design unit 1: DE2_Board_top_level-behavioral
    Info (12023): Found entity 1: DE2_Board_top_level
Info (12021): Found 2 design units, including 1 entities, in source file vhdl source/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12127): Elaborating entity "DE2_Board_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(88): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(191): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(197): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(198): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(199): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(200): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(201): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(202): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(309): used implicit default value for signal "dram_ba" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_Board_top_level.vhd(310): used implicit default value for signal "dram_dqm" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(312): object "clock_1MHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(312): object "clock_100KHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(312): object "clock_10KHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(312): object "clock_1KHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(312): object "clock_10Hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(312): object "clock_1Hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(313): object "pb_debounced" assigned a value but never read
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clk_div_1"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_1"
Info (12128): Elaborating entity "bit8_to_3xBCD" for hierarchy "bit8_to_3xBCD:bit8_to_3xBCD_0"
Info (12128): Elaborating entity "DE2_HEX_DECODER" for hierarchy "DE2_HEX_DECODER:hex0_decoder"
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bit8_to_3xBCD:bit8_to_3xBCD_0|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bit8_to_3xBCD:bit8_to_3xBCD_0|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bit8_to_3xBCD:bit8_to_3xBCD_0|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bit8_to_3xBCD:bit8_to_3xBCD_0|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bit8_to_3xBCD:bit8_to_3xBCD_0|Mod2"
Info (12130): Elaborated megafunction instantiation "bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf
    Info (12023): Found entity 1: lpm_divide_85m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove
Info (12130): Elaborated megafunction instantiation "bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div1"
Info (12133): Instantiated megafunction "bit8_to_3xBCD:bit8_to_3xBCD_0|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info (12023): Found entity 1: lpm_divide_4dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[0]" is fed by GND
    Warning (13033): The pin "GPIO_0[1]" is fed by GND
    Warning (13033): The pin "GPIO_0[2]" is fed by GND
    Warning (13033): The pin "GPIO_0[3]" is fed by GND
    Warning (13033): The pin "GPIO_0[4]" is fed by GND
    Warning (13033): The pin "GPIO_0[5]" is fed by GND
    Warning (13033): The pin "GPIO_0[6]" is fed by GND
    Warning (13033): The pin "GPIO_0[7]" is fed by GND
    Warning (13033): The pin "GPIO_0[8]" is fed by GND
    Warning (13033): The pin "GPIO_0[9]" is fed by GND
    Warning (13033): The pin "GPIO_0[10]" is fed by GND
    Warning (13033): The pin "GPIO_0[11]" is fed by GND
    Warning (13033): The pin "GPIO_0[12]" is fed by GND
    Warning (13033): The pin "GPIO_0[13]" is fed by GND
    Warning (13033): The pin "GPIO_0[14]" is fed by GND
    Warning (13033): The pin "GPIO_0[15]" is fed by GND
    Warning (13033): The pin "GPIO_0[16]" is fed by GND
    Warning (13033): The pin "GPIO_0[17]" is fed by GND
    Warning (13033): The pin "GPIO_0[18]" is fed by GND
    Warning (13033): The pin "GPIO_0[19]" is fed by GND
    Warning (13033): The pin "GPIO_0[20]" is fed by GND
    Warning (13033): The pin "GPIO_0[21]" is fed by GND
    Warning (13033): The pin "GPIO_0[22]" is fed by GND
    Warning (13033): The pin "GPIO_0[23]" is fed by GND
    Warning (13033): The pin "GPIO_0[24]" is fed by GND
    Warning (13033): The pin "GPIO_0[25]" is fed by GND
    Warning (13033): The pin "GPIO_0[26]" is fed by GND
    Warning (13033): The pin "GPIO_0[27]" is fed by GND
    Warning (13033): The pin "GPIO_0[28]" is fed by GND
    Warning (13033): The pin "GPIO_0[29]" is fed by GND
    Warning (13033): The pin "GPIO_0[30]" is fed by GND
    Warning (13033): The pin "GPIO_0[31]" is fed by GND
    Warning (13033): The pin "GPIO_0[32]" is fed by GND
    Warning (13033): The pin "GPIO_0[33]" is fed by GND
    Warning (13033): The pin "GPIO_0[34]" is fed by GND
    Warning (13033): The pin "GPIO_0[35]" is fed by GND
    Warning (13033): The pin "GPIO_1[0]" is fed by GND
    Warning (13033): The pin "GPIO_1[1]" is fed by GND
    Warning (13033): The pin "GPIO_1[2]" is fed by GND
    Warning (13033): The pin "GPIO_1[3]" is fed by GND
    Warning (13033): The pin "GPIO_1[4]" is fed by GND
    Warning (13033): The pin "GPIO_1[5]" is fed by GND
    Warning (13033): The pin "GPIO_1[6]" is fed by GND
    Warning (13033): The pin "GPIO_1[7]" is fed by GND
    Warning (13033): The pin "GPIO_1[8]" is fed by GND
    Warning (13033): The pin "GPIO_1[9]" is fed by GND
    Warning (13033): The pin "GPIO_1[10]" is fed by GND
    Warning (13033): The pin "GPIO_1[11]" is fed by GND
    Warning (13033): The pin "GPIO_1[12]" is fed by GND
    Warning (13033): The pin "GPIO_1[13]" is fed by GND
    Warning (13033): The pin "GPIO_1[14]" is fed by GND
    Warning (13033): The pin "GPIO_1[15]" is fed by GND
    Warning (13033): The pin "GPIO_1[16]" is fed by GND
    Warning (13033): The pin "GPIO_1[17]" is fed by GND
    Warning (13033): The pin "GPIO_1[18]" is fed by GND
    Warning (13033): The pin "GPIO_1[19]" is fed by GND
    Warning (13033): The pin "GPIO_1[20]" is fed by GND
    Warning (13033): The pin "GPIO_1[21]" is fed by GND
    Warning (13033): The pin "GPIO_1[22]" is fed by GND
    Warning (13033): The pin "GPIO_1[23]" is fed by GND
    Warning (13033): The pin "GPIO_1[24]" is fed by GND
    Warning (13033): The pin "GPIO_1[25]" is fed by GND
    Warning (13033): The pin "GPIO_1[26]" is fed by GND
    Warning (13033): The pin "GPIO_1[27]" is fed by GND
    Warning (13033): The pin "GPIO_1[28]" is fed by GND
    Warning (13033): The pin "GPIO_1[29]" is fed by GND
    Warning (13033): The pin "GPIO_1[30]" is fed by GND
    Warning (13033): The pin "GPIO_1[31]" is fed by GND
    Warning (13033): The pin "GPIO_1[32]" is fed by GND
    Warning (13033): The pin "GPIO_1[33]" is fed by GND
    Warning (13033): The pin "GPIO_1[34]" is fed by GND
    Warning (13033): The pin "GPIO_1[35]" is fed by GND
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at VCC
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "AUD_BCLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_DACLRCK" is stuck at GND
    Warning (13410): Pin "AUD_ADCLRCL" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "PS2_CLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "SD_DAT3" is stuck at GND
    Warning (13410): Pin "SD_CMD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
Info (21057): Implemented 626 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 221 output pins
    Info (21060): Implemented 157 bidirectional pins
    Info (21061): Implemented 204 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 318 warnings
    Info: Peak virtual memory: 507 megabytes
    Info: Processing ended: Tue Jan 27 12:43:39 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


