Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Pixel_On_Text.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Pixel_On_Text.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Pixel_On_Text"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : Pixel_On_Text
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/dhansen17/Desktop/Mod_for_Project/Mod_for_Project/commonPak.vhd" in Library work.
Architecture commonpak of Entity commonpak is up to date.
Compiling vhdl file "C:/Users/dhansen17/Desktop/Mod_for_Project/Mod_for_Project/Font_Rom.vhd" in Library work.
Architecture behavioral of Entity font_rom is up to date.
Compiling vhdl file "C:/Users/dhansen17/Desktop/Mod_for_Project/Mod_for_Project/Pixek_On_Text.vhd" in Library work.
Entity <pixel_on_text> compiled.
Entity <pixel_on_text> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Pixel_On_Text> in library <work> (architecture <behavioral>) with generics.
	textLength = 11

Analyzing hierarchy for entity <Font_Rom> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Pixel_On_Text> in library <work> (Architecture <behavioral>).
	textLength = 11
Entity <Pixel_On_Text> analyzed. Unit <Pixel_On_Text> generated.

Analyzing Entity <Font_Rom> in library <work> (Architecture <Behavioral>).
INFO:Xst:1432 - Contents of array <ROM> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <ROM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <Font_Rom> analyzed. Unit <Font_Rom> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Font_Rom>.
    Related source file is "C:/Users/dhansen17/Desktop/Mod_for_Project/Mod_for_Project/Font_Rom.vhd".
WARNING:Xst:647 - Input <addr<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 2048x8-bit ROM for signal <$varindex0000> created at line 2247.
    Found 8-bit register for signal <fontRow>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <Font_Rom> synthesized.


Synthesizing Unit <Pixel_On_Text>.
    Related source file is "C:/Users/dhansen17/Desktop/Mod_for_Project/Mod_for_Project/Pixek_On_Text.vhd".
WARNING:Xst:646 - Signal <charCode<31:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <charBitInRow<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pixel>.
    Found 32-bit adder for signal <charPosition>.
    Found 32-bit adder for signal <charPosition$add0000>.
    Found 32-bit adder for signal <charPosition$addsub0000>.
    Found 32-bit subtractor for signal <charPosition$sub0000> created at line 77.
    Found 32-bit adder for signal <fontAddress>.
    Found 32-bit subtractor for signal <fontAddress$addsub0000> created at line 81.
    Found 32-bit adder for signal <inXRange$addsub0000> created at line 102.
    Found 32-bit comparator greatequal for signal <inXRange$cmp_ge0000> created at line 102.
    Found 32-bit comparator less for signal <inXRange$cmp_lt0000> created at line 102.
    Found 32-bit adder for signal <inYRange$addsub0000> created at line 107.
    Found 32-bit comparator greatequal for signal <inYRange$cmp_ge0000> created at line 107.
    Found 32-bit comparator less for signal <inYRange$cmp_lt0000> created at line 107.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <Pixel_On_Text> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 2048x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 6
 32-bit subtractor                                     : 2
# Registers                                            : 2
 1-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <fontRow_0> of sequential type is unconnected in block <fontRom>.

Synthesizing (advanced) Unit <Font_Rom>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <fontRow>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <fontRow>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Font_Rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 3
 32-bit subtractor                                     : 2
 4-bit adder                                           : 2
 7-bit adder                                           : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 4
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Pixel_On_Text> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Pixel_On_Text, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Pixel_On_Text.ngr
Top Level Output File Name         : Pixel_On_Text
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 218

Cell Usage :
# BELS                             : 627
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 53
#      LUT2                        : 177
#      LUT3                        : 8
#      LUT4                        : 65
#      MUXCY                       : 230
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 83
# FlipFlops/Latches                : 1
#      FDR                         : 1
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 206
#      IBUF                        : 205
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                      161  out of   7680     2%  
 Number of 4 input LUTs:                308  out of  15360     2%  
 Number of IOs:                         218
 Number of bonded IOBs:                 207  out of    173   119% (*) 
    IOB Flip Flops:                       1
 Number of BRAMs:                         1  out of     24     4%  
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 20.148ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 82324 / 12
-------------------------------------------------------------------------
Offset:              20.148ns (Levels of Logic = 49)
  Source:            horzCoord<0> (PAD)
  Destination:       fontRom/Mrom__varindex0000/fontRom/Mrom__varindex0000 (RAM)
  Destination Clock: clk rising

  Data Path: horzCoord<0> to fontRom/Mrom__varindex0000/fontRom/Mrom__varindex0000
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  horzCoord_0_IBUF (horzCoord_0_IBUF)
     LUT2:I0->O            1   0.551   0.000  Msub_charPosition_sub0000_lut<0> (Msub_charPosition_sub0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Msub_charPosition_sub0000_cy<0> (Msub_charPosition_sub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<1> (Msub_charPosition_sub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<2> (Msub_charPosition_sub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<3> (Msub_charPosition_sub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<4> (Msub_charPosition_sub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<5> (Msub_charPosition_sub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<6> (Msub_charPosition_sub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<7> (Msub_charPosition_sub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<8> (Msub_charPosition_sub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<9> (Msub_charPosition_sub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<10> (Msub_charPosition_sub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<11> (Msub_charPosition_sub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<12> (Msub_charPosition_sub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<13> (Msub_charPosition_sub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<14> (Msub_charPosition_sub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<15> (Msub_charPosition_sub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<16> (Msub_charPosition_sub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<17> (Msub_charPosition_sub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<18> (Msub_charPosition_sub0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<19> (Msub_charPosition_sub0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<20> (Msub_charPosition_sub0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<21> (Msub_charPosition_sub0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<22> (Msub_charPosition_sub0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<23> (Msub_charPosition_sub0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<24> (Msub_charPosition_sub0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<25> (Msub_charPosition_sub0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<26> (Msub_charPosition_sub0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<27> (Msub_charPosition_sub0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<28> (Msub_charPosition_sub0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Msub_charPosition_sub0000_cy<29> (Msub_charPosition_sub0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Msub_charPosition_sub0000_cy<30> (Msub_charPosition_sub0000_cy<30>)
     XORCY:CI->O           4   0.904   0.943  Msub_charPosition_sub0000_xor<31> (charPosition_sub0000<31>)
     LUT4:I3->O            2   0.551   1.072  charCode_7_cmp_eq000021 (N3)
     LUT4:I1->O            5   0.551   1.260  charCode_0_mux000011 (N01)
     LUT4:I0->O            7   0.551   1.092  charCode_0_mux000021 (N4)
     LUT4:I3->O            1   0.551   1.140  charCode_0_mux000048 (charCode_0_mux000048)
     LUT4:I0->O            1   0.551   0.827  charCode_0_mux000058_SW0 (N53)
     LUT4:I3->O            1   0.551   1.140  charCode_0_mux000058 (charCode<0>)
     LUT2:I0->O            1   0.551   0.000  Madd_fontAddress_lut<4> (Madd_fontAddress_lut<4>)
     MUXCY:S->O            1   0.500   0.000  Madd_fontAddress_cy<4> (Madd_fontAddress_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_fontAddress_cy<5> (Madd_fontAddress_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_fontAddress_cy<6> (Madd_fontAddress_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_fontAddress_cy<7> (Madd_fontAddress_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_fontAddress_cy<8> (Madd_fontAddress_cy<8>)
     MUXCY:CI->O           0   0.064   0.000  Madd_fontAddress_cy<9> (Madd_fontAddress_cy<9>)
     XORCY:CI->O           1   0.904   0.801  Madd_fontAddress_xor<10> (fontAddress<10>)
     begin scope: 'fontRom/Mrom__varindex0000'
     RAMB16:ADDRA13            0.350          fontRom/Mrom__varindex0000
    ----------------------------------------
    Total                     20.148ns (10.627ns logic, 9.521ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            pixel (FF)
  Destination:       pixel (PAD)
  Source Clock:      clk rising

  Data Path: pixel to pixel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.720   0.801  pixel (pixel_OBUF)
     OBUF:I->O                 5.644          pixel_OBUF (pixel)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.59 secs
 
--> 

Total memory usage is 340700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

