#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May  5 21:32:16 2022
# Process ID: 8153
# Current directory: /home/daniel/Escritorio/FullDesignWriteCounter/build
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/daniel/Escritorio/FullDesignWriteCounter/build/vivado.log
# Journal file: /home/daniel/Escritorio/FullDesignWriteCounter/build/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a200t-sbg484-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a200t-sbg484-1
Command: synth_design -directive default -top top -part xc7a200t-sbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8160
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.758 ; gain = 0.000 ; free physical = 106 ; free virtual = 2532
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:20]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5751]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5771]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5786]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5818]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5850]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5882]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5914]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5928]
INFO: [Synth 8-226] default block is never used [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:5979]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (2#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1410]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 3.571000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 45.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 135.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 180.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 225.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (4#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX_CTRL' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1211]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX_CTRL' (5#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1211]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (6#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:9989]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:9989]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2__parameterized0' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2__parameterized0' (6#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_1' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10037]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10037]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_2' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10085]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10085]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_3' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10133]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10133]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_4' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10181]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10181]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_5' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10229]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10229]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_6' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10277]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10277]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_7' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10325]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10325]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_8' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10373]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10373]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_9' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10421]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10421]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_10' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10469]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10469]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_11' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10517]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10517]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_12' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10565]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10565]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_13' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10613]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10613]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_14' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10661]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10661]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_15' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10709]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10709]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_16' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10757]
WARNING: [Synth 8-7023] instance 'ISERDESE2_16' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10757]
WARNING: [Synth 8-7071] port 'CE2' of module 'ISERDESE2' is unconnected for instance 'ISERDESE2_17' [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10805]
WARNING: [Synth 8-7023] instance 'ISERDESE2_17' of module 'ISERDESE2' has 28 connections declared, but only 27 given [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:10805]
INFO: [Synth 8-6157] synthesizing module 'FIFO_DUALCLOCK_MACRO' [/usr/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 8'b10000000 
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter DATA_P bound to: FALSE - type: string 
	Parameter d_size bound to: 18 - type: integer 
	Parameter D_WIDTH bound to: 16 - type: integer 
	Parameter DIP_WIDTH bound to: 0 - type: integer 
	Parameter DOP_WIDTH bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
	Parameter MAX_D_WIDTH bound to: 64 - type: integer 
	Parameter MAX_DP_WIDTH bound to: 8 - type: integer 
	Parameter MAX_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter fin_width bound to: 14 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'FIFO36E1' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14374]
	Parameter ALMOST_EMPTY_OFFSET bound to: 8'b10000000 
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E1' (7#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14374]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_DUALCLOCK_MACRO' (8#1) [/usr/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
INFO: [Synth 8-6157] synthesizing module 'FIFO_DUALCLOCK_MACRO__parameterized0' [/usr/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 3'b110 
	Parameter ALMOST_FULL_OFFSET bound to: 8'b10000000 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter DATA_P bound to: FALSE - type: string 
	Parameter d_size bound to: 18 - type: integer 
	Parameter D_WIDTH bound to: 16 - type: integer 
	Parameter DIP_WIDTH bound to: 0 - type: integer 
	Parameter DOP_WIDTH bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
	Parameter MAX_D_WIDTH bound to: 64 - type: integer 
	Parameter MAX_DP_WIDTH bound to: 8 - type: integer 
	Parameter MAX_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter fin_width bound to: 14 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'FIFO36E1__parameterized0' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14374]
	Parameter ALMOST_EMPTY_OFFSET bound to: 3'b110 
	Parameter ALMOST_FULL_OFFSET bound to: 8'b10000000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E1__parameterized0' (8#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14374]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_DUALCLOCK_MACRO__parameterized0' (8#1) [/usr/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
INFO: [Synth 8-6157] synthesizing module 'FIFO_DUALCLOCK_MACRO__parameterized1' [/usr/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 8'b10000000 
	Parameter ALMOST_FULL_OFFSET bound to: 8'b10000000 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter DATA_P bound to: FALSE - type: string 
	Parameter d_size bound to: 18 - type: integer 
	Parameter D_WIDTH bound to: 16 - type: integer 
	Parameter DIP_WIDTH bound to: 0 - type: integer 
	Parameter DOP_WIDTH bound to: 1 - type: integer 
	Parameter COUNT_WIDTH bound to: 11 - type: integer 
	Parameter MAX_D_WIDTH bound to: 64 - type: integer 
	Parameter MAX_DP_WIDTH bound to: 8 - type: integer 
	Parameter MAX_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter fin_width bound to: 14 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'FIFO36E1__parameterized1' [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14374]
	Parameter ALMOST_EMPTY_OFFSET bound to: 8'b10000000 
	Parameter ALMOST_FULL_OFFSET bound to: 8'b10000000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E1__parameterized1' (8#1) [/usr/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14374]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_DUALCLOCK_MACRO__parameterized1' (8#1) [/usr/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2304.758 ; gain = 0.000 ; free physical = 809 ; free virtual = 3300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2304.758 ; gain = 0.000 ; free physical = 811 ; free virtual = 3304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2304.758 ; gain = 0.000 ; free physical = 811 ; free virtual = 3304
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2304.758 ; gain = 0.000 ; free physical = 799 ; free virtual = 3294
INFO: [Netlist 29-17] Analyzing 353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {mr_ff == TRUE}'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:188]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:190]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:190]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:192]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:192]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:192]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:192]
Finished Parsing XDC File [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.441 ; gain = 0.000 ; free physical = 682 ; free virtual = 3198
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 3 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2347.441 ; gain = 0.000 ; free physical = 682 ; free virtual = 3198
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 740 ; free virtual = 3267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 740 ; free virtual = 3267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 739 ; free virtual = 3267
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsmwritefifo0_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmreadfifo0_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmwritefifo1_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmreadfifo1_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmwritefifo2_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmreadfifo2_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmwritefifo3_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmreadfifo3_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmwritefifo4_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmreadfifo4_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmwritefifo5_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmreadfifo5_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmwritefifo6_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmreadfifo6_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmwritefifo7_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmreadfifo7_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmbit_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmframe_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsmframedefault_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsm1_state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE2 |                               10 |                               11
                 iSTATE1 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmframedefault_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmbit_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE2 |                               10 |                               11
                 iSTATE1 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmframe_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm1_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmreadfifo0_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmwritefifo1_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmwritefifo0_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmwritefifo2_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmwritefifo3_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmwritefifo4_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmwritefifo7_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmwritefifo5_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmwritefifo6_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmreadfifo1_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmreadfifo2_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmreadfifo3_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmreadfifo4_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmreadfifo5_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmreadfifo6_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsmreadfifo7_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 694 ; free virtual = 3226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 15    
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 40    
	   3 Input    2 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 88    
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 35    
	   5 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 651 ; free virtual = 3193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 522 ; free virtual = 3072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 503 ; free virtual = 3053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 498 ; free virtual = 3048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:8446]
WARNING: [Synth 8-5410] Found another clock driver BUFG:O [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.v:9856]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 498 ; free virtual = 3048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 498 ; free virtual = 3048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 498 ; free virtual = 3048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 497 ; free virtual = 3048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 497 ; free virtual = 3048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 497 ; free virtual = 3048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BUFG         |     2|
|2     |BUFGMUX_CTRL |     3|
|3     |BUFR         |     1|
|4     |CARRY4       |     5|
|5     |FIFO36E1     |   320|
|8     |ISERDESE2    |    18|
|10    |LUT1         |    12|
|11    |LUT2         |   344|
|12    |LUT3         |    23|
|13    |LUT4         |    67|
|14    |LUT5         |    78|
|15    |LUT6         |   123|
|16    |MUXF7        |    17|
|17    |MUXF8        |     7|
|18    |PLLE2_BASE   |     1|
|19    |FDRE         |   185|
|20    |IBUF         |    10|
|21    |IBUFDS       |    10|
|22    |OBUF         |     9|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 2347.441 ; gain = 42.684 ; free physical = 497 ; free virtual = 3048
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 2347.441 ; gain = 0.000 ; free physical = 550 ; free virtual = 3100
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 2347.449 ; gain = 42.684 ; free physical = 550 ; free virtual = 3100
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2347.449 ; gain = 0.000 ; free physical = 537 ; free virtual = 3095
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {mr_ff == TRUE}'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:188]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:190]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:190]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:192]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:192]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:192]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc:192]
Finished Parsing XDC File [/home/daniel/Escritorio/FullDesignWriteCounter/build/top.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.285 ; gain = 0.000 ; free physical = 555 ; free virtual = 3115
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 3 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 2364.285 ; gain = 59.602 ; free physical = 710 ; free virtual = 3270
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:02 . Memory (MB): peak = 2695.828 ; gain = 44.727 ; free physical = 338 ; free virtual = 2923

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 148c67881

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2695.828 ; gain = 0.000 ; free physical = 338 ; free virtual = 2924

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 74 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bcc51be2

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 196 ; free virtual = 2782
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bcc51be2

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 196 ; free virtual = 2782
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cf0e1cea

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 184 ; free virtual = 2769
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1828fbc90

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 183 ; free virtual = 2769
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1828fbc90

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 183 ; free virtual = 2769
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1828fbc90

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 183 ; free virtual = 2769
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 183 ; free virtual = 2769
Ending Logic Optimization Task | Checksum: 14f2ebfaf

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 183 ; free virtual = 2769

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14f2ebfaf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 315 ; free virtual = 2901

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14f2ebfaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 315 ; free virtual = 2901

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 315 ; free virtual = 2901
Ending Netlist Obfuscation Task | Checksum: 14f2ebfaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 315 ; free virtual = 2901
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.828 ; gain = 163.727 ; free physical = 315 ; free virtual = 2901
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 290 ; free virtual = 2878
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9177ffd7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 290 ; free virtual = 2878
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 290 ; free virtual = 2878

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6c0723d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 314 ; free virtual = 2906

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136cf1f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 309 ; free virtual = 2901

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136cf1f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 309 ; free virtual = 2902
Phase 1 Placer Initialization | Checksum: 136cf1f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.828 ; gain = 0.000 ; free physical = 306 ; free virtual = 2900

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c6455ae7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 301 ; free virtual = 2895

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12b60e38a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 301 ; free virtual = 2895

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 14 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2822.832 ; gain = 0.000 ; free physical = 280 ; free virtual = 2877

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1b6d12c0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 280 ; free virtual = 2877
Phase 2.3 Global Placement Core | Checksum: 19e20f2bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 292 ; free virtual = 2890
Phase 2 Global Placement | Checksum: 19e20f2bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 295 ; free virtual = 2893

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b020640a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 295 ; free virtual = 2893

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28ab34bdc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 295 ; free virtual = 2893

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f08ba9ad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 295 ; free virtual = 2893

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23bce607c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 295 ; free virtual = 2893

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2cd00db5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 294 ; free virtual = 2892

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2acb68ae0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 27a09d17c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22d4e6acd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1dd19b57c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 290 ; free virtual = 2888
Phase 3 Detail Placement | Checksum: 1dd19b57c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 290 ; free virtual = 2888

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18b4f05a4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.020 | TNS=-0.020 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a8dc9c7d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2822.832 ; gain = 0.000 ; free physical = 286 ; free virtual = 2885
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 222cd3bfa

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2822.832 ; gain = 0.000 ; free physical = 286 ; free virtual = 2885
Phase 4.1.1.1 BUFG Insertion | Checksum: 18b4f05a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 286 ; free virtual = 2885
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 286 ; free virtual = 2885
Phase 4.1 Post Commit Optimization | Checksum: 104822fbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 286 ; free virtual = 2885

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 104822fbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 104822fbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886
Phase 4.3 Placer Reporting | Checksum: 104822fbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2822.832 ; gain = 0.000 ; free physical = 287 ; free virtual = 2886

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1024a015a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886
Ending Placer Task | Checksum: e8d65f13

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 287 ; free virtual = 2886
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2822.832 ; gain = 8.004 ; free physical = 314 ; free virtual = 2913
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2822.832 ; gain = 0.000 ; free physical = 303 ; free virtual = 2902
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2822.832 ; gain = 0.000 ; free physical = 313 ; free virtual = 2912
# report_clock_utilization -file top_clock_utilization.rpt
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 26213a51 ConstDB: 0 ShapeSum: c2b524c2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13e18a7d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2926.805 ; gain = 71.957 ; free physical = 152 ; free virtual = 2689
Post Restoration Checksum: NetGraph: 44e08485 NumContArr: f938234d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13e18a7d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2926.805 ; gain = 71.957 ; free physical = 153 ; free virtual = 2690

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13e18a7d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2927.801 ; gain = 72.953 ; free physical = 141 ; free virtual = 2679

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13e18a7d2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2927.801 ; gain = 72.953 ; free physical = 141 ; free virtual = 2679
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e484e09e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 184 ; free virtual = 2666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.596  | TNS=0.000  | WHS=-0.192 | THS=-191.891|

Phase 2 Router Initialization | Checksum: 153e93f01

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 182 ; free virtual = 2664

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000384654 %
  Global Horizontal Routing Utilization  = 3.30469e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6050
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6050
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 153e93f01

Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 181 ; free virtual = 2663
Phase 3 Initial Routing | Checksum: 21b592b25

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 177 ; free virtual = 2660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.676  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15f434127

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 174 ; free virtual = 2657
Phase 4 Rip-up And Reroute | Checksum: 15f434127

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 174 ; free virtual = 2657

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ade67098

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 173 ; free virtual = 2657
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.676  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ade67098

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 173 ; free virtual = 2657

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ade67098

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 173 ; free virtual = 2657
Phase 5 Delay and Skew Optimization | Checksum: 1ade67098

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 173 ; free virtual = 2657

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19aba7e5e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 173 ; free virtual = 2657
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.676  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 121a29ea2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 173 ; free virtual = 2657
Phase 6 Post Hold Fix | Checksum: 121a29ea2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 173 ; free virtual = 2657

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.31366 %
  Global Horizontal Routing Utilization  = 1.12482 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1002dec68

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 173 ; free virtual = 2656

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1002dec68

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 172 ; free virtual = 2656

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dae2fd7f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 170 ; free virtual = 2653

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.676  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: dae2fd7f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 171 ; free virtual = 2655
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 195 ; free virtual = 2678

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2992.301 ; gain = 137.453 ; free physical = 195 ; free virtual = 2678
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3000.305 ; gain = 0.000 ; free physical = 177 ; free virtual = 2676
INFO: [Common 17-1381] The checkpoint '/home/daniel/Escritorio/FullDesignWriteCounter/build/top_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (317)
5. checking no_input_delay (18)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: afe_dclkp (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: afe_fclkp (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (317)
--------------------------------------------------
 There are 299 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.676        0.000                      0                 5481        0.040        0.000                      0                 5481        4.500        0.000                       0                   775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              0.676        0.000                      0                 5161        0.040        0.000                      0                 5161        4.500        0.000                       0                   775  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100             clk100                   0.768        0.000                      0                  320        0.986        0.000                      0                  320  


# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Escritorio/FullDesignWriteCounter/build/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3000.305 ; gain = 0.000 ; free physical = 115 ; free virtual = 2596
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL_1. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL_2. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL_1. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL_2. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL_1. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL_2. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL_1. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for BUFGMUX_CTRL_2. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
0 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2. This can result in corrupted data. The ISERDESE2/CLK / ISERDESE2/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_1. This can result in corrupted data. The ISERDESE2_1/CLK / ISERDESE2_1/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_10. This can result in corrupted data. The ISERDESE2_10/CLK / ISERDESE2_10/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_11. This can result in corrupted data. The ISERDESE2_11/CLK / ISERDESE2_11/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_12. This can result in corrupted data. The ISERDESE2_12/CLK / ISERDESE2_12/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_13. This can result in corrupted data. The ISERDESE2_13/CLK / ISERDESE2_13/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_14. This can result in corrupted data. The ISERDESE2_14/CLK / ISERDESE2_14/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_15. This can result in corrupted data. The ISERDESE2_15/CLK / ISERDESE2_15/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_16. This can result in corrupted data. The ISERDESE2_16/CLK / ISERDESE2_16/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_17. This can result in corrupted data. The ISERDESE2_17/CLK / ISERDESE2_17/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_2. This can result in corrupted data. The ISERDESE2_2/CLK / ISERDESE2_2/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_3. This can result in corrupted data. The ISERDESE2_3/CLK / ISERDESE2_3/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_4. This can result in corrupted data. The ISERDESE2_4/CLK / ISERDESE2_4/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_5. This can result in corrupted data. The ISERDESE2_5/CLK / ISERDESE2_5/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_6. This can result in corrupted data. The ISERDESE2_6/CLK / ISERDESE2_6/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_7. This can result in corrupted data. The ISERDESE2_7/CLK / ISERDESE2_7/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_8. This can result in corrupted data. The ISERDESE2_8/CLK / ISERDESE2_8/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_9. This can result in corrupted data. The ISERDESE2_9/CLK / ISERDESE2_9/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/daniel/Escritorio/FullDesignWriteCounter/build/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May  5 21:35:35 2022. For additional details about this file, please refer to the WebTalk help file at /usr/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3387.402 ; gain = 387.098 ; free physical = 409 ; free virtual = 2544
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 top.bit" -file top.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 top.bit} -file top.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile top.bit
Writing file ./top.bin
Writing log file ./top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00947A5B    May  5 21:35:29 2022    top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Thu May  5 21:35:39 2022...
