// Seed: 1216777604
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    input  wor  id_2
    , id_7,
    input  tri1 id_3,
    input  wand id_4,
    output tri1 id_5
);
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output logic id_2,
    output wand id_3,
    output supply1 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input uwire id_8,
    output logic id_9,
    output supply1 id_10,
    input tri id_11,
    output wand id_12,
    output supply0 id_13,
    input wor id_14,
    input logic id_15,
    output tri id_16,
    input wire id_17
);
  module_0 modCall_1 (
      id_14,
      id_11,
      id_17,
      id_14,
      id_8,
      id_13
  );
  assign modCall_1.id_0 = 0;
  tri id_19 = id_17;
  always @(posedge id_6) begin : LABEL_0
    id_2 <= id_15;
    id_9 <= 1;
  end
endmodule
