Warning: Design 'cv32e40p_core' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : cv32e40p_core
Version: O-2018.06-SP5-5
Date   : Sat Feb 15 14:49:11 2025
****************************************


  Timing Path Group 'clk_i'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          1.24
  Critical Path Slack:           0.26
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         81
  Hierarchical Port Count:       8829
  Leaf Cell Count:              15112
  Buf/Inv Cell Count:            1738
  Buf Cell Count:                  12
  Inv Cell Count:                1726
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12817
  Sequential Cell Count:         2295
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    16748.424233
  Noncombinational Area:  9499.924310
  Buf/Inv Area:            966.910006
  Total Buffer Area:            10.64
  Total Inverter Area:         956.27
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             26248.348543
  Design Area:           26248.348543


  Design Rules
  -----------------------------------
  Total Number of Nets:         17684
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vnu-compute-3

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   28.06
  Logic Optimization:                 33.25
  Mapping Optimization:               20.59
  -----------------------------------------
  Overall Compile Time:              118.29
  Overall Compile Wall Clock Time:   118.79

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
