/**
* Copyright (c) 2025 Huawei Technologies Co., Ltd.
* This program is free software, you can redistribute it and/or modify it under the terms and conditions of
* CANN Open Software License Agreement Version 2.0 (the "License").
* Please refer to the License for details. You may not use this file except in compliance with the License.
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
* INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
* See LICENSE in the root of the software repository for the full text of the License.
*/
#if !defined(__ASCENDC_INCLUDE_INTERNAL_HEADERS__)
#pragma message("impl/basic_api/dav_m510/kernel_operator_vec_duplicate_impl.h is an internal header file and must not be used directly. Functions or variables defined in this file may be removed in the future. Please use \"#include \"basic_api/kernel_vec_intf.h\"\" and use public functions or variables defined in interface headers files.")
#define __ASCENDC_INCLUDE_INTERNAL_HEADERS__
#define __UNDEF_ASCENDC_INCLUDE_INTERNAL_HEADERS_KERNEL_OPERATOR_VEC_DUPLICATE_IMPL_H__
#endif

#ifndef ASCENDC_MODULE_OPERATOR_VEC_DUPLICATE_IMPL_H
#define ASCENDC_MODULE_OPERATOR_VEC_DUPLICATE_IMPL_H
#include <type_traits>
#include "kernel_operator_common_impl.h"
#include "kernel_operator_vec_template_impl.h"
#include "../reg_compute/kernel_reg_compute_intf_impl.h"

namespace AscendC {
template <typename T> constexpr __aicore__ inline void CheckDuplicateSupportedType()
{
    static_assert(SupportType<T, bool, int8_t, uint8_t, fp4x2_e2m1_t, fp4x2_e1m2_t, hifloat8_t, fp8_e5m2_t,
                                fp8_e4m3fn_t, fp8_e8m0_t, half, bfloat16_t, int16_t, uint16_t, int32_t, uint32_t,
                                float, int64_t, uint64_t, complex32, complex64>(),
                  "Duplicate instr only support "
                  "bool/int8_t/uint8_t/fp4x2_e2m1_t/fp4x2_e1m2_t/hifloat8_t/fp8_e5m2_t/fp8_e4m3fn_t/"
                  "fp8_e8m0_t/half/bfloat16_t/int16_t/uint16_t/int32_t/uint32_t/float/int64_t/uint64_t/complex32/"
                  "complex64 type on current device");
}

template <typename T> constexpr __aicore__ inline void CheckDuplicateL0SupportedType()
{
    static_assert(SupportType<T, half, bfloat16_t, int16_t, uint16_t,
        int32_t, uint32_t, float>(),
        "Duplicate instr only support half/bfloat16_t/int16_t/uint16_t/int32_t/"
        "uint32_t/float type on current device");
}

namespace Internal {
template <bool isSetMask, bool isMaskBitMode, bool isNormalMode, typename T>
__aicore__ inline void VecDupLevel0VFImpl(__ubuf__ T *dst, const T& scalarValue, const uint64_t maskArray[],
    const uint64_t maskCount, const uint8_t repeatTime, const uint16_t dstBlockStride, const uint8_t dstRepeatStride,
    __ubuf__ uint64_t *maskBuf)
{
    uint32_t count = VecMicroGetCount<isSetMask, isNormalMode, isMaskBitMode>(maskArray, maskCount, maskBuf);
    uint16_t newRepeatTimes = 0;
    newRepeatTimes = VecMicroGetRepeatTimes<T, isNormalMode>(count, repeatTime);
    Reg::MaskReg maskReg;
    Reg::MaskReg maskFull = Reg::CreateMask<T, Reg::MaskPattern::ALL>();
    Reg::RegTensor<T> dstVreg;
    if constexpr (isNormalMode) {
        maskReg = VecMicroGetMaskReg<T, isSetMask, isNormalMode, isMaskBitMode>(maskBuf, count);
    }
    constexpr uint8_t ElePerBlkT = GetDataBlockSizeInBytes() / sizeof(T);

    Reg::Duplicate(dstVreg, scalarValue, maskFull);
    for (uint16_t index = 0; index < newRepeatTimes; ++index) {
        if constexpr (!isNormalMode) {
            maskReg = VecMicroGetMaskReg<T, isSetMask, isNormalMode, isMaskBitMode>(maskBuf, count);
        }
        Reg::StoreAlign<T, Reg::DataCopyMode::DATA_BLOCK_COPY>(
                dst + index * dstRepeatStride * ElePerBlkT, dstVreg, dstBlockStride, maskReg);
    }
}

template <bool isSetMask, bool isMaskBitMode, typename T>
__aicore__ inline void VecDupLevel0Template(__ubuf__ T *dst, const T& scalarValue, const uint64_t maskArray[],
    const uint64_t maskCount, const uint8_t repeatTime, const uint16_t dstBlockStride, const uint8_t dstRepeatStride)
{
    if constexpr (isMaskBitMode) {
        ASCENDC_ASSERT(maskCount == 0, "maskCount must be 0 when isMaskBitMode is true.");
    } else {
        ASCENDC_ASSERT(maskArray == nullptr, "maskArray must be nullptr when isMaskBitMode is false.");
    }
    __ubuf__ uint64_t *maskBuf = nullptr;

    if (Internal::IsCounterMode()) {
        if constexpr (!isSetMask) {
            maskBuf = AscendCUtils::GetTemporaryBufferAddr<uint64_t>(GetRuntimeUBSize(), 2); // maskReg 256bit PK-> 128bit
        }
        VF_CALL<VecDupLevel0VFImpl<isSetMask, isMaskBitMode, false, T>>(dst, scalarValue, maskArray, maskCount,
            repeatTime, dstBlockStride, dstRepeatStride, maskBuf);
        if constexpr (!isSetMask) {
            AscendCUtils::FreeTemporaryBuffer<uint64_t>(maskBuf);
        }
    } else {
        if constexpr (isMaskBitMode) {
            if constexpr (SupportBytes<T, 1>()) {
                ASCENDC_ASSERT(isSetMask, "mask must be set when sizeof(T) is 1.");
                auto eventIDV2S = GetTPipePtr()->FetchEventID(HardEvent::V_S);
                SetFlag<HardEvent::V_S>(eventIDV2S);
                WaitFlag<HardEvent::V_S>(eventIDV2S);
                maskBuf = AscendCUtils::GetTemporaryBufferAddr<uint64_t>(GetRuntimeUBSize(), 4);
                maskBuf[0] = maskArray[0];
                maskBuf[1] = maskArray[1];
                maskBuf[2] = maskArray[2];
                maskBuf[3] = maskArray[3];
                auto eventIDS2V = GetTPipePtr()->FetchEventID(HardEvent::S_V);
                SetFlag<HardEvent::S_V>(eventIDS2V);
                WaitFlag<HardEvent::S_V>(eventIDS2V);
            } else if constexpr (isSetMask) {
                SetVectorMask<T>(maskArray[1], maskArray[0]); // set mask to SPR.MASK, movp in VF
            }
        }
        // when isSetMask is false, normal mode, maskBuf = nullptr, not support B8
        VF_CALL<VecDupLevel0VFImpl<isSetMask, isMaskBitMode, true, T>>(dst, scalarValue, maskArray, maskCount,
            repeatTime, dstBlockStride, dstRepeatStride, maskBuf);
        if constexpr (isMaskBitMode && SupportBytes<T, 1>()) {
            AscendC::AscendCUtils::FreeTemporaryBuffer<uint64_t>(maskBuf);
        }
    }
}
} // namespace Internal

template <typename T, bool isSetMask = true>
__aicore__ inline void DuplicateImpl(__ubuf__ T* dstLocal, const T& scalarValue, uint64_t mask,
    const uint8_t repeatTime, const uint16_t dstBlockStride, const uint8_t dstRepeatStride)
{
    CheckDuplicateL0SupportedType<T>();
    Internal::VecDupLevel0Template<isSetMask, false>(dstLocal, scalarValue, nullptr, mask,
                                    repeatTime, dstBlockStride, dstRepeatStride);
}

template <typename T, bool isSetMask = true>
__aicore__ inline void DuplicateImpl(__ubuf__ T* dstLocal, const T& scalarValue, uint64_t mask[],
    const uint8_t repeatTime, const uint16_t dstBlockStride, const uint8_t dstRepeatStride)
{
    CheckDuplicateL0SupportedType<T>();
    Internal::VecDupLevel0Template<isSetMask, true>(dstLocal, scalarValue, mask, 0,
                                        repeatTime, dstBlockStride, dstRepeatStride);
}

template <typename T, typename RegType>
__aicore__ inline void DuplicateFromScalarImpl(__ubuf__ T * dstLocal, const T& scalarValue, const int32_t& calCount)
{
    __VEC_SCOPE__
    {
        RegType dstReg;
        uint32_t sreg = static_cast<uint32_t>(calCount);
        Reg::MaskReg mask;
        constexpr uint32_t repeatStride = static_cast<uint32_t>(VECTOR_REG_WIDTH / sizeof(T) * RegType::trait.REG_NUM);
        uint16_t repeatTime = static_cast<uint16_t>(CeilDivision(calCount, repeatStride));
        Reg::MaskReg maskFull = Reg::CreateMask<T, Reg::MaskPattern::ALL, RegType::trait>();
        Reg::Duplicate(dstReg, scalarValue, maskFull);
        for (uint16_t i = 0; i < repeatTime; ++i) {
            mask = Reg::UpdateMask<T, RegType::trait>(sreg);
            Reg::StoreAlign(dstLocal + i * repeatStride, dstReg, mask);
        }
    }
}

template <typename T, typename RegType>
__aicore__ inline void DuplicateFromTensorImpl(__ubuf__ T * dstLocal, __ubuf__ T * srcLocal, const int32_t& calCount)
{
    __VEC_SCOPE__
    {
        RegType dstReg;
        RegType srcReg;
        uint32_t sreg = static_cast<uint32_t>(calCount);
        Reg::MaskReg mask;
        constexpr uint32_t repeatStride = static_cast<uint32_t>(VECTOR_REG_WIDTH / sizeof(T) * RegType::trait.REG_NUM);
        uint16_t repeatTime = static_cast<uint16_t>(CeilDivision(calCount, repeatStride));
        Reg::LoadAlign(srcReg, srcLocal);
        Reg::MaskReg maskFull = Reg::CreateMask<T, Reg::MaskPattern::ALL, RegType::trait>();
        Reg::Duplicate(dstReg, srcReg, maskFull);
        for (uint16_t i = 0; i < repeatTime; ++i) {
            mask = Reg::UpdateMask<T, RegType::trait>(sreg);
            Reg::StoreAlign(dstLocal + i * repeatStride, dstReg, mask);
        }
    }
}

template <typename T>
__aicore__ inline void DuplicateImpl(__ubuf__ T* dstLocal, const T& scalarValue, const int32_t& calCount)
{
    CheckDuplicateSupportedType<T>();
    if constexpr (SupportType<T, uint64_t, int64_t, complex32, complex64>()) {
        DuplicateFromScalarImpl<T, Reg::RegTensor<T, Reg::RegTraitNumTwo>>(
            dstLocal, scalarValue, calCount);
    } else {
        DuplicateFromScalarImpl<T, Reg::RegTensor<T, Reg::RegTraitNumOne>>(
            dstLocal, scalarValue, calCount);
    }
}

template <typename T>
__aicore__ inline void DuplicateImpl(__ubuf__ T* dstLocal, __ubuf__ T* srcLocal, const int32_t& calCount)
{
    CheckDuplicateSupportedType<T>();
    if constexpr (SupportType<T, uint64_t, int64_t, complex32, complex64>()) {
        DuplicateFromTensorImpl<T, Reg::RegTensor<T, Reg::RegTraitNumTwo>>(
            dstLocal, srcLocal, calCount);
    } else {
        DuplicateFromTensorImpl<T, Reg::RegTensor<T, Reg::RegTraitNumOne>>(
            dstLocal, srcLocal, calCount);
    }
}

template <typename T, bool hasUnalign = true>
__aicore__ inline void InterleaveImplNormal(__ubuf__ T *dst0Local, __ubuf__ T *dst1Local, __ubuf__ T *src0Local,
    __ubuf__ T *src1Local, const int32_t calCount)
{
    Reg::RegTensor<T> src0Reg, src1Reg, dst0Reg, dst1Reg;
    // split two part to process
    uint32_t halfCount = static_cast<uint32_t>(calCount) / 2;
    Reg::MaskReg preg;

    uint32_t sregLower = (uint32_t)(VECTOR_REG_WIDTH / sizeof(T));
    uint16_t repeatTime = CeilDivision(halfCount, sregLower);
    uint32_t sreg = calCount;
    // first process dst0Local
    for (uint16_t i = 0; i < repeatTime; ++i) {
        Reg::LoadAlign(src0Reg, src0Local + i * sregLower);
        Reg::LoadAlign(src1Reg, src1Local + i * sregLower);
        Reg::Interleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
        // two dst reg all need update mask
        preg = Reg::UpdateMask<T>(sreg);
        Reg::StoreAlign(dst0Local + i * 2 * sregLower, dst0Reg, preg);
        preg = Reg::UpdateMask<T>(sreg);
        Reg::StoreAlign(dst0Local + i * 2 * sregLower + sregLower, dst1Reg, preg);
    }
    // second process dst1Local, second element num is same as first element num
    if constexpr (!hasUnalign) {
        sreg = calCount;
        for (uint16_t i = 0; i < repeatTime; ++i) {
            Reg::LoadAlign(src0Reg, src0Local + halfCount + i * sregLower);
            Reg::LoadAlign(src1Reg, src1Local + halfCount + i * sregLower);
            Reg::Interleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
            // two dst reg all need update mask
            preg = Reg::UpdateMask<T>(sreg);
            Reg::StoreAlign(dst1Local + i * 2 * sregLower, dst0Reg, preg);
            preg = Reg::UpdateMask<T>(sreg);
            Reg::StoreAlign(dst1Local + i * 2 * sregLower + sregLower, dst1Reg, preg);
        }
    } else {
        sreg = calCount;
        Reg::UnalignReg ureg;
        for (uint16_t i = 0; i < repeatTime; ++i) {
            // unalign process, copy element is sregLower
            Reg::LoadUnAlignPre(ureg, src0Local + halfCount + i * sregLower);
            Reg::LoadUnAlign(src0Reg, ureg, src0Local + halfCount + i * sregLower);
            Reg::LoadUnAlignPre(ureg, src1Local + halfCount + i * sregLower);
            Reg::LoadUnAlign(src1Reg, ureg, src1Local + halfCount + i * sregLower);
            Reg::Interleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
            // two dst reg all need update mask
            preg = Reg::UpdateMask<T>(sreg);
            Reg::StoreAlign(dst1Local + i * 2 * sregLower, dst0Reg, preg);
            preg = Reg::UpdateMask<T>(sreg);
            Reg::StoreAlign(dst1Local + i * 2 * sregLower + sregLower, dst1Reg, preg);
        }
    }
}

template <typename T, bool hasUnalign = true>
__aicore__ inline void InterleaveImplB64(__ubuf__ T *dst0Local, __ubuf__ T *dst1Local, __ubuf__ T *src0Local,
    __ubuf__ T *src1Local, const int32_t calCount)
{
    Reg::RegTensor<T, Reg::RegTraitNumTwo> src0Reg, src1Reg, dst0Reg, dst1Reg;
    uint32_t halfCount = static_cast<uint32_t>(calCount) / 2;
    Reg::MaskReg preg;

    uint32_t sregLower = (uint32_t)(VECTOR_REG_WIDTH * 2 / sizeof(T));
    uint16_t repeatTime = CeilDivision(halfCount, sregLower);
    uint32_t sreg = calCount;
    // first process dst0Local
    for (uint16_t i = 0; i < repeatTime; ++i) {
        Reg::LoadAlign(src0Reg, src0Local + i * sregLower);
        Reg::LoadAlign(src1Reg, src1Local + i * sregLower);
        Reg::Interleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
        preg = Reg::UpdateMask<T, Reg::RegTraitNumTwo>(sreg);
        Reg::StoreAlign(dst0Local + i * 2 * sregLower, dst0Reg, preg);
        preg = Reg::UpdateMask<T, Reg::RegTraitNumTwo>(sreg);
        Reg::StoreAlign(dst0Local + i * 2 * sregLower + sregLower, dst1Reg, preg);
    }
    // second process dst1Local, second element num is same as first element num
    sreg = calCount;
    if constexpr (!hasUnalign) {
        for (uint16_t i = 0; i < repeatTime; ++i) {
            Reg::LoadAlign(src0Reg, src0Local + halfCount + i * sregLower);
            Reg::LoadAlign(src1Reg, src1Local + halfCount + i * sregLower);
            Reg::Interleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
            preg = Reg::UpdateMask<T, Reg::RegTraitNumTwo>(sreg);
            Reg::StoreAlign(dst1Local + i * 2 * sregLower, dst0Reg, preg);
            preg = Reg::UpdateMask<T, Reg::RegTraitNumTwo>(sreg);
            Reg::StoreAlign(dst1Local + i * 2 * sregLower + sregLower, dst1Reg, preg);
        }
    } else {
        Reg::UnalignReg ureg;
        Reg::RegTensor<T> src0RegTmp0, src0RegTmp1, src1RegTmp0, src1RegTmp1;
        for (uint16_t i = 0; i < repeatTime; ++i) {
            // unalign process, copy element is sregLower
            Reg::LoadUnAlignPre(ureg, src0Local + halfCount + i * sregLower);
            Reg::LoadUnAlign(src0RegTmp0, ureg, src0Local + halfCount + i * sregLower);
            Reg::LoadUnAlignPre(ureg, src0Local + halfCount + i * sregLower + VECTOR_REG_WIDTH / sizeof(T));
            Reg::LoadUnAlign(src0RegTmp1, ureg,
                src0Local + halfCount + i * sregLower + VECTOR_REG_WIDTH / sizeof(T));
            Reg::LoadUnAlignPre(ureg, src1Local + halfCount + i * sregLower);
            Reg::LoadUnAlign(src1RegTmp0, ureg, src1Local + halfCount + i * sregLower);
            Reg::LoadUnAlignPre(ureg, src1Local + halfCount + i * sregLower + VECTOR_REG_WIDTH / sizeof(T));
            Reg::LoadUnAlign(src1RegTmp1, ureg,
                src1Local + halfCount + i * sregLower + VECTOR_REG_WIDTH / sizeof(T));
            // simulate dual intlv to combine two regs
            Reg::DeInterleave((Reg::RegTensor<uint32_t> &)src0Reg.reg[0],
                (Reg::RegTensor<uint32_t> &)src0Reg.reg[1], (Reg::RegTensor<uint32_t> &)src0RegTmp0,
                (Reg::RegTensor<uint32_t> &)src0RegTmp1);
            Reg::DeInterleave((Reg::RegTensor<uint32_t> &)src1Reg.reg[0],
                (Reg::RegTensor<uint32_t> &)src1Reg.reg[1], (Reg::RegTensor<uint32_t> &)src1RegTmp0,
                (Reg::RegTensor<uint32_t> &)src1RegTmp1);
            // dual intlv
            Reg::Interleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
            preg = Reg::UpdateMask<T, Reg::RegTraitNumTwo>(sreg);
            Reg::StoreAlign(dst1Local + i * 2 * sregLower, dst0Reg, preg);
            preg = Reg::UpdateMask<T, Reg::RegTraitNumTwo>(sreg);
            Reg::StoreAlign(dst1Local + i * 2 * sregLower + sregLower, dst1Reg, preg);
        }
    }
}

template <typename T>
__aicore__ inline void InterleaveImpl(__ubuf__ T *dst0Local, __ubuf__ T *dst1Local, __ubuf__ T *src0Local,
    __ubuf__ T *src1Local, const int32_t calCount)
{
    static_assert(SupportType<T, uint8_t, int8_t, uint16_t, int16_t, uint32_t, int32_t, half, float, bfloat16_t,
        uint64_t, int64_t>(),
        "current data type is not supported on current device!");
    ASCENDC_ASSERT((calCount % 2 == 0), { KERNEL_LOG(KERNEL_ERROR, "calCount % 2 = 0!"); });
    if constexpr (sizeof(T) != 8) {
        if (calCount * sizeof(T) / 2 % ONE_BLOCK_SIZE == 0) {
            VF_CALL<InterleaveImplNormal<T, false>>(dst0Local, dst1Local, src0Local, src1Local, calCount);
        } else {
            VF_CALL<InterleaveImplNormal<T, true>>(dst0Local, dst1Local, src0Local, src1Local, calCount);
        }
    } else {
        if (calCount * sizeof(T) / 2 % ONE_BLOCK_SIZE == 0) {
            VF_CALL<InterleaveImplB64<T, false>>(dst0Local, dst1Local, src0Local, src1Local, calCount);
        } else {
            VF_CALL<InterleaveImplB64<T, true>>(dst0Local, dst1Local, src0Local, src1Local, calCount);
        }
    }
}

template <typename T, bool hasUnalign = true, bool hasSrc1 = true>
__aicore__ inline void DeInterleaveImplNormal(__ubuf__ T *dst0Local, __ubuf__ T *dst1Local, __ubuf__ T *src0Local,
    __ubuf__ T *src1Local, const int32_t calCount)
{
    Reg::RegTensor<T> src0Reg, src1Reg, dst0Reg, dst1Reg;
    uint32_t halfCount = static_cast<uint32_t>(calCount) / 2;
    Reg::MaskReg preg;

    uint32_t sregLower = (uint32_t)(VECTOR_REG_WIDTH / sizeof(T));
    uint16_t repeatTime = CeilDivision(halfCount, sregLower);
    uint32_t sreg = halfCount;
    // first process src0Local
    for (uint16_t i = 0; i < repeatTime; ++i) {
        Reg::LoadAlign(src0Reg, src0Local + i * 2 * sregLower);
        Reg::LoadAlign(src1Reg, src0Local + i * 2 * sregLower + sregLower);
        Reg::DeInterleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
        preg = Reg::UpdateMask<T>(sreg);
        Reg::StoreAlign(dst0Local + i * sregLower, dst0Reg, preg);
        Reg::StoreAlign(dst1Local + i * sregLower, dst1Reg, preg);
    }
    if constexpr (!hasSrc1) {
        return;
    }
    // second process src1Local
    if constexpr (!hasUnalign) {
        sreg = halfCount;
        for (uint16_t i = 0; i < repeatTime; ++i) {
            Reg::LoadAlign(src0Reg, src1Local + i * 2 * sregLower);
            Reg::LoadAlign(src1Reg, src1Local + i * 2 * sregLower + sregLower);
            Reg::DeInterleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
            preg = Reg::UpdateMask<T>(sreg);
            Reg::StoreAlign(dst0Local + halfCount + i * sregLower, dst0Reg, preg);
            Reg::StoreAlign(dst1Local + halfCount + i * sregLower, dst1Reg, preg);
        }
    } else {
        Reg::UnalignReg ureg;
        // split main and tail, because dst copy element is different with main block
        for (uint16_t i = 0; i < repeatTime - 1; ++i) {
            Reg::LoadAlign(src0Reg, src1Local + i * 2 * sregLower);
            Reg::LoadAlign(src1Reg, src1Local + i * 2 * sregLower + sregLower);
            Reg::DeInterleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
            __ubuf__ T *dst0LocalTmp = dst0Local + halfCount + i * sregLower;
            __ubuf__ T *dst1LocalTmp = dst1Local + halfCount + i * sregLower;
            // unalign process, copy element is sregLower
            Reg::StoreUnAlign(dst0LocalTmp, dst0Reg, ureg, sregLower);
            Reg::StoreUnAlignPost(dst0LocalTmp, ureg, 0);
            Reg::StoreUnAlign(dst1LocalTmp, dst1Reg, ureg, sregLower);
            Reg::StoreUnAlignPost(dst1LocalTmp, ureg, 0);
        }
        Reg::LoadAlign(src0Reg, src1Local + (repeatTime - 1) * 2 * sregLower);
        Reg::LoadAlign(src1Reg, src1Local + (repeatTime - 1) * 2 * sregLower + sregLower);
        Reg::DeInterleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
        // cal tail num
        uint32_t tailNum = halfCount - (repeatTime - 1) * sregLower;
        __ubuf__ T *dst0LocalTmp = dst0Local + halfCount + (repeatTime - 1) * sregLower;
        __ubuf__ T *dst1LocalTmp = dst1Local + halfCount + (repeatTime - 1) * sregLower;
        Reg::StoreUnAlign(dst0LocalTmp, dst0Reg, ureg, tailNum);
        Reg::StoreUnAlignPost(dst0LocalTmp, ureg, 0);
        Reg::StoreUnAlign(dst1LocalTmp, dst1Reg, ureg, tailNum);
        Reg::StoreUnAlignPost(dst1LocalTmp, ureg, 0);
    }
}

template <typename T, bool hasUnalign = true, bool hasSrc1 = true>
__aicore__ inline void DeInterleaveImplB64(__ubuf__ T *dst0Local, __ubuf__ T *dst1Local, __ubuf__ T *src0Local,
    __ubuf__ T *src1Local, const int32_t calCount)
{
    Reg::RegTensor<T, Reg::RegTraitNumTwo> src0Reg, src1Reg, dst0Reg, dst1Reg;
    uint32_t halfCount = static_cast<uint32_t>(calCount) / 2;
    Reg::MaskReg b64Preg;

    constexpr uint32_t sregLower = (uint32_t)(VECTOR_REG_WIDTH * 2 / sizeof(T));
    uint16_t repeatTime = CeilDivision(halfCount, sregLower);
    // first process src0Local
    uint32_t sreg = halfCount;
    for (uint16_t i = 0; i < repeatTime; ++i) {
        Reg::LoadAlign(src0Reg, src0Local + i * 2 * sregLower);
        Reg::LoadAlign(src1Reg, src0Local + i * 2 * sregLower + sregLower);
        Reg::DeInterleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
        b64Preg = Reg::UpdateMask<T, Reg::RegTraitNumTwo>(sreg);
        Reg::StoreAlign(dst0Local + i * sregLower, dst0Reg, b64Preg);
        Reg::StoreAlign(dst1Local + i * sregLower, dst1Reg, b64Preg);
    }
    if constexpr (!hasSrc1) {
        return;
    }
    // second process src1Local
    if constexpr (!hasUnalign) {
        sreg = halfCount;
        for (uint16_t i = 0; i < repeatTime; ++i) {
            Reg::LoadAlign(src0Reg, src1Local + i * 2 * sregLower);
            Reg::LoadAlign(src1Reg, src1Local + i * 2 * sregLower + sregLower);
            Reg::DeInterleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
            b64Preg = Reg::UpdateMask<T, Reg::RegTraitNumTwo>(sreg);
            Reg::StoreAlign(dst0Local + halfCount + i * sregLower, dst0Reg, b64Preg);
            Reg::StoreAlign(dst1Local + halfCount + i * sregLower, dst1Reg, b64Preg);
        }
    } else {
        Reg::UnalignReg ureg;
        // split main and tail
        Reg::RegTensor<T> dst0RegTmp0, dst0RegTmp1, dst1RegTmp0, dst1RegTmp1;
        for (uint16_t i = 0; i < repeatTime - 1; ++i) {
            // main block process
            Reg::LoadAlign(src0Reg, src1Local + i * 2 * sregLower);
            Reg::LoadAlign(src1Reg, src1Local + i * 2 * sregLower + sregLower);
            // dual deintlv
            Reg::DeInterleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
            __ubuf__ T *dst0LocalTmp = dst0Local + halfCount + i * sregLower;
            __ubuf__ T *dst1LocalTmp = dst1Local + halfCount + i * sregLower;
            // simulate dual intlv to combine two regs
            Reg::Interleave((Reg::RegTensor<uint32_t> &)dst0RegTmp0,
                (Reg::RegTensor<uint32_t> &)dst0RegTmp1, (Reg::RegTensor<uint32_t> &)dst0Reg.reg[0],
                (Reg::RegTensor<uint32_t> &)dst0Reg.reg[1]);
            Reg::Interleave((Reg::RegTensor<uint32_t> &)dst1RegTmp0,
                (Reg::RegTensor<uint32_t> &)dst1RegTmp1, (Reg::RegTensor<uint32_t> &)dst1Reg.reg[0],
                (Reg::RegTensor<uint32_t> &)dst1Reg.reg[1]);
            // unalign process, copy element is sregLower / 2
            Reg::StoreUnAlign(dst0LocalTmp, dst0RegTmp0, ureg, sregLower / 2);
            Reg::StoreUnAlignPost(dst0LocalTmp, ureg, 0);
            Reg::StoreUnAlign(dst0LocalTmp, dst0RegTmp1, ureg, sregLower / 2);
            Reg::StoreUnAlignPost(dst0LocalTmp, ureg, 0);
            Reg::StoreUnAlign(dst1LocalTmp, dst1RegTmp0, ureg, sregLower / 2);
            Reg::StoreUnAlignPost(dst1LocalTmp, ureg, 0);
            Reg::StoreUnAlign(dst1LocalTmp, dst1RegTmp1, ureg, sregLower / 2);
            Reg::StoreUnAlignPost(dst1LocalTmp, ureg, 0);
        }
        // tail block process, because dst copy element is diffrent with main block
        // vld dual src
        Reg::LoadAlign(src0Reg, src1Local + (repeatTime - 1) * 2 * sregLower);
        Reg::LoadAlign(src1Reg, src1Local + (repeatTime - 1) * 2 * sregLower + sregLower);
        // dual deintlv
        Reg::DeInterleave(dst0Reg, dst1Reg, src0Reg, src1Reg);
        uint32_t tailNum = halfCount - (repeatTime - 1) * sregLower;
        uint16_t tailNumMain = tailNum;
        uint16_t tailNumRemain = 0;
        // cal tail main and remain
        if (tailNum > VECTOR_REG_WIDTH / sizeof(T)) {
            tailNumMain = VECTOR_REG_WIDTH / sizeof(T);
            tailNumRemain = tailNum - tailNumMain;
        }
        // cal dst unaligned addr
        __ubuf__ T *dst0LocalTmp = dst0Local + halfCount + (repeatTime - 1) * sregLower;
        __ubuf__ T *dst1LocalTmp = dst1Local + halfCount + (repeatTime - 1) * sregLower;
        // simulate dual intlv to combine two regs
        Reg::Interleave((Reg::RegTensor<uint32_t> &)dst0RegTmp0, (Reg::RegTensor<uint32_t> &)dst0RegTmp1,
            (Reg::RegTensor<uint32_t> &)dst0Reg.reg[0], (Reg::RegTensor<uint32_t> &)dst0Reg.reg[1]);
        Reg::Interleave((Reg::RegTensor<uint32_t> &)dst1RegTmp0, (Reg::RegTensor<uint32_t> &)dst1RegTmp1,
            (Reg::RegTensor<uint32_t> &)dst1Reg.reg[0], (Reg::RegTensor<uint32_t> &)dst1Reg.reg[1]);
        // unalign vst dst0 and dst1 same time and split main and remain
        Reg::StoreUnAlign(dst0LocalTmp, dst0RegTmp0, ureg, tailNumMain);
        Reg::StoreUnAlign(dst0LocalTmp, dst0RegTmp1, ureg, tailNumRemain);
        Reg::StoreUnAlignPost(dst0LocalTmp, ureg, 0);
        Reg::StoreUnAlign(dst1LocalTmp, dst1RegTmp0, ureg, tailNumMain);
        Reg::StoreUnAlign(dst1LocalTmp, dst1RegTmp1, ureg, tailNumRemain);
        Reg::StoreUnAlignPost(dst1LocalTmp, ureg, 0);
    }
}

template <typename T>
__aicore__ inline void DeInterleaveImpl(__ubuf__ T *dst0Local, __ubuf__ T *dst1Local, __ubuf__ T *src0Local,
    __ubuf__ T *src1Local, const int32_t calCount)
{
    static_assert(SupportType<T, uint8_t, int8_t, uint16_t, int16_t, uint32_t, int32_t, half, float, bfloat16_t,
        uint64_t, int64_t>(),
        "current data type is not supported on current device!");
    ASCENDC_ASSERT((calCount % 2 == 0), { KERNEL_LOG(KERNEL_ERROR, "calCount % 2 = 0!"); });
    if constexpr (sizeof(T) != 8) {
        if (calCount * sizeof(T) / 2 % ONE_BLOCK_SIZE == 0) {
            VF_CALL<DeInterleaveImplNormal<T, false>>(dst0Local, dst1Local, src0Local, src1Local, calCount);
        } else {
            VF_CALL<DeInterleaveImplNormal<T, true>>(dst0Local, dst1Local, src0Local, src1Local, calCount);
        }
    } else {
        if (calCount * sizeof(T) / 2 % ONE_BLOCK_SIZE == 0) {
            VF_CALL<DeInterleaveImplB64<T, false>>(dst0Local, dst1Local, src0Local, src1Local, calCount);
        } else {
            VF_CALL<DeInterleaveImplB64<T, true>>(dst0Local, dst1Local, src0Local, src1Local, calCount);
        }
    }
}

template <typename T>
__aicore__ inline void DeInterleaveImpl(__ubuf__ T *dst0Local, __ubuf__ T *dst1Local, __ubuf__ T *srcLocal,
    const int32_t srcCount)
{
    static_assert(SupportType<T, uint8_t, int8_t, uint16_t, int16_t, uint32_t, int32_t, half, float, bfloat16_t,
        uint64_t, int64_t>(),
        "current data type is not supported on current device!");
    ASCENDC_ASSERT((srcCount % 2 == 0), { KERNEL_LOG(KERNEL_ERROR, "srcCount % 2 = 0!"); });
    // no unalign problem
    if constexpr (sizeof(T) != 8) {
        VF_CALL<DeInterleaveImplNormal<T, false, false>>(dst0Local, dst1Local, srcLocal, nullptr, srcCount);
    } else {
        VF_CALL<DeInterleaveImplB64<T, false, false>>(dst0Local, dst1Local, srcLocal, nullptr, srcCount);
    }
}
} // namespace AscendC
#endif // ASCENDC_MODULE_OPERATOR_VEC_DUPLICATE_IMPL_H
#if defined(__UNDEF_ASCENDC_INCLUDE_INTERNAL_HEADERS_KERNEL_OPERATOR_VEC_DUPLICATE_IMPL_H__)
#undef __ASCENDC_INCLUDE_INTERNAL_HEADERS__
#undef __UNDEF_ASCENDC_INCLUDE_INTERNAL_HEADERS_KERNEL_OPERATOR_VEC_DUPLICATE_IMPL_H__
#endif
