Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Nov  8 14:34:32 2023
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_Gen_Digilent_timing_summary_routed.rpt -pb Display_Gen_Digilent_timing_summary_routed.pb -rpx Display_Gen_Digilent_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_Gen_Digilent
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  5           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (272)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (272)
--------------------------------
 There are 272 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    128.658        0.000                      0                  413        0.019        0.000                      0                  413      -82.047     -164.094                       2                   285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 67.340}       134.680         7.425           
    CLKFBIN             {0.000 67.340}       134.680         7.425           
    PixelClkIO          {0.000 67.340}       134.680         7.425           
    SerialClkIO         {0.000 13.468}       26.936          37.125          
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 67.340}       134.680         7.425           
    CLKFBIN_1           {0.000 67.340}       134.680         7.425           
    PixelClkIO_1        {0.000 67.340}       134.680         7.425           
    SerialClkIO_1       {0.000 13.468}       26.936          37.125          
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        129.110        0.000                      0                  371        0.267        0.000                      0                  371      -82.047      -82.047                       1                   259  
    CLKFBIN                                                                                                                                                             -82.047      -82.047                       1                     2  
    PixelClkIO                                                                                                                                                           25.320        0.000                       0                    10  
    SerialClkIO                                                                                                                                                          24.781        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      129.117        0.000                      0                  371        0.267        0.000                      0                  371      -82.047      -82.047                       1                   259  
    CLKFBIN_1                                                                                                                                                           -82.047      -82.047                       1                     2  
    PixelClkIO_1                                                                                                                                                         25.320        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                        24.781        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        129.110        0.000                      0                  371        0.019        0.000                      0                  371  
clk_out1_clk_wiz_0    PixelClkIO                128.658        0.000                      0                   38        0.181        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                128.659        0.000                      0                   38        0.182        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      129.110        0.000                      0                  371        0.019        0.000                      0                  371  
clk_out1_clk_wiz_0    PixelClkIO_1              128.658        0.000                      0                   38        0.181        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1              128.659        0.000                      0                   38        0.182        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0        132.924        0.000                      0                    4        0.439        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        132.924        0.000                      0                    4        0.192        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      132.924        0.000                      0                    4        0.192        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1      132.931        0.000                      0                    4        0.439        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_out1_clk_wiz_0    
(none)                clk_out1_clk_wiz_0    clk_out1_clk_wiz_0    
(none)                clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  
(none)                clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1  
(none)                clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                CLKFBIN                                     
(none)                CLKFBIN_1                                   
(none)                SerialClkIO                                 
(none)                SerialClkIO_1                               
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      129.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack      -82.047ns,  Total Violation      -82.047ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             129.110ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.090ns (21.520%)  route 3.975ns (78.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.827    -0.992    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.456    -0.536 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           1.449     0.914    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.124     1.038 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=8, routed)           0.974     2.012    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X160Y140       LUT3 (Prop_lut3_I1_O)        0.150     2.162 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           1.169     3.331    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X159Y140       LUT4 (Prop_lut4_I3_O)        0.360     3.691 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.382     4.073    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X158Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.709   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X158Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.568   133.664    
                         clock uncertainty           -0.248   133.417    
    SLICE_X158Y140       FDRE (Setup_fdre_C_D)       -0.233   133.184    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                        133.184    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                129.110    

Slack (MET) :             129.135ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.843ns (34.727%)  route 3.464ns (65.273%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.829     3.984    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT3 (Prop_lut3_I0_O)        0.327     4.311 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.311    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031   133.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                        133.447    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                129.135    

Slack (MET) :             129.536ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.843ns (37.566%)  route 3.063ns (62.434%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.428     3.583    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.327     3.910 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.910    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031   133.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                        133.447    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                129.536    

Slack (MET) :             129.538ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.843ns (37.596%)  route 3.059ns (62.404%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.424     3.579    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.327     3.906 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.906    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.029   133.445    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                        133.445    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                129.538    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.923ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.927ns (24.011%)  route 2.934ns (75.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.964     2.861    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.632   132.784    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                        132.784    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                129.923    

Slack (MET) :             129.923ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.927ns (24.011%)  route 2.934ns (75.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.964     2.861    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.632   132.784    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                        132.784    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                129.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.184%)  route 0.219ns (60.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y134       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=1, routed)           0.219    -0.297    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.918    -0.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.257    -0.639    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.075    -0.564    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.883%)  route 0.178ns (44.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.178    -0.348    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X161Y140       LUT5 (Prop_lut5_I1_O)        0.098    -0.250 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.280    -0.614    
    SLICE_X161Y140       FDSE (Hold_fdse_C_D)         0.091    -0.523    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.846%)  route 0.161ns (52.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.513 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Hold_fdce_C_D)         0.022    -0.625    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.291ns (72.849%)  route 0.108ns (27.151%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X158Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/Q
                         net (fo=2, routed)           0.108    -0.382    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[6]
    SLICE_X157Y137       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.255 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[7]
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y137       FDSE (Hold_fdse_C_D)         0.105    -0.536    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.297ns (84.590%)  route 0.054ns (15.410%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.617    -0.683    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X155Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.488    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total[7]
    SLICE_X154Y136       LUT5 (Prop_lut5_I3_O)        0.045    -0.443 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000    -0.443    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__9_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.332 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.332    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp13_out
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.888    -0.926    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                         clock pessimism              0.256    -0.670    
    SLICE_X154Y136       FDRE (Hold_fdre_C_D)         0.055    -0.615    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 disp_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            disp_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.968%)  route 0.171ns (41.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.642    -0.658    PixelClk
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.510 r  disp_x_reg[2]/Q
                         net (fo=5, routed)           0.171    -0.339    disp_x_reg_n_0_[2]
    SLICE_X158Y133       LUT6 (Prop_lut6_I1_O)        0.098    -0.241 r  disp_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    p_0_in[5]
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.913    -0.901    PixelClk
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[5]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X158Y133       FDRE (Hold_fdre_C_D)         0.121    -0.537    disp_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.953%)  route 0.218ns (51.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.618    -0.682    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/Q
                         net (fo=6, routed)           0.218    -0.300    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I3_O)        0.045    -0.255 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.889    -0.925    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X153Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/C
                         clock pessimism              0.280    -0.645    
    SLICE_X153Y137       FDRE (Hold_fdre_C_D)         0.091    -0.554    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.310ns (74.081%)  route 0.108ns (25.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X158Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.108    -0.382    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X157Y137       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.236 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[6]
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y137       FDSE (Hold_fdse_C_D)         0.105    -0.536    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.287ns (68.743%)  route 0.130ns (31.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.385    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.239 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.239    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[2]
    SLICE_X157Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
                         clock pessimism              0.255    -0.644    
    SLICE_X157Y136       FDSE (Hold_fdse_C_D)         0.105    -0.539    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.617    -0.683    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.344    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
    SLICE_X152Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.299 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.299    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4_n_0
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.229 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.229    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3_n_7
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.888    -0.926    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.243    -0.683    
    SLICE_X152Y135       FDRE (Hold_fdre_C_D)         0.134    -0.549    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 67.340 }
Period(ns):         134.680
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         134.680     132.525    BUFGCTRL_X0Y2    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         134.680     133.431    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         134.680     133.431    PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X159Y133   disp_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X159Y134   disp_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        134.680     -82.047    PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       134.680     78.680     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         67.340      65.340     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         67.340      65.340     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         67.340      66.360     SLICE_X158Y131   res_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         67.340      66.360     SLICE_X158Y131   res_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y133   disp_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y133   disp_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y134   disp_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y134   disp_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X158Y133   disp_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X158Y133   disp_x_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         67.340      65.340     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         67.340      65.340     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         67.340      66.360     SLICE_X158Y131   res_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         67.340      66.360     SLICE_X158Y131   res_d2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y133   disp_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y133   disp_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y134   disp_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y134   disp_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X158Y133   disp_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X158Y133   disp_x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack      -82.047ns,  Total Violation      -82.047ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 67.340 }
Period(ns):         134.680
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         134.680     133.431    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         134.680     133.431    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        134.680     -82.047    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       134.680     25.320     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 67.340 }
Period(ns):         134.680
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         134.680     132.525    BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         134.680     133.431    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       134.680     25.320     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         26.936      24.781     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         26.936      25.687     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       26.936      133.064    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      129.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack      -82.047ns,  Total Violation      -82.047ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             129.117ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.090ns (21.520%)  route 3.975ns (78.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.827    -0.992    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.456    -0.536 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           1.449     0.914    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.124     1.038 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=8, routed)           0.974     2.012    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X160Y140       LUT3 (Prop_lut3_I1_O)        0.150     2.162 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           1.169     3.331    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X159Y140       LUT4 (Prop_lut4_I3_O)        0.360     3.691 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.382     4.073    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X158Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.709   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X158Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.568   133.664    
                         clock uncertainty           -0.241   133.424    
    SLICE_X158Y140       FDRE (Setup_fdre_C_D)       -0.233   133.191    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                        133.191    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                129.117    

Slack (MET) :             129.142ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.843ns (34.727%)  route 3.464ns (65.273%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.829     3.984    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT3 (Prop_lut3_I0_O)        0.327     4.311 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.311    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.241   133.423    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031   133.454    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                        133.454    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                129.142    

Slack (MET) :             129.543ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.843ns (37.566%)  route 3.063ns (62.434%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.428     3.583    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.327     3.910 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.910    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.241   133.423    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031   133.454    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                        133.454    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                129.543    

Slack (MET) :             129.545ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.843ns (37.596%)  route 3.059ns (62.404%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.424     3.579    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.327     3.906 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.906    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.241   133.423    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.029   133.452    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                        133.452    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                129.545    

Slack (MET) :             129.925ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.241   133.422    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.790    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                        132.790    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.925    

Slack (MET) :             129.925ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.241   133.422    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.790    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                        132.790    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.925    

Slack (MET) :             129.925ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.241   133.422    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.790    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                        132.790    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.925    

Slack (MET) :             129.925ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.241   133.422    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.790    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                        132.790    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.925    

Slack (MET) :             129.930ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.927ns (24.011%)  route 2.934ns (75.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.964     2.861    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.241   133.423    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.632   132.791    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                        132.791    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                129.930    

Slack (MET) :             129.930ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.927ns (24.011%)  route 2.934ns (75.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.964     2.861    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.241   133.423    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.632   132.791    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                        132.791    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                129.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.184%)  route 0.219ns (60.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y134       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=1, routed)           0.219    -0.297    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.918    -0.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.257    -0.639    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.075    -0.564    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.883%)  route 0.178ns (44.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.178    -0.348    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X161Y140       LUT5 (Prop_lut5_I1_O)        0.098    -0.250 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.280    -0.614    
    SLICE_X161Y140       FDSE (Hold_fdse_C_D)         0.091    -0.523    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.846%)  route 0.161ns (52.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.513 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Hold_fdce_C_D)         0.022    -0.625    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.291ns (72.849%)  route 0.108ns (27.151%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X158Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/Q
                         net (fo=2, routed)           0.108    -0.382    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[6]
    SLICE_X157Y137       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.255 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[7]
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y137       FDSE (Hold_fdse_C_D)         0.105    -0.536    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.297ns (84.590%)  route 0.054ns (15.410%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.617    -0.683    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X155Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.488    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total[7]
    SLICE_X154Y136       LUT5 (Prop_lut5_I3_O)        0.045    -0.443 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000    -0.443    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__9_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.332 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.332    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp13_out
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.888    -0.926    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                         clock pessimism              0.256    -0.670    
    SLICE_X154Y136       FDRE (Hold_fdre_C_D)         0.055    -0.615    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 disp_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            disp_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.968%)  route 0.171ns (41.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.642    -0.658    PixelClk
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.510 r  disp_x_reg[2]/Q
                         net (fo=5, routed)           0.171    -0.339    disp_x_reg_n_0_[2]
    SLICE_X158Y133       LUT6 (Prop_lut6_I1_O)        0.098    -0.241 r  disp_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    p_0_in[5]
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.913    -0.901    PixelClk
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[5]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X158Y133       FDRE (Hold_fdre_C_D)         0.121    -0.537    disp_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.953%)  route 0.218ns (51.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.618    -0.682    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/Q
                         net (fo=6, routed)           0.218    -0.300    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I3_O)        0.045    -0.255 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.889    -0.925    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X153Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/C
                         clock pessimism              0.280    -0.645    
    SLICE_X153Y137       FDRE (Hold_fdre_C_D)         0.091    -0.554    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.310ns (74.081%)  route 0.108ns (25.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X158Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.108    -0.382    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X157Y137       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.236 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[6]
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y137       FDSE (Hold_fdse_C_D)         0.105    -0.536    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.287ns (68.743%)  route 0.130ns (31.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.385    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.239 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.239    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[2]
    SLICE_X157Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
                         clock pessimism              0.255    -0.644    
    SLICE_X157Y136       FDSE (Hold_fdse_C_D)         0.105    -0.539    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.617    -0.683    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.344    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
    SLICE_X152Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.299 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.299    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4_n_0
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.229 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.229    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3_n_7
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.888    -0.926    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.243    -0.683    
    SLICE_X152Y135       FDRE (Hold_fdre_C_D)         0.134    -0.549    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 67.340 }
Period(ns):         134.680
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         134.680     132.525    BUFGCTRL_X0Y2    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         134.680     133.431    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         134.680     133.431    PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X159Y133   disp_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X159Y134   disp_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         134.680     133.680    SLICE_X158Y133   disp_x_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        134.680     -82.047    PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       134.680     78.680     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         67.340      65.340     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         67.340      65.340     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         67.340      66.360     SLICE_X158Y131   res_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         67.340      66.360     SLICE_X158Y131   res_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y133   disp_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y133   disp_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y134   disp_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y134   disp_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X158Y133   disp_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X158Y133   disp_x_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         67.340      65.340     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         67.340      65.340     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         67.340      66.360     SLICE_X158Y131   res_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         67.340      66.360     SLICE_X158Y131   res_d2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y133   disp_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y133   disp_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y134   disp_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X159Y134   disp_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X158Y133   disp_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.340      66.840     SLICE_X158Y133   disp_x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack      -82.047ns,  Total Violation      -82.047ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 67.340 }
Period(ns):         134.680
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         134.680     133.431    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         134.680     133.431    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        134.680     -82.047    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       134.680     25.320     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 67.340 }
Period(ns):         134.680
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         134.680     132.525    BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         134.680     133.013    OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         134.680     133.431    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       134.680     25.320     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         26.936      24.781     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         26.936      25.269     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         26.936      25.687     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       26.936      133.064    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      129.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             129.110ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.090ns (21.520%)  route 3.975ns (78.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.827    -0.992    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.456    -0.536 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           1.449     0.914    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.124     1.038 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=8, routed)           0.974     2.012    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X160Y140       LUT3 (Prop_lut3_I1_O)        0.150     2.162 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           1.169     3.331    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X159Y140       LUT4 (Prop_lut4_I3_O)        0.360     3.691 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.382     4.073    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X158Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.709   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X158Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.568   133.664    
                         clock uncertainty           -0.248   133.417    
    SLICE_X158Y140       FDRE (Setup_fdre_C_D)       -0.233   133.184    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                        133.184    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                129.110    

Slack (MET) :             129.135ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.843ns (34.727%)  route 3.464ns (65.273%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.829     3.984    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT3 (Prop_lut3_I0_O)        0.327     4.311 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.311    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031   133.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                        133.447    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                129.135    

Slack (MET) :             129.536ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.843ns (37.566%)  route 3.063ns (62.434%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.428     3.583    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.327     3.910 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.910    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031   133.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                        133.447    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                129.536    

Slack (MET) :             129.538ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.843ns (37.596%)  route 3.059ns (62.404%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.424     3.579    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.327     3.906 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.906    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.029   133.445    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                        133.445    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                129.538    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.923ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.927ns (24.011%)  route 2.934ns (75.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.964     2.861    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.632   132.784    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                        132.784    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                129.923    

Slack (MET) :             129.923ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.927ns (24.011%)  route 2.934ns (75.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.964     2.861    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.632   132.784    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                        132.784    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                129.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.184%)  route 0.219ns (60.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y134       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=1, routed)           0.219    -0.297    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.918    -0.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.257    -0.639    
                         clock uncertainty            0.248    -0.391    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.075    -0.316    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.883%)  route 0.178ns (44.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.178    -0.348    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X161Y140       LUT5 (Prop_lut5_I1_O)        0.098    -0.250 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.280    -0.614    
                         clock uncertainty            0.248    -0.366    
    SLICE_X161Y140       FDSE (Hold_fdse_C_D)         0.091    -0.275    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.846%)  route 0.161ns (52.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.513 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDCE (Hold_fdce_C_D)         0.022    -0.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.291ns (72.849%)  route 0.108ns (27.151%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X158Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/Q
                         net (fo=2, routed)           0.108    -0.382    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[6]
    SLICE_X157Y137       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.255 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[7]
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.248    -0.393    
    SLICE_X157Y137       FDSE (Hold_fdse_C_D)         0.105    -0.288    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.297ns (84.590%)  route 0.054ns (15.410%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.617    -0.683    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X155Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.488    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total[7]
    SLICE_X154Y136       LUT5 (Prop_lut5_I3_O)        0.045    -0.443 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000    -0.443    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__9_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.332 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.332    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp13_out
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.888    -0.926    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                         clock pessimism              0.256    -0.670    
                         clock uncertainty            0.248    -0.422    
    SLICE_X154Y136       FDRE (Hold_fdre_C_D)         0.055    -0.367    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 disp_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            disp_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.968%)  route 0.171ns (41.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.642    -0.658    PixelClk
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.510 r  disp_x_reg[2]/Q
                         net (fo=5, routed)           0.171    -0.339    disp_x_reg_n_0_[2]
    SLICE_X158Y133       LUT6 (Prop_lut6_I1_O)        0.098    -0.241 r  disp_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    p_0_in[5]
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.913    -0.901    PixelClk
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[5]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.248    -0.410    
    SLICE_X158Y133       FDRE (Hold_fdre_C_D)         0.121    -0.289    disp_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.953%)  route 0.218ns (51.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.618    -0.682    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/Q
                         net (fo=6, routed)           0.218    -0.300    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I3_O)        0.045    -0.255 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.889    -0.925    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X153Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/C
                         clock pessimism              0.280    -0.645    
                         clock uncertainty            0.248    -0.397    
    SLICE_X153Y137       FDRE (Hold_fdre_C_D)         0.091    -0.306    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.310ns (74.081%)  route 0.108ns (25.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X158Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.108    -0.382    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X157Y137       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.236 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[6]
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.248    -0.393    
    SLICE_X157Y137       FDSE (Hold_fdse_C_D)         0.105    -0.288    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.287ns (68.743%)  route 0.130ns (31.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.385    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.239 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.239    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[2]
    SLICE_X157Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
                         clock pessimism              0.255    -0.644    
                         clock uncertainty            0.248    -0.396    
    SLICE_X157Y136       FDSE (Hold_fdse_C_D)         0.105    -0.291    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.617    -0.683    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.344    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
    SLICE_X152Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.299 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.299    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4_n_0
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.229 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.229    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3_n_7
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.888    -0.926    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.243    -0.683    
                         clock uncertainty            0.248    -0.435    
    SLICE_X152Y135       FDRE (Hold_fdre_C_D)         0.134    -0.301    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack      128.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             128.658ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.419ns (4.664%)  route 8.564ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 137.817 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.564     7.994    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693   137.817    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.290    
                         clock uncertainty           -0.614   137.676    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.652    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.652    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                128.658    

Slack (MET) :             128.702ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.690%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.514     7.944    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.614   137.670    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.646    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                128.702    

Slack (MET) :             128.796ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 0.419ns (4.737%)  route 8.425ns (95.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 137.817 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.425     7.856    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693   137.817    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.290    
                         clock uncertainty           -0.614   137.676    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.652    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.652    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                128.796    

Slack (MET) :             128.833ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.419ns (4.761%)  route 8.382ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.382     7.813    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.614   137.670    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.646    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                128.833    

Slack (MET) :             128.847ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.419ns (4.767%)  route 8.370ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 137.812 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.370     7.800    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688   137.812    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.285    
                         clock uncertainty           -0.614   137.671    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.647    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                128.847    

Slack (MET) :             128.855ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 0.419ns (4.770%)  route 8.364ns (95.230%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 137.815 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.364     7.795    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691   137.815    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.288    
                         clock uncertainty           -0.614   137.674    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.650    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.650    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                128.855    

Slack (MET) :             128.999ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.419ns (4.851%)  route 8.218ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 137.812 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.218     7.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688   137.812    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.285    
                         clock uncertainty           -0.614   137.671    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.647    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                128.999    

Slack (MET) :             129.158ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.419ns (4.941%)  route 8.062ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 137.815 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.062     7.492    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691   137.815    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.288    
                         clock uncertainty           -0.614   137.674    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.650    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.650    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                129.158    

Slack (MET) :             129.604ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.478ns (5.789%)  route 7.779ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.825    -0.994    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.516 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.779     7.264    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.614   137.670    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.802   136.868    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.868    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                129.604    

Slack (MET) :             129.754ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.518ns (6.252%)  route 7.767ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.825    -0.994    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518    -0.476 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           7.767     7.291    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.614   137.670    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625   137.045    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        137.045    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                129.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.164ns (5.131%)  route 3.032ns (94.869%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.032     2.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.614     2.342    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.361    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.141ns (4.383%)  route 3.076ns (95.617%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.076     2.561    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.128ns (4.041%)  route 3.040ns (95.959%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.040     2.512    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.306    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.164ns (5.091%)  route 3.057ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.057     2.566    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.164ns (5.088%)  route 3.059ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.059     2.568    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.141ns (4.373%)  route 3.084ns (95.627%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.084     2.569    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.164ns (5.082%)  route 3.063ns (94.918%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.063     2.573    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.614     2.342    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.361    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.141ns (4.365%)  route 3.089ns (95.635%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.089     2.574    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.164ns (5.078%)  route 3.066ns (94.922%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.066     2.577    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.614     2.342    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.361    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.164ns (5.076%)  route 3.067ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.067     2.575    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack      128.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             128.659ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.419ns (4.664%)  route 8.564ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 137.817 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.564     7.994    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693   137.817    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.290    
                         clock uncertainty           -0.613   137.677    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.653    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.653    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                128.659    

Slack (MET) :             128.703ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.690%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.514     7.944    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.613   137.671    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.647    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.647    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                128.703    

Slack (MET) :             128.797ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 0.419ns (4.737%)  route 8.425ns (95.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 137.817 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.425     7.856    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693   137.817    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.290    
                         clock uncertainty           -0.613   137.677    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.653    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.653    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                128.797    

Slack (MET) :             128.834ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.419ns (4.761%)  route 8.382ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.382     7.813    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.613   137.671    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.647    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.647    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                128.834    

Slack (MET) :             128.848ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.419ns (4.767%)  route 8.370ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 137.812 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.370     7.800    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688   137.812    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.285    
                         clock uncertainty           -0.613   137.672    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.648    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                128.848    

Slack (MET) :             128.856ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 0.419ns (4.770%)  route 8.364ns (95.230%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 137.815 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.364     7.795    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691   137.815    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.288    
                         clock uncertainty           -0.613   137.675    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.651    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.651    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                128.856    

Slack (MET) :             129.000ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.419ns (4.851%)  route 8.218ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 137.812 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.218     7.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688   137.812    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.285    
                         clock uncertainty           -0.613   137.672    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.648    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                129.000    

Slack (MET) :             129.159ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.419ns (4.941%)  route 8.062ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 137.815 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.062     7.492    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691   137.815    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.288    
                         clock uncertainty           -0.613   137.675    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.651    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.651    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                129.159    

Slack (MET) :             129.605ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.478ns (5.789%)  route 7.779ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.825    -0.994    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.516 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.779     7.264    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.613   137.671    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.802   136.869    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.869    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                129.605    

Slack (MET) :             129.754ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.518ns (6.252%)  route 7.767ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.825    -0.994    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518    -0.476 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           7.767     7.291    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.613   137.671    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625   137.046    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        137.046    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                129.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.164ns (5.131%)  route 3.032ns (94.869%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.032     2.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.613     2.341    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.360    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.141ns (4.383%)  route 3.076ns (95.617%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.076     2.561    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.128ns (4.041%)  route 3.040ns (95.959%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.040     2.512    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.305    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.164ns (5.091%)  route 3.057ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.057     2.566    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.164ns (5.088%)  route 3.059ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.059     2.568    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.141ns (4.373%)  route 3.084ns (95.627%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.084     2.569    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.164ns (5.082%)  route 3.063ns (94.918%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.063     2.573    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.613     2.341    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.360    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.141ns (4.365%)  route 3.089ns (95.635%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.089     2.574    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.164ns (5.078%)  route 3.066ns (94.922%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.066     2.577    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.613     2.341    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.360    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.164ns (5.076%)  route 3.067ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.067     2.575    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      129.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             129.110ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.090ns (21.520%)  route 3.975ns (78.480%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.827    -0.992    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.456    -0.536 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           1.449     0.914    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.124     1.038 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=8, routed)           0.974     2.012    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X160Y140       LUT3 (Prop_lut3_I1_O)        0.150     2.162 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           1.169     3.331    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X159Y140       LUT4 (Prop_lut4_I3_O)        0.360     3.691 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.382     4.073    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X158Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.709   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X158Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.568   133.664    
                         clock uncertainty           -0.248   133.417    
    SLICE_X158Y140       FDRE (Setup_fdre_C_D)       -0.233   133.184    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                        133.184    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                129.110    

Slack (MET) :             129.135ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.843ns (34.727%)  route 3.464ns (65.273%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.829     3.984    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT3 (Prop_lut3_I0_O)        0.327     4.311 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.311    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031   133.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                        133.447    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                129.135    

Slack (MET) :             129.536ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.843ns (37.566%)  route 3.063ns (62.434%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.428     3.583    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.327     3.910 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.910    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031   133.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                        133.447    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                129.536    

Slack (MET) :             129.538ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.843ns (37.596%)  route 3.059ns (62.404%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.823    -0.996    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.518 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.186     0.668    sel0[0]
    SLICE_X160Y137       LUT4 (Prop_lut4_I1_O)        0.323     0.991 r  rgb2dvi_i_9/O
                         net (fo=6, routed)           1.001     1.991    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X159Y139       LUT3 (Prop_lut3_I0_O)        0.360     2.351 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.449     2.801    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I4_O)        0.355     3.156 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.424     3.579    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.327     3.906 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.906    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.029   133.445    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                        133.445    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                129.538    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.918ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.927ns (23.991%)  route 2.937ns (76.009%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 133.094 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.967     2.864    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.707   133.094    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
                         clock pessimism              0.568   133.662    
                         clock uncertainty           -0.248   133.415    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.632   132.783    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                        132.783    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                129.918    

Slack (MET) :             129.923ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.927ns (24.011%)  route 2.934ns (75.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.964     2.861    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.632   132.784    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                        132.784    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                129.923    

Slack (MET) :             129.923ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.927ns (24.011%)  route 2.934ns (75.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 133.096 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 r  reset_reg/Q
                         net (fo=5, routed)           0.605     0.083    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.295     0.378 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.365     1.743    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.154     1.897 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.964     2.861    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.708   133.096    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.568   133.663    
                         clock uncertainty           -0.248   133.416    
    SLICE_X156Y138       FDRE (Setup_fdre_C_R)       -0.632   132.784    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                        132.784    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                129.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.184%)  route 0.219ns (60.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y134       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=1, routed)           0.219    -0.297    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.918    -0.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.257    -0.639    
                         clock uncertainty            0.248    -0.391    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.075    -0.316    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.883%)  route 0.178ns (44.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.178    -0.348    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X161Y140       LUT5 (Prop_lut5_I1_O)        0.098    -0.250 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.920    -0.894    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.280    -0.614    
                         clock uncertainty            0.248    -0.366    
    SLICE_X161Y140       FDSE (Hold_fdse_C_D)         0.091    -0.275    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.846%)  route 0.161ns (52.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.513 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDCE (Hold_fdce_C_D)         0.022    -0.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.291ns (72.849%)  route 0.108ns (27.151%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X158Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[6]/Q
                         net (fo=2, routed)           0.108    -0.382    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[6]
    SLICE_X157Y137       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.255 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[7]
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.248    -0.393    
    SLICE_X157Y137       FDSE (Hold_fdse_C_D)         0.105    -0.288    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.297ns (84.590%)  route 0.054ns (15.410%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.617    -0.683    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X155Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.542 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.488    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total[7]
    SLICE_X154Y136       LUT5 (Prop_lut5_I3_O)        0.045    -0.443 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000    -0.443    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_2__9_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.332 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.332    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp13_out
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.888    -0.926    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                         clock pessimism              0.256    -0.670    
                         clock uncertainty            0.248    -0.422    
    SLICE_X154Y136       FDRE (Hold_fdre_C_D)         0.055    -0.367    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 disp_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            disp_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.968%)  route 0.171ns (41.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.642    -0.658    PixelClk
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y133       FDRE (Prop_fdre_C_Q)         0.148    -0.510 r  disp_x_reg[2]/Q
                         net (fo=5, routed)           0.171    -0.339    disp_x_reg_n_0_[2]
    SLICE_X158Y133       LUT6 (Prop_lut6_I1_O)        0.098    -0.241 r  disp_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    p_0_in[5]
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.913    -0.901    PixelClk
    SLICE_X158Y133       FDRE                                         r  disp_x_reg[5]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.248    -0.410    
    SLICE_X158Y133       FDRE (Hold_fdre_C_D)         0.121    -0.289    disp_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.953%)  route 0.218ns (51.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.618    -0.682    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/Q
                         net (fo=6, routed)           0.218    -0.300    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I3_O)        0.045    -0.255 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.889    -0.925    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X153Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/C
                         clock pessimism              0.280    -0.645    
                         clock uncertainty            0.248    -0.397    
    SLICE_X153Y137       FDRE (Hold_fdre_C_D)         0.091    -0.306    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.310ns (74.081%)  route 0.108ns (25.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.645    -0.655    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X158Y138       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.108    -0.382    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X157Y137       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.236 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[6]
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.916    -0.898    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y137       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.248    -0.393    
    SLICE_X157Y137       FDSE (Hold_fdse_C_D)         0.105    -0.288    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.287ns (68.743%)  route 0.130ns (31.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.385    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[1]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.239 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.239    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[2]
    SLICE_X157Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X157Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]/C
                         clock pessimism              0.255    -0.644    
                         clock uncertainty            0.248    -0.396    
    SLICE_X157Y136       FDSE (Hold_fdse_C_D)         0.105    -0.291    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.617    -0.683    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y135       FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/Q
                         net (fo=6, routed)           0.175    -0.344    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
    SLICE_X152Y135       LUT1 (Prop_lut1_I0_O)        0.045    -0.299 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.299    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4_n_0
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.229 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.229    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3_n_7
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.888    -0.926    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y135       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.243    -0.683    
                         clock uncertainty            0.248    -0.435    
    SLICE_X152Y135       FDRE (Hold_fdre_C_D)         0.134    -0.301    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack      128.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             128.658ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.419ns (4.664%)  route 8.564ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 137.817 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.564     7.994    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693   137.817    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.290    
                         clock uncertainty           -0.614   137.676    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.652    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.652    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                128.658    

Slack (MET) :             128.702ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.690%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.514     7.944    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.614   137.670    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.646    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                128.702    

Slack (MET) :             128.796ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 0.419ns (4.737%)  route 8.425ns (95.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 137.817 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.425     7.856    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693   137.817    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.290    
                         clock uncertainty           -0.614   137.676    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.652    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.652    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                128.796    

Slack (MET) :             128.833ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.419ns (4.761%)  route 8.382ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.382     7.813    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.614   137.670    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.646    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                128.833    

Slack (MET) :             128.847ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.419ns (4.767%)  route 8.370ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 137.812 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.370     7.800    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688   137.812    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.285    
                         clock uncertainty           -0.614   137.671    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.647    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                128.847    

Slack (MET) :             128.855ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 0.419ns (4.770%)  route 8.364ns (95.230%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 137.815 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.364     7.795    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691   137.815    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.288    
                         clock uncertainty           -0.614   137.674    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.650    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.650    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                128.855    

Slack (MET) :             128.999ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.419ns (4.851%)  route 8.218ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 137.812 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.218     7.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688   137.812    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.285    
                         clock uncertainty           -0.614   137.671    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.647    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                128.999    

Slack (MET) :             129.158ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.419ns (4.941%)  route 8.062ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 137.815 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.062     7.492    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691   137.815    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.288    
                         clock uncertainty           -0.614   137.674    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.650    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.650    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                129.158    

Slack (MET) :             129.604ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.478ns (5.789%)  route 7.779ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.825    -0.994    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.516 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.779     7.264    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.614   137.670    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.802   136.868    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.868    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                129.604    

Slack (MET) :             129.754ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.518ns (6.252%)  route 7.767ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.825    -0.994    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518    -0.476 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           7.767     7.291    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.614   137.670    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625   137.045    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        137.045    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                129.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.164ns (5.131%)  route 3.032ns (94.869%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.032     2.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.614     2.342    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.361    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.141ns (4.383%)  route 3.076ns (95.617%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.076     2.561    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.128ns (4.041%)  route 3.040ns (95.959%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.040     2.512    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.306    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.164ns (5.091%)  route 3.057ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.057     2.566    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.164ns (5.088%)  route 3.059ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.059     2.568    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.141ns (4.373%)  route 3.084ns (95.627%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.084     2.569    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.164ns (5.082%)  route 3.063ns (94.918%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.063     2.573    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.614     2.342    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.361    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.141ns (4.365%)  route 3.089ns (95.635%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.089     2.574    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.164ns (5.078%)  route 3.066ns (94.922%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.066     2.577    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.614     2.342    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.361    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.164ns (5.076%)  route 3.067ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.614ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.522ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.067     2.575    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.614     2.340    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.359    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack      128.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             128.659ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.419ns (4.664%)  route 8.564ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 137.817 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.564     7.994    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693   137.817    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.290    
                         clock uncertainty           -0.613   137.677    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.653    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.653    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                128.659    

Slack (MET) :             128.703ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.690%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.514     7.944    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.613   137.671    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.647    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.647    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                128.703    

Slack (MET) :             128.797ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 0.419ns (4.737%)  route 8.425ns (95.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 137.817 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.425     7.856    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693   137.817    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.290    
                         clock uncertainty           -0.613   137.677    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.653    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.653    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                128.797    

Slack (MET) :             128.834ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.419ns (4.761%)  route 8.382ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.382     7.813    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.613   137.671    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.647    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.647    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                128.834    

Slack (MET) :             128.848ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.419ns (4.767%)  route 8.370ns (95.233%))
  Logic Levels:           0  
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 137.812 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.370     7.800    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688   137.812    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.285    
                         clock uncertainty           -0.613   137.672    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.648    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                128.848    

Slack (MET) :             128.856ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 0.419ns (4.770%)  route 8.364ns (95.230%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 137.815 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.364     7.795    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691   137.815    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.288    
                         clock uncertainty           -0.613   137.675    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.651    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.651    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                128.856    

Slack (MET) :             129.000ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.419ns (4.851%)  route 8.218ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 137.812 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.218     7.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688   137.812    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.285    
                         clock uncertainty           -0.613   137.672    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.648    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                129.000    

Slack (MET) :             129.159ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 0.419ns (4.941%)  route 8.062ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 137.815 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.830    -0.989    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -0.570 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.062     7.492    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691   137.815    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.474   138.288    
                         clock uncertainty           -0.613   137.675    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024   136.651    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        136.651    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                129.159    

Slack (MET) :             129.605ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 0.478ns (5.789%)  route 7.779ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.825    -0.994    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.478    -0.516 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.779     7.264    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.613   137.671    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.802   136.869    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        136.869    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                129.605    

Slack (MET) :             129.754ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            134.680ns  (PixelClkIO_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 0.518ns (6.252%)  route 7.767ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 137.811 - 134.680 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.825    -0.994    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518    -0.476 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           7.767     7.291    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994   133.381    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   133.464 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569   136.033    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   136.124 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687   137.811    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.474   138.284    
                         clock uncertainty           -0.613   137.671    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625   137.046    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        137.046    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                129.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.164ns (5.131%)  route 3.032ns (94.869%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.032     2.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.613     2.341    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.360    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.141ns (4.383%)  route 3.076ns (95.617%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.076     2.561    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.128ns (4.041%)  route 3.040ns (95.959%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.040     2.512    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.305    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.164ns (5.091%)  route 3.057ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.057     2.566    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.164ns (5.088%)  route 3.059ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.059     2.568    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.141ns (4.373%)  route 3.084ns (95.627%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.084     2.569    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.164ns (5.082%)  route 3.063ns (94.918%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.063     2.573    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.613     2.341    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.360    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.141ns (4.365%)  route 3.089ns (95.635%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.089     2.574    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.164ns (5.078%)  route 3.066ns (94.922%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.066     2.577    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.613     2.341    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.360    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.164ns (5.076%)  route 3.067ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.613ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.067     2.575    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.613     2.339    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.358    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      132.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.970ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDPE (Recov_fdpe_C_PRE)     -0.534   132.874    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                        132.874    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.796    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      132.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.970ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDPE (Recov_fdpe_C_PRE)     -0.534   132.874    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                        132.874    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.545    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.545    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.545    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.548    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      132.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.828    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                        132.828    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.924    

Slack (MET) :             132.970ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.248   133.408    
    SLICE_X157Y130       FDPE (Recov_fdpe_C_PRE)     -0.534   132.874    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                        132.874    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.545    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.545    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.545    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.248    -0.399    
    SLICE_X157Y130       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.548    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      132.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.931ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.241   133.415    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                        132.835    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.931    

Slack (MET) :             132.931ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.241   133.415    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                        132.835    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.931    

Slack (MET) :             132.931ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.241   133.415    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.580   132.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                        132.835    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.931    

Slack (MET) :             132.977ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            134.680ns  (clk_out1_clk_wiz_0_1 rise@134.680ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 133.087 - 134.680 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.419    -0.581 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -0.096    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    134.680   134.680 r  
    R4                                                0.000   134.680 r  clk (IN)
                         net (fo=0)                   0.000   134.680    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   136.085 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   137.246    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   129.573 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   131.296    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   131.387 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700   133.087    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.568   133.655    
                         clock uncertainty           -0.241   133.415    
    SLICE_X157Y130       FDPE (Recov_fdpe_C_PRE)     -0.534   132.881    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                        132.881    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                132.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.353    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.796    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.442    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 0.124ns (2.667%)  route 4.525ns (97.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.998     3.998    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.649    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.711    -1.581    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 0.124ns (2.667%)  route 4.525ns (97.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.998     3.998    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.649    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.711    -1.581    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 0.000ns (0.000%)  route 3.449ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.449     3.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700    -1.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.000ns (0.000%)  route 1.425ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.425     1.425    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.045ns (2.437%)  route 1.801ns (97.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.629     1.629    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.045     1.674 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.846    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.045ns (2.437%)  route 1.801ns (97.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.629     1.629    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.045     1.674 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.846    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.478ns (48.005%)  route 0.518ns (51.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 f  reset_reg/Q
                         net (fo=5, routed)           0.518    -0.004    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.478ns (48.005%)  route 0.518ns (51.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 f  reset_reg/Q
                         net (fo=5, routed)           0.518    -0.004    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.385ns (46.853%)  route 0.437ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.385    -1.206 f  reset_reg/Q
                         net (fo=5, routed)           0.437    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.385ns (46.853%)  route 0.437ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.385    -1.206 f  reset_reg/Q
                         net (fo=5, routed)           0.437    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.478ns (48.005%)  route 0.518ns (51.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 f  reset_reg/Q
                         net (fo=5, routed)           0.518    -0.004    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.478ns (48.005%)  route 0.518ns (51.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 f  reset_reg/Q
                         net (fo=5, routed)           0.518    -0.004    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.385ns (46.853%)  route 0.437ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.385    -1.206 f  reset_reg/Q
                         net (fo=5, routed)           0.437    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.385ns (46.853%)  route 0.437ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.385    -1.206 f  reset_reg/Q
                         net (fo=5, routed)           0.437    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 0.124ns (2.667%)  route 4.525ns (97.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.752ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.998     3.998    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.649    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.711    -1.581    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 0.124ns (2.667%)  route 4.525ns (97.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.752ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.998     3.998    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.649    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.711    -1.581    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 0.000ns (0.000%)  route 3.449ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.752ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.449     3.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.700    -1.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.000ns (0.000%)  route 1.425ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.752ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.425     1.425    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X158Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.045ns (2.437%)  route 1.801ns (97.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.752ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.629     1.629    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.045     1.674 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.846    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.045ns (2.437%)  route 1.801ns (97.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.752ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.513ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.629     1.629    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.045     1.674 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.846    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.478ns (48.005%)  route 0.518ns (51.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 f  reset_reg/Q
                         net (fo=5, routed)           0.518    -0.004    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.478ns (48.005%)  route 0.518ns (51.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 f  reset_reg/Q
                         net (fo=5, routed)           0.518    -0.004    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.385ns (46.853%)  route 0.437ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.385    -1.206 f  reset_reg/Q
                         net (fo=5, routed)           0.437    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.385ns (46.853%)  route 0.437ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.490ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.385    -1.206 f  reset_reg/Q
                         net (fo=5, routed)           0.437    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.478ns (48.005%)  route 0.518ns (51.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 f  reset_reg/Q
                         net (fo=5, routed)           0.518    -0.004    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.478ns (48.005%)  route 0.518ns (51.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.478    -0.522 f  reset_reg/Q
                         net (fo=5, routed)           0.518    -0.004    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.385ns (46.853%)  route 0.437ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.385    -1.206 f  reset_reg/Q
                         net (fo=5, routed)           0.437    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.385ns (46.853%)  route 0.437ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.385    -1.206 f  reset_reg/Q
                         net (fo=5, routed)           0.437    -0.770    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.819    -1.000    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   67.340    67.340 f  
    R4                                                0.000    67.340 f  clk (IN)
                         net (fo=0)                   0.000    67.340    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    68.815 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    70.048    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    62.616 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    64.425    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    64.521 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    66.650    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    66.738 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014    66.752    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.013ns  (logic 0.000ns (0.000%)  route 0.013ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994    -1.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.083    -1.216 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.013    -1.203    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                     67.340    67.340 f  
    R4                                                0.000    67.340 f  clk (IN)
                         net (fo=0)                   0.000    67.340    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    68.815 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    70.048    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    62.616 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    64.425    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    64.521 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    66.650    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    66.738 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014    66.752    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@67.340ns period=134.680ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.013ns  (logic 0.000ns (0.000%)  route 0.013ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.994    -1.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.083    -1.216 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.013    -1.203    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     4.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.488 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.489    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     6.387 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.387    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.832     4.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.489 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.490    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     6.386 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.386    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     4.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.488 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.489    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     6.386 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.386    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.832     4.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.489 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.490    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     6.385 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.385    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.835     4.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.492 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.493    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     6.378 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.378    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.835     4.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.492 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.493    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     6.377 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.377    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.838     4.023    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.495 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.496    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     6.365 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.365    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.838     4.023    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.495 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.496    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     6.364 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.364    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     2.087 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.087    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     2.088 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.088    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     2.101 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.101    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     2.102 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.102    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     2.110 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.110    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     2.111 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.111    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     2.112 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.112    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     2.113 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.113    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     4.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.488 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.489    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     6.387 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.387    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.832     4.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.489 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.490    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     6.386 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.386    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     4.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.488 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.489    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     6.386 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.386    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.832     4.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.489 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.490    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     6.385 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.385    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.835     4.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.492 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.493    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     6.378 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.378    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.835     4.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.492 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.493    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     6.377 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.377    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.838     4.023    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.495 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.496    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     6.365 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     6.365    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         2.129    -0.690    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.602 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.691     2.090    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.186 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.838     4.023    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     4.495 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     4.496    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     6.364 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     6.364    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     2.087 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.087    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     2.088 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.088    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     2.101 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.101    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     2.102 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.102    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     2.110 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.110    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     2.111 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.111    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     2.112 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.112    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     2.113 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.113    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     35.000    35.000 f  
    R4                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    35.431 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    35.911    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332    32.579 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579    33.157    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    33.186 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.872    34.058    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.637ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     35.000    35.000 f  
    R4                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    35.431 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    35.911    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332    32.579 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579    33.157    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    33.186 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.872    34.058    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.637ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.093ns (29.727%)  route 2.583ns (70.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           2.062     3.031    cpu_resetn_IBUF
    SLICE_X158Y131       LUT1 (Prop_lut1_I0_O)        0.124     3.155 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.521     3.676    clk_wiz_i_1_n_0
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.171ns (14.494%)  route 1.008ns (85.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           0.836     0.962    cpu_resetn_IBUF
    SLICE_X158Y131       LUT1 (Prop_lut1_I0_O)        0.045     1.007 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.172     1.179    clk_wiz_i_1_n_0
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    PixelClk
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.093ns (29.727%)  route 2.583ns (70.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           2.062     3.031    cpu_resetn_IBUF
    SLICE_X158Y131       LUT1 (Prop_lut1_I0_O)        0.124     3.155 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.521     3.676    clk_wiz_i_1_n_0
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.701    -1.591    PixelClk
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@67.340ns period=134.680ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.171ns (14.494%)  route 1.008ns (85.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           0.836     0.962    cpu_resetn_IBUF
    SLICE_X158Y131       LUT1 (Prop_lut1_I0_O)        0.045     1.007 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.172     1.179    clk_wiz_i_1_n_0
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    PixelClk
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/CLK





