
*** Running vivado
    with args -log design_1_xlslice_4_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlslice_4_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_xlslice_4_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 290.281 ; gain = 80.039
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_4_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_0/synth/design_1_xlslice_4_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_4_0' (2#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/ip/design_1_xlslice_4_0/synth/design_1_xlslice_4_0.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 327.703 ; gain = 117.461
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:53 . Memory (MB): peak = 327.703 ; gain = 117.461
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 533.961 ; gain = 0.652
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:33 . Memory (MB): peak = 533.961 ; gain = 323.719
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:33 . Memory (MB): peak = 533.961 ; gain = 323.719
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:33 . Memory (MB): peak = 533.961 ; gain = 323.719
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:33 . Memory (MB): peak = 533.961 ; gain = 323.719
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:35 . Memory (MB): peak = 533.961 ; gain = 323.719
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 565.102 ; gain = 354.859
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 565.102 ; gain = 354.859
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 574.629 ; gain = 364.387
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 574.629 ; gain = 364.387
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 574.629 ; gain = 364.387
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 574.629 ; gain = 364.387
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 574.629 ; gain = 364.387
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 574.629 ; gain = 364.387
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:55 . Memory (MB): peak = 574.629 ; gain = 364.387

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:56 . Memory (MB): peak = 574.629 ; gain = 364.387
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 590.750 ; gain = 377.363
