//==================================================
// This file contains the Excluded objects
// Generated By User: cn9512
// Format Version: 2
// Date: Tue Apr 22 15:42:44 2025
// ExclMode: default
//==================================================
CHECKSUM: "3046790089 1219640114"
INSTANCE: rvv_backend_top.DUT.u_mulmac.u_mac0
Block 17 "1790674993" "mac_src2 = mac_uop_vs2_data;"
Block 34 "4159325343" "mac_src2 = mac_uop_vs2_data;"
Block 37 "1946146571" "mac_src2 = mac_uop_vs2_data;"
Block 40 "4004387749" "mac_src2 = mac_uop_vs2_data;"
CHECKSUM: "3046790089 1219640114"
INSTANCE: rvv_backend_top.DUT.u_mulmac.u_mac1
Block 17 "1790674993" "mac_src2 = mac_uop_vs2_data;"
Block 40 "4004387749" "mac_src2 = mac_uop_vs2_data;"
Block 37 "1946146571" "mac_src2 = mac_uop_vs2_data;"
Block 34 "4159325343" "mac_src2 = mac_uop_vs2_data;"
CHECKSUM: "3046790089 2955416446"
INSTANCE: rvv_backend_top.DUT.u_mulmac.u_mac0
Branch 5 "1689102689" "{rs2mac_uop_valid, mac_uop_funct3}" (14) "{rs2mac_uop_valid, mac_uop_funct3} {1'b1, $unit::OPMVV} ,default,-,-,-"
Branch 5 "1689102689" "{rs2mac_uop_valid, mac_uop_funct3}" (34) "{rs2mac_uop_valid, mac_uop_funct3} {1'b1, $unit::OPIVX} ,-,-,-,default"
Branch 5 "1689102689" "{rs2mac_uop_valid, mac_uop_funct3}" (32) "{rs2mac_uop_valid, mac_uop_funct3} {1'b1, $unit::OPIVV} ,-,-,default,-"
Branch 5 "1689102689" "{rs2mac_uop_valid, mac_uop_funct3}" (30) "{rs2mac_uop_valid, mac_uop_funct3} {1'b1, $unit::OPMVX} ,-,default,-,-"
Branch 6 "133933459" "mac_top_vs_eew" (6) "mac_top_vs_eew default,-,-,-,1"
Branch 6 "133933459" "mac_top_vs_eew" (7) "mac_top_vs_eew default,-,-,-,0"
CHECKSUM: "3046790089 2955416446"
INSTANCE: rvv_backend_top.DUT.u_mulmac.u_mac1
Branch 5 "1689102689" "{rs2mac_uop_valid, mac_uop_funct3}" (14) "{rs2mac_uop_valid, mac_uop_funct3} {1'b1, $unit::OPMVV} ,default,-,-,-"
Branch 5 "1689102689" "{rs2mac_uop_valid, mac_uop_funct3}" (34) "{rs2mac_uop_valid, mac_uop_funct3} {1'b1, $unit::OPIVX} ,-,-,-,default"
Branch 5 "1689102689" "{rs2mac_uop_valid, mac_uop_funct3}" (32) "{rs2mac_uop_valid, mac_uop_funct3} {1'b1, $unit::OPIVV} ,-,-,default,-"
Branch 5 "1689102689" "{rs2mac_uop_valid, mac_uop_funct3}" (30) "{rs2mac_uop_valid, mac_uop_funct3} {1'b1, $unit::OPMVX} ,-,default,-,-"
Branch 6 "133933459" "mac_top_vs_eew" (6) "mac_top_vs_eew default,-,-,-,1"
Branch 6 "133933459" "mac_top_vs_eew" (7) "mac_top_vs_eew default,-,-,-,0"
CHECKSUM: "3046790089 3547888571"
INSTANCE: rvv_backend_top.DUT.u_mulmac.u_mac0
Condition 58 "3050980979" "(is_vv ? mac_src1 : ({16 {mac_src1[7:0]}})) 1 -1"
Condition 48 "991418031" "(mac_uop_rs1_data[(32 - 1)] && mac_src1_is_signed) 1 -1"
Condition 54 "3174033231" "(mac_uop_rs1_data[(32 - 1)] && mac_src1_is_signed) 1 -1"
CHECKSUM: "3046790089 3547888571"
INSTANCE: rvv_backend_top.DUT.u_mulmac.u_mac1
Condition 48 "991418031" "(mac_uop_rs1_data[(32 - 1)] && mac_src1_is_signed) 1 -1"
Condition 58 "3050980979" "(is_vv ? mac_src1 : ({16 {mac_src1[7:0]}})) 1 -1"
Condition 54 "3174033231" "(mac_uop_rs1_data[(32 - 1)] && mac_src1_is_signed) 1 -1"
CHECKSUM: "1462236606 4075641599"
INSTANCE: rvv_backend_top.DUT.u_retire
Condition 9 "831774843" "(((!trap_flag0)) && w_valid0) 1 -1"

CHECKSUM: "3126538397 3164904954"
INSTANCE: rvv_backend_top.DUT.u_mul_rs
ANNOTATION: "mul_rs always remain 2 entry"
Toggle almost_full [2] "logic almost_full[2:0]"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle mem[7].vs2_data_valid "logic mem[7].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle mem[6].vs2_data_valid "logic mem[6].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle mem[5].vs2_data_valid "logic mem[5].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle mem[4].vs2_data_valid "logic mem[4].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle mem[3].vs2_data_valid "logic mem[3].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle mem[2].vs2_data_valid "logic mem[2].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle mem[1].vs2_data_valid "logic mem[1].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle mem[0].vs2_data_valid "logic mem[0].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle fifo_data[7].vs2_data_valid "logic fifo_data[7].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle fifo_data[6].vs2_data_valid "logic fifo_data[6].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle fifo_data[5].vs2_data_valid "logic fifo_data[5].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle fifo_data[4].vs2_data_valid "logic fifo_data[4].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle fifo_data[3].vs2_data_valid "logic fifo_data[3].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle fifo_data[2].vs2_data_valid "logic fifo_data[2].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle fifo_data[1].vs2_data_valid "logic fifo_data[1].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle fifo_data[0].vs2_data_valid "logic fifo_data[0].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle dataout[1].vs2_data_valid "logic dataout[1].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle dataout[0].vs2_data_valid "logic dataout[0].vs2_data_valid"
ANNOTATION: "mul always remain 2 entry"
Toggle next_entry_count [3] "logic next_entry_count[3:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mem[7].uop_funct3 [0] "logic mem[7].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle fifo_data[6].uop_funct3 [0] "logic fifo_data[6].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle fifo_data[5].uop_funct3 [0] "logic fifo_data[5].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle fifo_data[4].uop_funct3 [0] "logic fifo_data[4].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle fifo_data[3].uop_funct3 [0] "logic fifo_data[3].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle fifo_data[2].uop_funct3 [0] "logic fifo_data[2].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle fifo_data[1].uop_funct3 [0] "logic fifo_data[1].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle fifo_data[0].uop_funct3 [0] "logic fifo_data[0].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle dataout[1].uop_funct3 [0] "logic dataout[1].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle dataout[0].uop_funct3 [0] "logic dataout[0].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle fifo_data[7].uop_funct3 [0] "logic fifo_data[7].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mem[0].uop_funct3 [0] "logic mem[0].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mem[1].uop_funct3 [0] "logic mem[1].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mem[2].uop_funct3 [0] "logic mem[2].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mem[3].uop_funct3 [0] "logic mem[3].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mem[4].uop_funct3 [0] "logic mem[4].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mem[5].uop_funct3 [0] "logic mem[5].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mem[6].uop_funct3 [0] "logic mem[6].uop_funct3[2:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle dataout[0].uop_funct6.ari_funct6 [5] "logic dataout[0].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle dataout[1].uop_funct6.ari_funct6 [5] "logic dataout[1].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[0].uop_funct6.ari_funct6 [5] "logic fifo_data[0].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[0].uop_funct6.ari_funct6 [5] "logic fifo_data[1].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[0].uop_funct6.ari_funct6 [5] "logic fifo_data[2].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[0].uop_funct6.ari_funct6 [5] "logic fifo_data[3].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[0].uop_funct6.ari_funct6 [5] "logic fifo_data[4].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[0].uop_funct6.ari_funct6 [5] "logic fifo_data[5].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[0].uop_funct6.ari_funct6 [5] "logic fifo_data[6].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[0].uop_funct6.ari_funct6 [5] "logic fifo_data[7].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle dataout[0].uop_funct6.lsu_funct6.lsu_mop "logic dataout[0].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle mem[7].uop_funct6.lsu_funct6.lsu_mop "logic mem[7].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle mem[6].uop_funct6.lsu_funct6.lsu_mop "logic mem[6].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle mem[5].uop_funct6.lsu_funct6.lsu_mop "logic mem[5].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle mem[4].uop_funct6.lsu_funct6.lsu_mop "logic mem[4].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle mem[3].uop_funct6.lsu_funct6.lsu_mop "logic mem[3].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle mem[2].uop_funct6.lsu_funct6.lsu_mop "logic mem[2].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle mem[1].uop_funct6.lsu_funct6.lsu_mop "logic mem[1].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle mem[0].uop_funct6.lsu_funct6.lsu_mop "logic mem[0].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle fifo_data[7].uop_funct6.lsu_funct6.lsu_mop "logic fifo_data[7].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle fifo_data[6].uop_funct6.lsu_funct6.lsu_mop "logic fifo_data[6].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle fifo_data[5].uop_funct6.lsu_funct6.lsu_mop "logic fifo_data[5].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle fifo_data[4].uop_funct6.lsu_funct6.lsu_mop "logic fifo_data[4].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle fifo_data[3].uop_funct6.lsu_funct6.lsu_mop "logic fifo_data[3].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle fifo_data[2].uop_funct6.lsu_funct6.lsu_mop "logic fifo_data[2].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle fifo_data[1].uop_funct6.lsu_funct6.lsu_mop "logic fifo_data[1].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle fifo_data[0].uop_funct6.lsu_funct6.lsu_mop "logic fifo_data[0].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle dataout[1].uop_funct6.lsu_funct6.lsu_mop "logic dataout[1].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle datain_seq[0].uop_funct3 [0] "logic datain_seq[0].uop_funct3[2:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mem[7].uop_funct6.ari_funct6 [5] "logic mem[7].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mem[6].uop_funct6.ari_funct6 [5] "logic mem[6].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mem[5].uop_funct6.ari_funct6 [5] "logic mem[5].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mem[4].uop_funct6.ari_funct6 [5] "logic mem[4].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mem[3].uop_funct6.ari_funct6 [5] "logic mem[3].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mem[2].uop_funct6.ari_funct6 [5] "logic mem[2].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mem[1].uop_funct6.ari_funct6 [5] "logic mem[1].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mem[0].uop_funct6.ari_funct6 [5] "logic mem[0].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[7].uop_funct6.ari_funct6 [5] "logic fifo_data[7].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[6].uop_funct6.ari_funct6 [5] "logic fifo_data[6].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[5].uop_funct6.ari_funct6 [5] "logic fifo_data[5].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[4].uop_funct6.ari_funct6 [5] "logic fifo_data[4].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[3].uop_funct6.ari_funct6 [5] "logic fifo_data[3].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[2].uop_funct6.ari_funct6 [5] "logic fifo_data[2].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle fifo_data[1].uop_funct6.ari_funct6 [5] "logic fifo_data[1].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle datain_seq[2].uop_funct3 [0] "logic datain_seq[2].uop_funct3[2:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle datain_seq[1].uop_funct3 [0] "logic datain_seq[1].uop_funct3[2:0]"

CHECKSUM: "612623884 1687633494"
INSTANCE: rvv_backend_top.DUT.u_mul_rs.u_entry_count_reg
ANNOTATION: "mul_rs never full"
Toggle d [3] "logic d[3:0]"

CHECKSUM: "1686491314 1207046587"
INSTANCE: rvv_backend_top.DUT.u_mulmac
ANNOTATION: "tied to 1"
Toggle rob2ex_ready [1] "logic rob2ex_ready[1:0]"
ANNOTATION: "tied to 1"
Toggle rob2ex_ready [0] "logic rob2ex_ready[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle rs2mac_uop_data[1].uop_funct6.lsu_funct6.lsu_mop "logic rs2mac_uop_data[1].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle rs2mac_uop_data[0].uop_funct6.lsu_funct6.lsu_mop "logic rs2mac_uop_data[0].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle rs2ex_uop_data[1].uop_funct6.lsu_funct6.lsu_mop "logic rs2ex_uop_data[1].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "Part of union, use ari_funct6"
Toggle rs2ex_uop_data[0].uop_funct6.lsu_funct6.lsu_mop "logic rs2ex_uop_data[0].uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle rs2mac_uop_data[1].vs2_data_valid "logic rs2mac_uop_data[1].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle rs2mac_uop_data[0].vs2_data_valid "logic rs2mac_uop_data[0].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle rs2ex_uop_data[1].vs2_data_valid "logic rs2ex_uop_data[1].vs2_data_valid"
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle rs2ex_uop_data[0].vs2_data_valid "logic rs2ex_uop_data[0].vs2_data_valid"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle rs2ex_uop_data[0].uop_funct3 [0] "logic rs2ex_uop_data[0].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle rs2ex_uop_data[1].uop_funct3 [0] "logic rs2ex_uop_data[1].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle rs2mac_uop_data[0].uop_funct3 [0] "logic rs2mac_uop_data[0].uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle rs2mac_uop_data[1].uop_funct3 [0] "logic rs2mac_uop_data[1].uop_funct3[2:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle rs2ex_uop_data[0].uop_funct6.ari_funct6 [5] "logic rs2ex_uop_data[0].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle rs2mac_uop_data[1].uop_funct6.ari_funct6 [5] "logic rs2mac_uop_data[1].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle rs2mac_uop_data[0].uop_funct6.ari_funct6 [5] "logic rs2mac_uop_data[0].uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle rs2ex_uop_data[1].uop_funct6.ari_funct6 [5] "logic rs2ex_uop_data[1].uop_funct6.ari_funct6[5:0]"
CHECKSUM: "3046790089 2579792773"
INSTANCE: rvv_backend_top.DUT.u_mulmac.u_mac0
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle rs2mac_uop_data.vs2_data_valid "logic rs2mac_uop_data.vs2_data_valid"
ANNOTATION: "Part of union, use ari_funct6"
Toggle rs2mac_uop_data.uop_funct6.lsu_funct6.lsu_mop "logic rs2mac_uop_data.uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle rs2mac_uop_data.uop_funct6.ari_funct6 [5] "logic rs2mac_uop_data.uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mac_uop_funct6 [5] "logic mac_uop_funct6[5:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle rs2mac_uop_data.uop_funct3 [0] "logic rs2mac_uop_data.uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mac_uop_funct3 [0] "logic mac_uop_funct3[2:0]"
CHECKSUM: "3046790089 2579792773"
INSTANCE: rvv_backend_top.DUT.u_mulmac.u_mac1
ANNOTATION: "mul/mac inst always use vs2_data"
Toggle rs2mac_uop_data.vs2_data_valid "logic rs2mac_uop_data.vs2_data_valid"
ANNOTATION: "Part of union, use ari_funct6"
Toggle rs2mac_uop_data.uop_funct6.lsu_funct6.lsu_mop "logic rs2mac_uop_data.uop_funct6.lsu_funct6.lsu_mop[1:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle rs2mac_uop_data.uop_funct6.ari_funct6 [5] "logic rs2mac_uop_data.uop_funct6.ari_funct6[5:0]"
ANNOTATION: "funct6[5] == 1 in mul/mac inst"
Toggle mac_uop_funct6 [5] "logic mac_uop_funct6[5:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle rs2mac_uop_data.uop_funct3 [0] "logic rs2mac_uop_data.uop_funct3[2:0]"
ANNOTATION: "mul/mac inst only have vv/vx"
Toggle mac_uop_funct3 [0] "logic mac_uop_funct3[2:0]"

CHECKSUM: "1462236606 559692261"
INSTANCE: rvv_backend_top.DUT.u_retire
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rob2rt_write_data[0].vector_csr.sew [2] "logic rob2rt_write_data[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle w_vcsr3.sew [2] "logic w_vcsr3.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle w_vcsr2.sew [2] "logic w_vcsr2.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle w_vcsr1.sew [2] "logic w_vcsr1.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle w_vcsr0.sew [2] "logic w_vcsr0.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rt2vcsr_write_data.sew [2] "logic rt2vcsr_write_data.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rob2rt_write_data[3].vector_csr.sew [2] "logic rob2rt_write_data[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rob2rt_write_data[2].vector_csr.sew [2] "logic rob2rt_write_data[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rob2rt_write_data[1].vector_csr.sew [2] "logic rob2rt_write_data[1].vector_csr.sew[2:0]"

CHECKSUM: "1462236606 559692261"
INSTANCE: rvv_backend_top.DUT.u_retire
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rob2rt_write_data[0].vector_csr.sew [2] "logic rob2rt_write_data[0].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle w_vcsr3.sew [2] "logic w_vcsr3.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle w_vcsr2.sew [2] "logic w_vcsr2.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle w_vcsr1.sew [2] "logic w_vcsr1.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle w_vcsr0.sew [2] "logic w_vcsr0.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rt2vcsr_write_data.sew [2] "logic rt2vcsr_write_data.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rob2rt_write_data[3].vector_csr.sew [2] "logic rob2rt_write_data[3].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rob2rt_write_data[2].vector_csr.sew [2] "logic rob2rt_write_data[2].vector_csr.sew[2:0]"
ANNOTATION: "sew[2]==0 in zve32x"
Toggle rob2rt_write_data[1].vector_csr.sew [2] "logic rob2rt_write_data[1].vector_csr.sew[2:0]"

CHECKSUM: "422098002 429448440"
INSTANCE: rvv_backend_top.DUT.u_mulmac
ANNOTATION: "mac2rs_uop_ready is always 1"
Condition 8 "2850154482" "(mac2rob_uop_valid[0] && mac2rs_uop_ready[0]) 1 -1"
ANNOTATION: "mac2rs_uop_ready is always 1"
Condition 10 "3420602918" "(mac2rob_uop_valid[1] && mac2rs_uop_ready[1]) 1 -1"
