

================================================================
== Vitis HLS Report for 'AxiStream2Mat'
================================================================
* Date:           Fri Sep  6 14:01:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max   | min |   max   |   Type   |
    +---------+---------+-----------+----------+-----+---------+----------+
    |        9|  1843208|  29.997 ns|  6.143 ms|    9|  1843208|  dataflow|
    +---------+---------+-----------+----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+----------+-----+---------+---------+
        |                          |                         |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max   | min |   max   |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+----------+-----+---------+---------+
        |entry_proc3_U0            |entry_proc3              |        0|        0|       0 ns|      0 ns|    0|        0|       no|
        |last_blk_pxl_width_1_U0   |last_blk_pxl_width_1     |        0|        0|       0 ns|      0 ns|    0|        0|       no|
        |AxiStream2MatStream_2_U0  |AxiStream2MatStream_2_s  |        8|  1843207|  26.664 ns|  6.143 ms|    8|  1843207|       no|
        +--------------------------+-------------------------+---------+---------+-----------+----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |        -|     3|     846|    3810|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|    1145|    4041|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |AxiStream2MatStream_2_U0  |AxiStream2MatStream_2_s  |        0|   3|  841|  3743|    0|
    |entry_proc3_U0            |entry_proc3              |        0|   0|    2|    47|    0|
    |last_blk_pxl_width_1_U0   |last_blk_pxl_width_1     |        0|   0|    3|    20|    0|
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |Total                     |                         |        0|   3|  846|  3810|    0|
    +--------------------------+-------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                  |        0|  99|   0|    -|     3|   32|       96|
    |last_blk_width_channel_U  |        0|  99|   0|    -|     2|    4|        8|
    |rows_c_U                  |        0|  99|   0|    -|     3|   32|       96|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0| 297|   0|    0|     8|   68|      200|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |entry_proc3_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |last_blk_pxl_width_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc3_U0_ap_ready           |        or|   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  12|           6|           6|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc3_U0_ap_ready           |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  18|          4|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc3_U0_ap_ready           |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ldata1_dout          |   in|  128|     ap_fifo|         ldata1|       pointer|
|ldata1_empty_n       |   in|    1|     ap_fifo|         ldata1|       pointer|
|ldata1_read          |  out|    1|     ap_fifo|         ldata1|       pointer|
|in_mat_data1_din     |  out|    8|     ap_fifo|   in_mat_data1|       pointer|
|in_mat_data1_full_n  |   in|    1|     ap_fifo|   in_mat_data1|       pointer|
|in_mat_data1_write   |  out|    1|     ap_fifo|   in_mat_data1|       pointer|
|rows_dout            |   in|   32|     ap_fifo|           rows|       pointer|
|rows_empty_n         |   in|    1|     ap_fifo|           rows|       pointer|
|rows_read            |  out|    1|     ap_fifo|           rows|       pointer|
|cols_dout            |   in|   32|     ap_fifo|           cols|       pointer|
|cols_empty_n         |   in|    1|     ap_fifo|           cols|       pointer|
|cols_read            |  out|    1|     ap_fifo|           cols|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  AxiStream2Mat|  return value|
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%last_blk_width_channel = alloca i64 1"   --->   Operation 4 'alloca' 'last_blk_width_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_c = alloca i64 1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070]   --->   Operation 5 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_c = alloca i64 1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070]   --->   Operation 6 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%call_ln1070 = call void @entry_proc3, i32 %rows, i32 %rows_c, i32 %cols, i32 %cols_c" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070]   --->   Operation 7 'call' 'call_ln1070' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%call_ln1075 = call void @last_blk_pxl_width.1, i4 %last_blk_width_channel" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1075]   --->   Operation 8 'call' 'call_ln1075' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 9 [2/2] (1.21ns)   --->   "%call_ln1076 = call void @AxiStream2MatStream<2>, i128 %ldata1, i8 %in_mat_data1, i32 %rows_c, i32 %cols_c, i4 %last_blk_width_channel" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1076]   --->   Operation 9 'call' 'call_ln1076' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %cols_c, i32 %cols_c" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070]   --->   Operation 12 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln1070 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070]   --->   Operation 13 'specinterface' 'specinterface_ln1070' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %rows_c, i32 %rows_c" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070]   --->   Operation 14 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln1070 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070]   --->   Operation 15 'specinterface' 'specinterface_ln1070' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln1070 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_17" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070]   --->   Operation 16 'specdataflowpipeline' 'specdataflowpipeline_ln1070' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln1076 = call void @AxiStream2MatStream<2>, i128 %ldata1, i8 %in_mat_data1, i32 %rows_c, i32 %cols_c, i4 %last_blk_width_channel" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1076]   --->   Operation 19 'call' 'call_ln1076' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln1077 = ret" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1077]   --->   Operation 20 'ret' 'ret_ln1077' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_mat_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
last_blk_width_channel      (alloca              ) [ 0111]
cols_c                      (alloca              ) [ 0111]
rows_c                      (alloca              ) [ 0111]
call_ln1070                 (call                ) [ 0000]
call_ln1075                 (call                ) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
empty                       (specchannel         ) [ 0000]
specinterface_ln1070        (specinterface       ) [ 0000]
empty_69                    (specchannel         ) [ 0000]
specinterface_ln1070        (specinterface       ) [ 0000]
specdataflowpipeline_ln1070 (specdataflowpipeline) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
specinterface_ln0           (specinterface       ) [ 0000]
call_ln1076                 (call                ) [ 0000]
ret_ln1077                  (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_mat_data1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_pxl_width.1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2MatStream<2>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="last_blk_width_channel_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last_blk_width_channel/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="cols_c_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="rows_c_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="call_ln1070_entry_proc3_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="0" index="3" bw="32" slack="0"/>
<pin id="65" dir="0" index="4" bw="32" slack="0"/>
<pin id="66" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1070/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="call_ln1075_last_blk_pxl_width_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1075/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_AxiStream2MatStream_2_s_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="128" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="0" index="3" bw="32" slack="1"/>
<pin id="80" dir="0" index="4" bw="32" slack="1"/>
<pin id="81" dir="0" index="5" bw="4" slack="1"/>
<pin id="82" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1076/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="last_blk_width_channel_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="last_blk_width_channel "/>
</bind>
</comp>

<comp id="92" class="1005" name="cols_c_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="98" class="1005" name="rows_c_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="89"><net_src comp="48" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="75" pin=5"/></net>

<net id="95"><net_src comp="52" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="60" pin=4"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="101"><net_src comp="56" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="75" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_mat_data1 | {2 3 }
 - Input state : 
	Port: AxiStream2Mat : ldata1 | {2 3 }
	Port: AxiStream2Mat : in_mat_data1 | {}
	Port: AxiStream2Mat : rows | {1 }
	Port: AxiStream2Mat : cols | {1 }
  - Chain level:
	State 1
		call_ln1070 : 1
		call_ln1075 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |      call_ln1070_entry_proc3_fu_60     |    0    |    0    |    0    |    0    |
|   call   | call_ln1075_last_blk_pxl_width_1_fu_70 |    0    |    0    |    0    |    0    |
|          |    grp_AxiStream2MatStream_2_s_fu_75   |    3    |  2.135  |   739   |   2234  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    3    |  2.135  |   739   |   2234  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cols_c_reg_92        |   32   |
|last_blk_width_channel_reg_86|    4   |
|        rows_c_reg_98        |   32   |
+-----------------------------+--------+
|            Total            |   68   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    2   |   739  |  2234  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   68   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   807  |  2234  |
+-----------+--------+--------+--------+--------+
