Timing Analyzer report for projeto_CPHS
Sat Jan 22 11:10:07 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 25. Slow 1200mV 85C Model Recovery: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[2]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 29. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[2]'
 31. Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 32. Slow 1200mV 85C Model Removal: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 42. Slow 1200mV 0C Model Setup: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[2]'
 45. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 46. Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[2]'
 49. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 52. Slow 1200mV 0C Model Recovery: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[2]'
 55. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 56. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[2]'
 58. Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 59. Slow 1200mV 0C Model Removal: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 67. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 68. Fast 1200mV 0C Model Setup: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[2]'
 71. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 72. Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Hold: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 74. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[2]'
 76. Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 77. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 78. Fast 1200mV 0C Model Recovery: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 79. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[2]'
 81. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 82. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[2]'
 84. Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 85. Fast 1200mV 0C Model Removal: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; projeto_CPHS                                            ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                              ;
+----------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                          ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------+--------+--------------------------+
; projeto_CPHS.SDC                                                                       ; OK     ; Sat Jan 22 11:09:58 2022 ;
; DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sat Jan 22 11:09:59 2022 ;
; DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sat Jan 22 11:09:59 2022 ;
; DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.sdc             ; OK     ; Sat Jan 22 11:09:59 2022 ;
; DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.sdc                    ; OK     ; Sat Jan 22 11:09:59 2022 ;
+----------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Clock Name                                                                     ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                           ; Targets                                                                            ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; altera_reserved_tck                                                            ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                  ; { altera_reserved_tck }                                                            ;
; CLOCK_50                                                                       ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                  ; { CLOCK_50 }                                                                       ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0]                                                    ; { inst|altpll|sd1|pll7|clk[0] }                                                    ;
; inst|altpll|sd1|pll7|clk[1]                                                    ; Generated ; 10.000  ; 100.0 MHz ; -1.750 ; 3.250  ; 50.00      ; 1         ; 2           ; -63.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0]                                                    ; { inst|altpll|sd1|pll7|clk[1] }                                                    ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0]                                                    ; { inst|altpll|sd1|pll7|clk[2] }                                                    ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                   ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 86.48 MHz  ; 86.48 MHz       ; CLOCK_50                                                                       ;      ;
; 103.37 MHz ; 103.37 MHz      ; inst|altpll|sd1|pll7|clk[0]                                                    ;      ;
; 114.57 MHz ; 114.57 MHz      ; inst|altpll|sd1|pll7|clk[2]                                                    ;      ;
; 128.88 MHz ; 128.88 MHz      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
; 129.84 MHz ; 129.84 MHz      ; altera_reserved_tck                                                            ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                     ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 0.326  ; 0.000         ;
; CLOCK_50                                                                       ; 4.184  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 32.241 ; 0.000         ;
; altera_reserved_tck                                                            ; 46.149 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 91.272 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                       ; -0.904 ; -37.135       ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; 0.330  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.366  ; 0.000         ;
; altera_reserved_tck                                                            ; 0.402  ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 0.403  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 5.737  ; 0.000         ;
; CLOCK_50                                                                       ; 17.725 ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.764 ; 0.000         ;
; altera_reserved_tck                                                            ; 47.999 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 95.993 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                  ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                       ; 0.803 ; 0.000         ;
; altera_reserved_tck                                                            ; 1.034 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 2.563 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; 2.585 ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 4.600 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 4.621  ; 0.000         ;
; CLOCK_50                                                                       ; 9.471  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.690 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.550 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 49.703 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.326 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.592      ;
; 0.326 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.592      ;
; 0.357 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.561      ;
; 0.357 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.561      ;
; 0.390 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.531      ;
; 0.390 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.531      ;
; 0.390 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.531      ;
; 0.390 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.531      ;
; 0.394 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.502      ;
; 0.394 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.502      ;
; 0.394 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.502      ;
; 0.416 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 9.478      ;
; 0.421 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.500      ;
; 0.421 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.500      ;
; 0.421 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.500      ;
; 0.421 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.500      ;
; 0.425 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.471      ;
; 0.425 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.471      ;
; 0.425 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.471      ;
; 0.431 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.490      ;
; 0.431 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.490      ;
; 0.431 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.490      ;
; 0.431 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.490      ;
; 0.439 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 9.455      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[30]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[29]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[6]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[3]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[1]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[0]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[27]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[17]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.447 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[28]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.472      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[5]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[18]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[15]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[13]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[22]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[21]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[19]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[23]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.453 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[31]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.467      ;
; 0.462 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.459      ;
; 0.462 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.459      ;
; 0.462 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.459      ;
; 0.462 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.459      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[30]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[29]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[6]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[3]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[1]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[0]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[27]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[17]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[28]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 9.441      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[5]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[18]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[15]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[13]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[22]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[21]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[19]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[23]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[31]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 9.436      ;
; 0.538 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.380      ;
; 0.538 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.380      ;
; 0.555 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.540     ; 8.903      ;
; 0.555 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.540     ; 8.903      ;
; 0.555 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.540     ; 8.903      ;
; 0.576 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a115~porta_we_reg         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.185      ; 9.647      ;
; 0.593 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.325      ;
; 0.593 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.325      ;
; 0.594 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_line_field[5]   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.324      ;
; 0.594 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_line_field[5]   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.324      ;
; 0.599 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a115~porta_we_reg         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.185      ; 9.624      ;
; 0.600 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.542     ; 8.856      ;
; 0.602 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.319      ;
; 0.602 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.319      ;
; 0.602 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.319      ;
; 0.602 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.319      ;
; 0.606 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.290      ;
; 0.606 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.290      ;
; 0.606 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 9.290      ;
; 0.621 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a81~porta_we_reg          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.208      ; 9.625      ;
; 0.636 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a51~porta_we_reg          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.195      ; 9.597      ;
; 0.636 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 9.258      ;
; 0.641 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a94~porta_we_reg          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.226      ; 9.623      ;
; 0.643 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.278      ;
; 0.643 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.278      ;
; 0.643 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.278      ;
; 0.643 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.278      ;
; 0.644 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a81~porta_we_reg          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.208      ; 9.602      ;
; 0.647 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a50~porta_we_reg          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.174      ; 9.565      ;
; 0.655 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[4]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.263      ;
; 0.655 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[4]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 9.263      ;
; 0.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.264      ;
; 0.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.264      ;
; 0.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.264      ;
; 0.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.264      ;
; 0.658 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_line_field[5]   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 9.263      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                           ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 4.184 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a9~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.868      ; 12.642     ;
; 4.281 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.872      ; 12.549     ;
; 4.285 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.869      ; 12.542     ;
; 4.306 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.865      ; 12.517     ;
; 4.312 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 12.505     ;
; 4.316 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.855      ; 12.497     ;
; 4.340 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.869      ; 12.487     ;
; 4.341 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.865      ; 12.482     ;
; 4.345 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.869      ; 12.482     ;
; 4.351 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.860      ; 12.467     ;
; 4.370 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.854      ; 12.442     ;
; 4.371 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.854      ; 12.441     ;
; 4.373 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 12.444     ;
; 4.374 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.857      ; 12.441     ;
; 4.396 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.862      ; 12.424     ;
; 4.397 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_floatdata_output:floatdata_output|data_out[27] ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_no71:auto_generated|ram_block1a1~porta_datain_reg0   ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.037      ; 8.598      ;
; 4.400 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.849      ; 12.407     ;
; 4.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.857      ; 12.413     ;
; 4.413 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.860      ; 12.405     ;
; 4.428 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[6]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.877      ; 12.407     ;
; 4.440 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.855      ; 12.373     ;
; 4.444 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.879      ; 12.393     ;
; 4.444 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.866      ; 12.380     ;
; 4.464 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.843      ; 12.337     ;
; 4.475 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.849      ; 12.332     ;
; 4.477 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.837      ; 12.318     ;
; 4.491 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.871      ; 12.338     ;
; 4.497 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.860      ; 12.321     ;
; 4.501 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 12.316     ;
; 4.512 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.877      ; 12.323     ;
; 4.544 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 12.273     ;
; 4.561 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a10~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.869      ; 12.266     ;
; 4.577 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a29~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.838      ; 12.219     ;
; 4.599 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.871      ; 12.230     ;
; 4.601 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.871      ; 12.228     ;
; 4.615 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.849      ; 12.192     ;
; 4.622 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 12.195     ;
; 4.622 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.849      ; 12.185     ;
; 4.626 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 12.191     ;
; 4.636 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.843      ; 12.165     ;
; 4.644 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.837      ; 12.151     ;
; 4.645 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.860      ; 12.173     ;
; 4.649 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.843      ; 12.152     ;
; 4.654 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.865      ; 12.169     ;
; 4.655 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.849      ; 12.152     ;
; 4.662 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.862      ; 12.158     ;
; 4.669 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.855      ; 12.144     ;
; 4.669 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.871      ; 12.160     ;
; 4.673 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.849      ; 12.134     ;
; 4.674 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.879      ; 12.163     ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.837      ; 12.114     ;
; 4.692 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a8~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.894      ; 12.160     ;
; 4.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.855      ; 12.118     ;
; 4.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 12.122     ;
; 4.696 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.860      ; 12.122     ;
; 4.698 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.869      ; 12.129     ;
; 4.702 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.866      ; 12.122     ;
; 4.709 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.864      ; 12.113     ;
; 4.709 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a10~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.869      ; 12.118     ;
; 4.712 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.849      ; 12.095     ;
; 4.713 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.860      ; 12.105     ;
; 4.718 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.823      ; 12.063     ;
; 4.720 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.879      ; 12.117     ;
; 4.723 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a9~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.868      ; 12.103     ;
; 4.724 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.864      ; 12.098     ;
; 4.729 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a15~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.880      ; 12.109     ;
; 4.730 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.823      ; 12.051     ;
; 4.733 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 12.084     ;
; 4.741 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[6]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.865      ; 12.082     ;
; 4.759 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[6]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.869      ; 12.068     ;
; 4.761 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a2~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.831      ; 12.028     ;
; 4.761 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.860      ; 12.057     ;
; 4.762 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.873      ; 12.069     ;
; 4.764 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[12]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.877      ; 12.071     ;
; 4.765 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.843      ; 12.036     ;
; 4.766 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.823      ; 12.015     ;
; 4.770 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.866      ; 12.054     ;
; 4.777 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[12]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.872      ; 12.053     ;
; 4.778 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.854      ; 12.034     ;
; 4.780 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a14~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.843      ; 12.021     ;
; 4.781 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a8~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.894      ; 12.071     ;
; 4.783 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.860      ; 12.035     ;
; 4.784 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.866      ; 12.040     ;
; 4.785 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a9~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.868      ; 12.041     ;
; 4.795 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.857      ; 12.020     ;
; 4.797 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.857      ; 12.018     ;
; 4.801 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.872      ; 12.029     ;
; 4.804 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a14~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.843      ; 11.997     ;
; 4.815 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.857      ; 12.000     ;
; 4.815 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.849      ; 11.992     ;
; 4.816 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.879      ; 12.021     ;
; 4.820 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.862      ; 12.000     ;
; 4.821 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[12]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 11.996     ;
; 4.822 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.862      ; 11.998     ;
; 4.824 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.864      ; 11.998     ;
; 4.826 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.859      ; 11.991     ;
; 4.826 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.873      ; 12.005     ;
; 4.827 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.866      ; 11.997     ;
; 4.829 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.864      ; 11.993     ;
; 4.831 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.837      ; 11.964     ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 32.241 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.513     ; 7.244      ;
; 32.241 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.513     ; 7.244      ;
; 32.241 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.513     ; 7.244      ;
; 32.241 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.513     ; 7.244      ;
; 32.241 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.513     ; 7.244      ;
; 32.241 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.513     ; 7.244      ;
; 32.241 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.513     ; 7.244      ;
; 32.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 7.090      ;
; 32.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 7.090      ;
; 32.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 7.090      ;
; 32.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 6.782      ;
; 32.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 6.782      ;
; 32.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 6.782      ;
; 32.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 6.782      ;
; 32.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 6.782      ;
; 32.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 6.782      ;
; 32.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 6.782      ;
; 32.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.505     ; 6.782      ;
; 32.777 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.506     ; 6.715      ;
; 32.777 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.506     ; 6.715      ;
; 32.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.623      ;
; 32.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.623      ;
; 32.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.623      ;
; 32.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.623      ;
; 32.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.623      ;
; 32.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.623      ;
; 32.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.623      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.883 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.608      ;
; 32.974 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.516      ;
; 32.974 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.516      ;
; 32.974 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][45]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.516      ;
; 32.974 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][80]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.516      ;
; 33.003 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.488      ;
; 33.003 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.488      ;
; 33.003 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.488      ;
; 33.021 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.469      ;
; 33.021 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.469      ;
; 33.021 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.469      ;
; 33.038 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.444      ;
; 33.038 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.444      ;
; 33.038 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.444      ;
; 33.059 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.431      ;
; 33.059 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.431      ;
; 33.059 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.431      ;
; 33.059 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.431      ;
; 33.059 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.431      ;
; 33.059 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.431      ;
; 33.059 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.431      ;
; 33.243 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 6.661      ;
; 33.243 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 6.661      ;
; 33.243 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 6.661      ;
; 33.243 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 6.661      ;
; 33.243 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 6.661      ;
; 33.243 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 6.661      ;
; 33.243 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 6.661      ;
; 33.243 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 6.661      ;
; 33.246 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.244      ;
; 33.246 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.244      ;
; 33.246 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.244      ;
; 33.246 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.244      ;
; 33.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 6.646      ;
; 33.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 6.646      ;
; 33.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 6.646      ;
; 33.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 6.646      ;
; 33.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 6.646      ;
; 33.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 6.646      ;
; 33.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.088     ; 6.646      ;
; 33.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.188      ;
; 33.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.188      ;
; 33.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.188      ;
; 33.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.188      ;
; 33.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.188      ;
; 33.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.188      ;
; 33.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.516     ; 6.188      ;
; 33.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.161      ;
; 33.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.161      ;
; 33.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.161      ;
; 33.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.161      ;
; 33.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.161      ;
; 33.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.161      ;
; 33.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.161      ;
; 33.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.508     ; 6.161      ;
; 33.351 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.140      ;
; 33.351 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.140      ;
; 33.351 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.507     ; 6.140      ;
; 33.395 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.509     ; 6.094      ;
; 33.395 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.509     ; 6.094      ;
; 33.426 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.492      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.149 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 4.008      ;
; 46.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.001      ;
; 46.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.422      ;
; 47.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.098      ;
; 47.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.030      ;
; 47.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.016      ;
; 47.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.923      ;
; 47.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.904      ;
; 47.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.889      ;
; 47.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.879      ;
; 47.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.709      ;
; 47.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.671      ;
; 47.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.664      ;
; 47.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.583      ;
; 47.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.324      ;
; 47.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.325      ;
; 47.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.307      ;
; 47.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.246      ;
; 48.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 1.950      ;
; 49.039 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.120      ;
; 49.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 0.951      ;
; 94.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.295      ;
; 95.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.720      ;
; 95.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.622      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.584      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.581      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.490      ;
; 95.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.440      ;
; 95.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.427      ;
; 95.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.427      ;
; 95.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.424      ;
; 95.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.424      ;
; 95.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.387      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.333      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.333      ;
; 95.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.316      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.272      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.269      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.256      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.256      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.256      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.256      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.256      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.178      ;
; 95.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.129      ;
; 95.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.104      ;
; 95.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.104      ;
; 95.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.104      ;
; 95.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.104      ;
; 95.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.094      ;
; 95.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.094      ;
; 95.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.094      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 91.272 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.040      ; 8.766      ;
; 91.340 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 8.563      ;
; 91.393 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.040      ; 8.645      ;
; 91.408 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.327      ; 8.917      ;
; 91.776 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.040      ; 8.262      ;
; 91.812 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.330      ; 8.516      ;
; 91.947 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.040      ; 8.091      ;
; 92.047 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.040      ; 7.991      ;
; 92.080 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.539      ;
; 92.080 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.539      ;
; 92.080 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.539      ;
; 92.146 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.514     ; 7.338      ;
; 92.146 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.514     ; 7.338      ;
; 92.146 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.514     ; 7.338      ;
; 92.185 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 7.819      ;
; 92.199 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.420      ;
; 92.199 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.420      ;
; 92.199 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.420      ;
; 92.214 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 7.692      ;
; 92.214 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 7.692      ;
; 92.214 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 7.692      ;
; 92.216 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.206     ; 7.616      ;
; 92.284 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.216      ; 7.970      ;
; 92.306 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 7.698      ;
; 92.584 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.035      ;
; 92.584 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.035      ;
; 92.584 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 7.035      ;
; 92.618 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 7.291      ;
; 92.618 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 7.291      ;
; 92.618 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 7.291      ;
; 92.688 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.219      ; 7.569      ;
; 92.689 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 7.315      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 7.133      ;
; 92.755 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 6.864      ;
; 92.755 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 6.864      ;
; 92.755 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 6.864      ;
; 92.772 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.040      ; 7.266      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.780 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.212     ; 6.930      ;
; 92.782 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.379     ; 6.837      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[3]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.823 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.368     ; 6.807      ;
; 92.840 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 7.063      ;
; 92.848 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.514     ; 6.636      ;
; 92.848 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.210      ; 7.284      ;
; 92.848 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.210      ; 7.284      ;
; 92.848 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.210      ; 7.284      ;
; 92.848 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.210      ; 7.284      ;
; 92.848 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.210      ; 7.284      ;
; 92.848 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.210      ; 7.284      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.904 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.062      ; 3.344      ;
; -0.795 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[13] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.057      ; 3.448      ;
; -0.790 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[15] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.057      ; 3.453      ;
; -0.751 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[12] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.057      ; 3.492      ;
; -0.713 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[4]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.062      ; 3.535      ;
; -0.680 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[6]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.062      ; 3.568      ;
; -0.635 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[11] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.057      ; 3.608      ;
; -0.617 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.057      ; 3.626      ;
; -0.607 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[17] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.057      ; 3.636      ;
; -0.533 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[14] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.057      ; 3.710      ;
; -0.453 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 4.062      ; 3.795      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.430 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.956      ; 3.325      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.399 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.946      ; 3.346      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT24 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT25 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT26 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT27 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT28 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT29 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT30 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT31 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT32 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT33 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT34 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT35 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.391 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.356      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.380 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.959      ; 3.378      ;
; -0.370 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[8]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.377      ;
; -0.370 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[8]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.377      ;
; -0.370 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[8]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.377      ;
; -0.370 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[8]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.377      ;
; -0.370 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[8]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.948      ; 3.377      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.330 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 0.992      ;
; 0.336 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 0.998      ;
; 0.340 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 1.000      ;
; 0.343 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.005      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.015      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 1.007      ;
; 0.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 1.018      ;
; 0.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.020      ;
; 0.359 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.021      ;
; 0.360 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.022      ;
; 0.365 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 1.025      ;
; 0.367 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.029      ;
; 0.370 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.032      ;
; 0.373 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.035      ;
; 0.386 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[22]                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[22]                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[6]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[6]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[0]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[0]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[2]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[2]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[8]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[8]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[16]                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[16]                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem[1][84]                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.390 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 1.047      ;
; 0.391 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.392 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.054      ;
; 0.393 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[0]                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[0]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.395 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 1.060      ;
; 0.396 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 1.056      ;
; 0.398 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.060      ;
; 0.399 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.061      ;
; 0.400 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.062      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[7]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[7]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[13]                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[13]                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.065      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|use_reg                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|use_reg                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem[0][107]                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem[0][107]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem[1][107]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem_used[0]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:weight_index_s1_translator|wait_latency_counter[1]                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:weight_index_s1_translator|wait_latency_counter[1]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[0][107]                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[0][107]                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[1][107]                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[1][107]                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[0]                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[1]                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][65]                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][65]                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][107]                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][83]                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][83]                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_read                                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_read                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|DE2_115_SD_CARD_NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|count[0]                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|count[0]                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|count[1]                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|count[1]                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|address_reg[1]                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|address_reg[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|address_reg[0]                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|address_reg[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|wait_latency_counter[1]                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|wait_latency_counter[1]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:floatdata_output_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:floatdata_output_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_index_s1_translator|wait_latency_counter[1]                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_index_s1_translator|wait_latency_counter[1]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_index_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_index_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_index_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_index_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:floatdata_output_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:floatdata_output_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[120][107]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[120][107]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[119][107]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[119][107]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[118][107]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[118][107]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[117][107]                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo|mem[117][107]                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.366 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[8]                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~portb_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 0.963      ;
; 0.384 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[9]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.047      ;
; 0.384 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                                                                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.395 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[11]                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.058      ;
; 0.398 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[10]                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.061      ;
; 0.400 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[8]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.063      ;
; 0.401 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[6]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.064      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[16]                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[16]                                                                                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][106]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][106]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][107]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][107]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]                                                     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|clear_screen                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|clear_screen                                                                                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[5]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.066      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1]                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1]                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.406 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|y_position[3]                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~portb_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 1.004      ;
; 0.407 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.409 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.694      ;
; 0.410 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.695      ;
; 0.417 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.701      ;
; 0.420 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.687      ;
; 0.422 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.689      ;
; 0.427 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.694      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.696      ;
; 0.416 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.702      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.699      ;
; 0.436 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.706      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.709      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.709      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.711      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.450 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.459 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.562 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[12]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.573 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.840      ;
; 0.574 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[5]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.577 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[13]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.844      ;
; 0.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.862      ;
; 0.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.863      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.621 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.888      ;
; 0.621 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[8]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.640 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.907      ;
; 0.644 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[6]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[10]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.915      ;
; 0.650 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.917      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.922      ;
; 0.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[2]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[4]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[3]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.928      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.412 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.695      ;
; 0.412 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.694      ;
; 0.413 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.696      ;
; 0.416 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.698      ;
; 0.429 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.470 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.735      ;
; 0.538 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.820      ;
; 0.584 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.867      ;
; 0.584 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.867      ;
; 0.584 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.866      ;
; 0.584 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.866      ;
; 0.585 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.866      ;
; 0.585 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.867      ;
; 0.585 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.866      ;
; 0.586 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 0.867      ;
; 0.587 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.869      ;
; 0.594 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.877      ;
; 0.600 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.868      ;
; 0.638 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 0.923      ;
; 0.655 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 0.939      ;
; 0.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.660 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.926      ;
; 0.663 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[8]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[8]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.929      ;
; 0.664 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.929      ;
; 0.670 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.935      ;
; 0.678 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.943      ;
; 0.709 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.504      ; 1.399      ;
; 0.727 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.010      ;
; 0.748 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.031      ;
; 0.764 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.027      ;
; 0.764 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.027      ;
; 0.766 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.029      ;
; 0.766 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.032      ;
; 0.767 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.030      ;
; 0.786 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.069      ;
; 0.790 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.073      ;
; 0.790 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.053      ;
; 0.790 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.074      ;
; 0.792 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.076      ;
; 0.794 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.077      ;
; 0.794 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.078      ;
; 0.799 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.083      ;
; 0.799 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.067      ;
; 0.801 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; -0.006     ; 1.017      ;
; 0.803 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.086      ;
; 0.808 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.073      ;
; 0.814 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.079      ;
; 0.827 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; -0.006     ; 1.043      ;
; 0.853 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.122      ;
; 0.871 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; -0.361     ; 0.696      ;
; 0.877 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.503      ; 1.566      ;
; 0.879 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.436      ; 1.537      ;
; 0.909 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 1.565      ;
; 0.912 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                                                                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 1.194      ;
; 0.955 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.239      ;
; 0.968 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.252      ;
; 0.973 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.257      ;
; 0.977 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.243      ;
; 0.978 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.243      ;
; 0.986 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.251      ;
; 0.990 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.139      ; 1.315      ;
; 0.991 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.256      ;
; 0.996 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.261      ;
; 0.996 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 1.261      ;
; 0.998 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 1.259      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 5.737 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|wait_latency_counter[1]                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.180      ;
; 5.737 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.177      ;
; 5.737 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.177      ;
; 5.737 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.177      ;
; 5.737 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.177      ;
; 5.737 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.177      ;
; 5.737 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][107]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.177      ;
; 5.737 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][107]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.177      ;
; 5.755 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[16]                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.148      ;
; 5.755 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|d2_data_in[16]                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.148      ;
; 5.755 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[16]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.148      ;
; 5.755 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|readdata[16]                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.148      ;
; 5.755 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.148      ;
; 5.755 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_data_s1_translator|av_readdata_pre[8]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.148      ;
; 5.755 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[8]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.148      ;
; 5.756 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[18]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 4.146      ;
; 5.784 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_results_input:results_input|readdata[11]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.120      ;
; 5.784 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[11]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.120      ;
; 5.784 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[20]                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.120      ;
; 5.784 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_results_input:results_input|readdata[13]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.120      ;
; 5.784 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_data_s1_translator|av_readdata_pre[4]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.120      ;
; 5.817 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|wait_latency_counter[0]                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.098      ;
; 5.818 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.096      ;
; 5.818 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.096      ;
; 5.842 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[13]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 4.090      ;
; 5.932 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.113     ; 3.953      ;
; 5.932 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.113     ; 3.953      ;
; 5.972 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.911      ;
; 5.972 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.911      ;
; 5.972 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.911      ;
; 5.972 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 3.911      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 3.919      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 3.919      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 3.919      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.923      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.923      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.923      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.923      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.923      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 3.919      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.923      ;
; 5.973 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.923      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 5.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.123     ; 3.876      ;
; 6.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.139     ; 3.859      ;
; 6.019 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.905      ;
; 6.019 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.905      ;
; 6.019 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.905      ;
; 6.019 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.905      ;
; 6.019 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.905      ;
; 6.019 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.905      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.911      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.909      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.909      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.909      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.909      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.909      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.909      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.909      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.911      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.911      ;
; 6.022 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[14]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.910      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.152 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.158      ; 3.928      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|read_latency_shift_reg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.740      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[0]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.740      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[1]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.740      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[1][107]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.740      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[0][107]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.740      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.739      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.739      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.739      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.739      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.739      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.739      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 3.739      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 3.740      ;
; 6.160 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_ledr:ledr|data_out[11]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.742      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.184      ;
; 17.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.184      ;
; 17.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.184      ;
; 17.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.184      ;
; 17.944 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 1.962      ;
; 17.956 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.967      ;
; 17.956 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.967      ;
; 17.956 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.967      ;
; 18.028 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 1.875      ;
; 18.028 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 1.875      ;
; 18.084 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.832      ;
; 18.084 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.832      ;
; 18.084 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.832      ;
; 18.084 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.832      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.273 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.645      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.570      ;
; 18.688 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.335      ; 1.645      ;
; 18.688 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.335      ; 1.645      ;
; 98.347 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.081     ; 1.570      ;
; 98.688 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.335      ; 1.645      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                 ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 33.764 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.160      ;
; 33.764 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.160      ;
; 33.764 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.160      ;
; 33.764 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.160      ;
; 33.764 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.160      ;
; 33.764 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.160      ;
; 33.764 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.160      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.113      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.113      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.113      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.113      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.113      ;
; 33.794 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 6.111      ;
; 33.796 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 6.119      ;
; 33.796 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 6.119      ;
; 33.796 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 6.119      ;
; 33.796 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 6.119      ;
; 33.796 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 6.119      ;
; 33.796 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 6.119      ;
; 33.796 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 6.119      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.110      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.110      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.110      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.110      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.110      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.110      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.110      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.797 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 6.109      ;
; 33.798 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 6.110      ;
; 33.798 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 6.110      ;
; 33.798 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 6.110      ;
; 33.798 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 6.110      ;
; 33.798 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 6.110      ;
; 33.798 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 6.110      ;
; 33.800 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 6.127      ;
; 33.800 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 6.127      ;
; 33.800 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 6.127      ;
; 33.826 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 6.099      ;
; 33.826 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 6.099      ;
; 33.826 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.100      ;
; 33.826 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 6.099      ;
; 33.826 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 6.100      ;
; 33.826 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.081      ;
; 33.826 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 6.081      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.092      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.091      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 6.093      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.092      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 6.093      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 6.093      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.091      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.092      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 6.093      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.092      ;
; 33.832 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.092      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 6.090      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 6.083      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 6.083      ;
; 33.833 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 6.083      ;
; 34.206 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.309      ; 6.101      ;
; 34.225 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.700      ;
; 34.225 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.700      ;
; 34.225 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.690      ;
; 34.225 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.690      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.164      ;
; 47.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.164      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.344      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.344      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.344      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.344      ;
; 97.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.344      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.219      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.196      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.164      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.164      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.164      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.161      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.106      ;
; 97.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.106      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.054      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.054      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.054      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.054      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.054      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.054      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.929      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.929      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.929      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.929      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.929      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.854      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.840      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.452      ;
; 98.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.452      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.105     ; 3.900      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.911      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.911      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[5]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.911      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.910      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.105     ; 3.900      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.106     ; 3.899      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.106     ; 3.899      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.105     ; 3.900      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.106     ; 3.899      ;
; 95.993 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.106     ; 3.899      ;
; 95.994 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.112     ; 3.892      ;
; 95.994 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.112     ; 3.892      ;
; 95.994 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.112     ; 3.892      ;
; 95.994 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.112     ; 3.892      ;
; 95.994 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.120     ; 3.884      ;
; 95.994 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.112     ; 3.892      ;
; 95.994 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.112     ; 3.892      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 95.999 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.891      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.109     ; 3.889      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.109     ; 3.889      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.109     ; 3.889      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.109     ; 3.889      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.115     ; 3.883      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.115     ; 3.883      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.107     ; 3.891      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.107     ; 3.891      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.107     ; 3.891      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.107     ; 3.891      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.109     ; 3.889      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.109     ; 3.889      ;
; 96.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.109     ; 3.889      ;
; 96.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.128     ; 3.869      ;
; 96.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[7]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.130     ; 3.867      ;
; 96.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.128     ; 3.869      ;
; 96.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[6]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.130     ; 3.867      ;
; 96.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[8]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.130     ; 3.867      ;
; 96.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.128     ; 3.869      ;
; 96.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.128     ; 3.869      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.181 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.188      ; 3.929      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.375 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.316      ; 3.939      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.273      ; 3.895      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.273      ; 3.895      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.273      ; 3.895      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.273      ; 3.895      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.273      ; 3.895      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.273      ; 3.895      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.279      ; 3.901      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.279      ; 3.901      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.279      ; 3.901      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.279      ; 3.901      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.279      ; 3.901      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.279      ; 3.901      ;
; 96.376 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.279      ; 3.901      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.803   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.503      ;
; 0.803   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.503      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.186   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.235   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.445   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.445   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.445   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.445   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.712      ;
; 1.446   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 1.747      ;
; 1.446   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 1.747      ;
; 1.537   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.793      ;
; 1.540   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.813      ;
; 1.540   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.813      ;
; 1.540   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.813      ;
; 1.738   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 2.046      ;
; 1.738   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 2.046      ;
; 1.738   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 2.046      ;
; 1.738   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 2.046      ;
; 100.783 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.514      ; 1.503      ;
; 101.166 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.081      ; 1.453      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.300      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.300      ;
; 1.222  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.487      ;
; 1.222  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.487      ;
; 1.222  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.487      ;
; 1.222  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.487      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.711      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.729      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.784      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.784      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.784      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.784      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.784      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.943      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.943      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.943      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.943      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.943      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.943      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.977      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.977      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.026      ;
; 1.759  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.029      ;
; 1.759  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.029      ;
; 1.759  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.029      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.060      ;
; 1.801  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.070      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.233      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.233      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.233      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.233      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.233      ;
; 51.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.328      ; 2.029      ;
; 51.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.328      ; 2.029      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[2]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.559      ; 3.308      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.559      ; 3.308      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[4]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.559      ; 3.308      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[1]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.559      ; 3.308      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[0]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.559      ; 3.308      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[3]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.559      ; 3.308      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[0]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.559      ; 3.308      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                                                        ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.563 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.550      ; 3.299      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.592 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.285      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.595 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.532      ; 3.313      ;
; 2.596 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.530      ; 3.312      ;
; 2.596 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.530      ; 3.312      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.000 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.543      ; 3.729      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.001 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.505      ; 3.692      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.498      ; 3.686      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.502      ; 3.690      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.502      ; 3.690      ;
; 3.002 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.502      ; 3.690      ;
; 3.019 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.108      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 3.311      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[3]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 3.312      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 3.311      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 3.311      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 3.313      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 3.311      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 3.311      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 3.311      ;
; 3.020 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.105      ; 3.311      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 3.334      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 3.334      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 3.334      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 3.334      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 3.334      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 3.334      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.564      ; 3.335      ;
; 2.585 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 3.334      ;
; 2.613 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 3.318      ;
; 2.613 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 3.318      ;
; 2.613 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 3.318      ;
; 2.613 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 3.318      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.312      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[0]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.312      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.312      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.312      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.312      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.312      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.312      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.312      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.313      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.313      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.313      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.313      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.313      ;
; 2.616 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.313      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 3.324      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 3.324      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 3.324      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_clk_s1_translator|read_latency_shift_reg[0]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 3.324      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.301      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.617 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.516      ; 3.319      ;
; 2.627 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.295      ;
; 2.627 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[3]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.295      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.636 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.355      ;
; 2.637 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.351      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.520      ; 3.344      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.356      ;
; 2.638 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 3.354      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.357      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.357      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.357      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.347      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[28]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.347      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_readdata_d1[28]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.347      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.358      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.347      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[27]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.347      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[23]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 3.346      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 3.358      ;
; 2.639 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 3.357      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 4.600 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 5.370      ;
; 4.600 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 5.370      ;
; 4.600 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 5.370      ;
; 4.600 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 5.370      ;
; 4.600 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 5.370      ;
; 4.600 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.584      ; 5.370      ;
; 4.602 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 5.376      ;
; 4.602 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 5.376      ;
; 4.602 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 5.376      ;
; 4.602 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 5.376      ;
; 4.602 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 5.376      ;
; 4.602 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 5.376      ;
; 4.602 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 5.376      ;
; 4.630 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.378      ;
; 4.630 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 5.378      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 5.389      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 5.389      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 5.389      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 5.389      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 5.389      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.551      ; 5.385      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 5.389      ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.555      ; 5.389      ;
; 4.678 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 5.379      ;
; 4.678 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 5.379      ;
; 4.678 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 5.379      ;
; 4.678 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 5.379      ;
; 4.678 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 5.379      ;
; 4.678 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 5.379      ;
; 4.678 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 5.379      ;
; 4.678 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.515      ; 5.379      ;
; 4.680 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 5.376      ;
; 4.680 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 5.376      ;
; 4.680 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 5.376      ;
; 4.680 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 5.376      ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 5.386      ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 5.386      ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 5.386      ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 5.386      ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 5.386      ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 5.386      ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 5.386      ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.519      ; 5.386      ;
; 4.682 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.518      ; 5.386      ;
; 4.682 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.518      ; 5.386      ;
; 4.682 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.518      ; 5.386      ;
; 5.064 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 5.369      ;
; 5.064 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 5.369      ;
; 5.064 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 5.369      ;
; 5.064 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 5.369      ;
; 5.065 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg                                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.118      ; 5.369      ;
; 5.065 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.367      ;
; 5.065 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.367      ;
; 5.090 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 5.762      ;
; 5.108 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.372      ;
; 5.108 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.372      ;
; 5.108 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][106]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.372      ;
; 5.108 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][107]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.372      ;
; 5.108 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][107]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.372      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.374      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.374      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 5.386      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.373      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.373      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 5.386      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.374      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.374      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 5.386      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][9]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.374      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.376      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][28]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.374      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][25]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.373      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.374      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.374      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][22]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][18]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][24]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
; 5.109 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 5.375      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 99
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
Worst Case Available Settling Time: 12.795 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                    ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 93.96 MHz  ; 93.96 MHz       ; CLOCK_50                                                                       ;      ;
; 111.96 MHz ; 111.96 MHz      ; inst|altpll|sd1|pll7|clk[0]                                                    ;      ;
; 124.53 MHz ; 124.53 MHz      ; inst|altpll|sd1|pll7|clk[2]                                                    ;      ;
; 141.64 MHz ; 141.64 MHz      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
; 148.19 MHz ; 148.19 MHz      ; altera_reserved_tck                                                            ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                      ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 1.068  ; 0.000         ;
; CLOCK_50                                                                       ; 4.376  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 32.940 ; 0.000         ;
; altera_reserved_tck                                                            ; 46.626 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 91.970 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                       ; -0.908 ; -38.488       ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; 0.336  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.337  ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 0.353  ; 0.000         ;
; altera_reserved_tck                                                            ; 0.354  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 6.192  ; 0.000         ;
; CLOCK_50                                                                       ; 17.919 ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 34.320 ; 0.000         ;
; altera_reserved_tck                                                            ; 48.295 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 96.383 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                       ; 0.738 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.933 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 2.264 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; 2.300 ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 4.089 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 4.650  ; 0.000         ;
; CLOCK_50                                                                       ; 9.493  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.681 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.479 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 49.691 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.068 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.859      ;
; 1.068 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.859      ;
; 1.095 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.832      ;
; 1.095 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.832      ;
; 1.131 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.798      ;
; 1.131 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.798      ;
; 1.131 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.798      ;
; 1.131 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.798      ;
; 1.158 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.771      ;
; 1.158 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.771      ;
; 1.158 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.771      ;
; 1.158 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.771      ;
; 1.162 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.767      ;
; 1.162 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.767      ;
; 1.162 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.767      ;
; 1.162 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.767      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[30]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[29]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[6]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[3]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[1]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[0]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[27]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[17]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[28]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.755      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[5]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[18]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[15]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[13]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[22]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[21]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[19]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[23]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.178 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[31]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.751      ;
; 1.189 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.740      ;
; 1.189 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.740      ;
; 1.189 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.740      ;
; 1.189 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.740      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[30]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[29]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[6]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[3]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[1]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[0]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[27]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[17]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[28]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.728      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[5]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[18]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[15]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[13]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[22]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[21]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[19]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[23]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[31]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.724      ;
; 1.213 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 8.698      ;
; 1.213 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 8.698      ;
; 1.213 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 8.698      ;
; 1.224 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 8.684      ;
; 1.233 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 8.678      ;
; 1.233 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 8.678      ;
; 1.233 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 8.678      ;
; 1.244 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|full                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 8.664      ;
; 1.248 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.679      ;
; 1.248 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.679      ;
; 1.295 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.492     ; 8.212      ;
; 1.295 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.492     ; 8.212      ;
; 1.295 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.492     ; 8.212      ;
; 1.309 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.618      ;
; 1.309 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.618      ;
; 1.311 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.618      ;
; 1.311 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.618      ;
; 1.311 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.618      ;
; 1.311 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.618      ;
; 1.311 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_line_field[5]   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.616      ;
; 1.311 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_line_field[5]   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.616      ;
; 1.342 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.587      ;
; 1.342 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.587      ;
; 1.342 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.587      ;
; 1.342 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.587      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[30]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[29]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[6]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[3]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[1]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[0]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[27]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[17]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[28]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 8.575      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[5]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[18]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[15]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[13]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[22]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[21]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[19]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[23]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.358 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[31]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.571      ;
; 1.359 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[4]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 8.568      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                           ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 4.376 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.153      ; 11.727     ;
; 4.384 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.147      ; 11.713     ;
; 4.386 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.142      ; 11.706     ;
; 4.404 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.153      ; 11.699     ;
; 4.406 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.700     ;
; 4.411 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.695     ;
; 4.436 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.147      ; 11.661     ;
; 4.452 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[6]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.166      ; 11.664     ;
; 4.469 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a9~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.637     ;
; 4.507 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.146      ; 11.589     ;
; 4.511 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.166      ; 11.605     ;
; 4.522 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.140      ; 11.568     ;
; 4.527 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.144      ; 11.567     ;
; 4.583 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.527     ;
; 4.585 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.521     ;
; 4.590 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.148      ; 11.508     ;
; 4.590 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a10~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.516     ;
; 4.609 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.137      ; 11.478     ;
; 4.631 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.479     ;
; 4.645 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.142      ; 11.447     ;
; 4.648 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.138      ; 11.440     ;
; 4.669 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.132      ; 11.413     ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.125      ; 11.394     ;
; 4.681 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.140      ; 11.409     ;
; 4.685 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.132      ; 11.397     ;
; 4.686 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.166      ; 11.430     ;
; 4.691 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.132      ; 11.391     ;
; 4.693 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.125      ; 11.382     ;
; 4.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.137      ; 11.392     ;
; 4.704 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.150      ; 11.396     ;
; 4.708 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.142      ; 11.384     ;
; 4.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.144      ; 11.383     ;
; 4.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a8~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.182      ; 11.421     ;
; 4.721 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.147      ; 11.376     ;
; 4.721 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.137      ; 11.366     ;
; 4.723 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.125      ; 11.352     ;
; 4.747 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[6]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.153      ; 11.356     ;
; 4.751 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.154      ; 11.353     ;
; 4.761 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.148      ; 11.337     ;
; 4.762 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[6]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.344     ;
; 4.762 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.147      ; 11.335     ;
; 4.770 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.138      ; 11.318     ;
; 4.776 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.154      ; 11.328     ;
; 4.778 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.332     ;
; 4.782 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.140      ; 11.308     ;
; 4.790 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a9~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.316     ;
; 4.796 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.148      ; 11.302     ;
; 4.799 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.144      ; 11.295     ;
; 4.803 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.150      ; 11.297     ;
; 4.808 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[12]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.166      ; 11.308     ;
; 4.814 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_floatdata_output:floatdata_output|data_out[27] ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_no71:auto_generated|ram_block1a1~porta_datain_reg0   ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 2.647      ; 7.783      ;
; 4.815 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.138      ; 11.273     ;
; 4.819 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[12]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.291     ;
; 4.821 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a29~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.127      ; 11.256     ;
; 4.826 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.150      ; 11.274     ;
; 4.831 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.147      ; 11.266     ;
; 4.836 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.148      ; 11.262     ;
; 4.836 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.274     ;
; 4.837 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.154      ; 11.267     ;
; 4.838 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.166      ; 11.278     ;
; 4.840 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.270     ;
; 4.846 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.153      ; 11.257     ;
; 4.848 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.146      ; 11.248     ;
; 4.849 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a10~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.257     ;
; 4.849 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.147      ; 11.248     ;
; 4.850 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.166      ; 11.266     ;
; 4.851 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.255     ;
; 4.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[12]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.147      ; 11.238     ;
; 4.870 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.236     ;
; 4.871 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.166      ; 11.245     ;
; 4.871 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.239     ;
; 4.874 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.154      ; 11.230     ;
; 4.878 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a29~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.127      ; 11.199     ;
; 4.880 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.153      ; 11.223     ;
; 4.882 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.150      ; 11.218     ;
; 4.887 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a10~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.150      ; 11.213     ;
; 4.895 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.154      ; 11.209     ;
; 4.897 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.111      ; 11.164     ;
; 4.900 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a10~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.206     ;
; 4.901 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a8~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.182      ; 11.231     ;
; 4.903 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.138      ; 11.185     ;
; 4.909 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.111      ; 11.152     ;
; 4.909 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.201     ;
; 4.914 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a29~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.127      ; 11.163     ;
; 4.915 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.195     ;
; 4.917 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.148      ; 11.181     ;
; 4.920 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.111      ; 11.141     ;
; 4.934 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.160      ; 11.176     ;
; 4.935 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.153      ; 11.168     ;
; 4.938 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.132      ; 11.144     ;
; 4.939 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.162      ; 11.173     ;
; 4.940 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.162      ; 11.172     ;
; 4.944 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.156      ; 11.162     ;
; 4.947 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a2~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.118      ; 11.121     ;
; 4.952 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.142      ; 11.140     ;
; 4.953 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.147      ; 11.144     ;
; 4.956 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[0]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.162      ; 11.156     ;
; 4.962 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.142      ; 11.130     ;
; 4.968 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.137      ; 11.119     ;
; 4.969 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 6.137      ; 11.118     ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 32.940 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 6.590      ;
; 32.940 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 6.590      ;
; 32.940 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 6.590      ;
; 32.940 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 6.590      ;
; 32.940 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 6.590      ;
; 32.940 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 6.590      ;
; 32.940 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 6.590      ;
; 32.976 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.460     ; 6.563      ;
; 32.976 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.460     ; 6.563      ;
; 32.976 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.460     ; 6.563      ;
; 33.257 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.281      ;
; 33.257 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.281      ;
; 33.257 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.281      ;
; 33.257 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.281      ;
; 33.257 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.281      ;
; 33.257 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.281      ;
; 33.257 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.281      ;
; 33.257 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.281      ;
; 33.318 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.220      ;
; 33.318 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.461     ; 6.220      ;
; 33.515 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 6.013      ;
; 33.515 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 6.013      ;
; 33.515 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 6.013      ;
; 33.515 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 6.013      ;
; 33.515 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 6.013      ;
; 33.515 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 6.013      ;
; 33.515 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 6.013      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.517 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.020      ;
; 33.533 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.004      ;
; 33.533 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.004      ;
; 33.533 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 6.004      ;
; 33.559 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 5.971      ;
; 33.559 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 5.971      ;
; 33.559 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.469     ; 5.971      ;
; 33.585 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 5.952      ;
; 33.585 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 5.952      ;
; 33.585 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 5.952      ;
; 33.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.947      ;
; 33.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.947      ;
; 33.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.947      ;
; 33.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.947      ;
; 33.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.947      ;
; 33.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.947      ;
; 33.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.947      ;
; 33.615 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.921      ;
; 33.615 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.921      ;
; 33.615 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][45]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.921      ;
; 33.615 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][80]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.921      ;
; 33.843 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 6.070      ;
; 33.843 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 6.070      ;
; 33.843 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 6.070      ;
; 33.843 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 6.070      ;
; 33.843 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 6.070      ;
; 33.843 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 6.070      ;
; 33.843 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 6.070      ;
; 33.843 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 6.070      ;
; 33.848 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.688      ;
; 33.848 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.688      ;
; 33.848 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.688      ;
; 33.848 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.688      ;
; 33.850 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 5.678      ;
; 33.850 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 5.678      ;
; 33.850 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 5.678      ;
; 33.850 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 5.678      ;
; 33.850 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 5.678      ;
; 33.850 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 5.678      ;
; 33.850 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.471     ; 5.678      ;
; 33.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 5.678      ;
; 33.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 5.678      ;
; 33.859 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.462     ; 5.678      ;
; 33.866 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.670      ;
; 33.866 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.670      ;
; 33.866 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.670      ;
; 33.866 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.670      ;
; 33.866 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.670      ;
; 33.866 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.670      ;
; 33.866 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.670      ;
; 33.866 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.670      ;
; 33.885 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.034      ;
; 33.885 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.034      ;
; 33.885 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.034      ;
; 33.885 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.034      ;
; 33.885 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.034      ;
; 33.885 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.034      ;
; 33.885 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 6.034      ;
; 33.927 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.609      ;
; 33.927 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.463     ; 5.609      ;
; 33.955 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.973      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.613      ;
; 46.643 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.597      ;
; 47.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.121      ;
; 47.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.823      ;
; 47.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.738      ;
; 47.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.731      ;
; 47.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.659      ;
; 47.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.629      ;
; 47.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.616      ;
; 47.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.608      ;
; 47.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.472      ;
; 47.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.409      ;
; 47.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.385      ;
; 47.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.365      ;
; 48.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.143      ;
; 48.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.109      ;
; 48.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.087      ;
; 48.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.035      ;
; 48.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.785      ;
; 49.226 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.015      ;
; 49.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 0.858      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.852      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.385      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.225      ;
; 95.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.208      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.180      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.097      ;
; 95.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.090      ;
; 95.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.090      ;
; 95.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.055      ;
; 95.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.042      ;
; 95.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.035      ;
; 95.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.035      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.008      ;
; 95.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.948      ;
; 95.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.948      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.943      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.912      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.912      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.912      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.912      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.912      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.888      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.801      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.785      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.785      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.785      ;
; 96.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.785      ;
; 96.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.783      ;
; 96.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.783      ;
; 96.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.783      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 91.970 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.049      ; 8.078      ;
; 92.157 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 7.755      ;
; 92.161 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.049      ; 7.887      ;
; 92.181 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.301      ; 8.119      ;
; 92.518 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.049      ; 7.530      ;
; 92.573 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.303      ; 7.729      ;
; 92.612 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.049      ; 7.436      ;
; 92.625 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 7.036      ;
; 92.625 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 7.036      ;
; 92.625 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 7.036      ;
; 92.757 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 7.244      ;
; 92.768 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.049      ; 7.280      ;
; 92.809 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.474     ; 6.716      ;
; 92.809 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.474     ; 6.716      ;
; 92.809 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.474     ; 6.716      ;
; 92.813 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.848      ;
; 92.813 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.848      ;
; 92.813 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.848      ;
; 92.833 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 7.080      ;
; 92.833 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 7.080      ;
; 92.833 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 7.080      ;
; 92.910 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.199     ; 6.921      ;
; 92.934 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.189      ; 7.285      ;
; 92.948 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 7.053      ;
; 93.173 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.488      ;
; 93.173 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.488      ;
; 93.173 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.488      ;
; 93.225 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 6.690      ;
; 93.225 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 6.690      ;
; 93.225 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 6.690      ;
; 93.267 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.394      ;
; 93.267 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.394      ;
; 93.267 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.394      ;
; 93.279 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.382      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.285 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.034     ; 6.612      ;
; 93.305 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 6.696      ;
; 93.326 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.191      ; 6.895      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[3]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.326     ; 6.343      ;
; 93.331 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.049      ; 6.717      ;
; 93.364 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.325     ; 6.310      ;
; 93.399 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 6.602      ;
; 93.420 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.241      ;
; 93.420 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.241      ;
; 93.420 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.338     ; 6.241      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.438 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.204     ; 6.289      ;
; 93.447 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.049      ; 6.601      ;
; 93.462 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.184      ; 6.653      ;
; 93.462 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.184      ; 6.653      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.908 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.734      ; 2.997      ;
; -0.806 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[15] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.731      ; 3.096      ;
; -0.805 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[13] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.731      ; 3.097      ;
; -0.766 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[12] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.731      ; 3.136      ;
; -0.732 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[4]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.734      ; 3.173      ;
; -0.711 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[6]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.734      ; 3.194      ;
; -0.660 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[11] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.731      ; 3.242      ;
; -0.651 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.731      ; 3.251      ;
; -0.641 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[17] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.731      ; 3.261      ;
; -0.579 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[14] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.731      ; 3.323      ;
; -0.517 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.734      ; 3.388      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.452 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 2.992      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.407 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.631      ; 3.041      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.402 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out4~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.616      ; 3.031      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT24 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT25 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT26 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT27 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT28 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT29 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT30 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT31 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT32 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT33 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT34 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT35 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.396 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.617      ; 3.038      ;
; -0.389 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 3.055      ;
; -0.389 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 3.055      ;
; -0.389 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 3.055      ;
; -0.389 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 3.055      ;
; -0.389 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 3.627      ; 3.055      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.336 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 0.933      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[22]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[22]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[6]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[6]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[0]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[0]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[2]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[2]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[8]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[8]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[16]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[16]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.341 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 0.938      ;
; 0.343 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.939      ;
; 0.344 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.346 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.942      ;
; 0.347 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 0.608      ;
; 0.349 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[0]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[0]                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.608      ;
; 0.351 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.941      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sd_cmd:sd_cmd|data_out                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sd_cmd:sd_cmd|data_out                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|monitor_ready          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|monitor_ready          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|monitor_error          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|monitor_error          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[11]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[11]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[23]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[23]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[18]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[18]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[17]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[17]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[15]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[15]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[10]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[10]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[14]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[14]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[7]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[7]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[12]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[12]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[21]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[21]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[20]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[20]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[19]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[19]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[13]                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[13]                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[5]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[5]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[4]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[4]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[9]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[9]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[3]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[3]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[1]                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[1]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem_used[3]                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem_used[3]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rdata_fifo|mem[3][7]                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rdata_fifo|mem[3][7]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rdata_fifo|mem[3][4]                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rdata_fifo|mem[3][4]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|write                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|write                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|read                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|read                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sd_cmd:sd_cmd|data_dir                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sd_cmd:sd_cmd|data_dir                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem[3][79]                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem[3][79]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer:pin_sharer|selected_grant[0]                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0:tri_state_flash_bridge_pinsharer_0|DE2_115_SD_CARD_NIOS_tri_state_flash_bridge_pinSharer_0_pin_sharer:pin_sharer|selected_grant[0]                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|use_reg                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter|use_reg                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[9]                                                                                                                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[9]                                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[13]                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[13]                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[16]                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[16]                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sync_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_data_s1_translator|wait_latency_counter[1]                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_data_s1_translator|wait_latency_counter[1]                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:weight_index_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:weight_index_s1_translator|wait_latency_counter[1]                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:weight_index_s1_translator|wait_latency_counter[1]                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                                                                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.350 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[9]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.946      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[16]                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[16]                                                                                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|clear_screen                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|clear_screen                                                                                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][106]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][106]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]                                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][107]                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][107]                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]                                                     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1]                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1]                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.360 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[11]                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.956      ;
; 0.365 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[8]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.961      ;
; 0.365 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[10]                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.962      ;
; 0.369 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[6]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.965      ;
; 0.371 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[5]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.967      ;
; 0.377 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[8]                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~portb_address_reg0                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.331      ; 0.909      ;
; 0.377 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.636      ;
; 0.378 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.638      ;
; 0.379 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.623      ;
; 0.383 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.626      ;
; 0.389 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.632      ;
; 0.393 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 1.068      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.608      ;
; 0.377 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.638      ;
; 0.378 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.639      ;
; 0.378 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.639      ;
; 0.378 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.639      ;
; 0.379 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.640      ;
; 0.379 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.638      ;
; 0.380 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.640      ;
; 0.383 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.642      ;
; 0.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.632      ;
; 0.395 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.641      ;
; 0.431 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.675      ;
; 0.491 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.750      ;
; 0.530 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.791      ;
; 0.532 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.792      ;
; 0.533 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.792      ;
; 0.534 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.793      ;
; 0.546 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.805      ;
; 0.546 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.790      ;
; 0.548 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.793      ;
; 0.581 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.842      ;
; 0.582 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.843      ;
; 0.599 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.860      ;
; 0.599 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.601 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.603 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.849      ;
; 0.605 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.849      ;
; 0.605 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[8]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[8]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.614 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.858      ;
; 0.618 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.862      ;
; 0.631 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.462      ; 1.264      ;
; 0.652 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.911      ;
; 0.695 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.954      ;
; 0.700 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 0.929      ;
; 0.702 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 0.931      ;
; 0.703 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 0.932      ;
; 0.703 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 0.932      ;
; 0.711 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.955      ;
; 0.714 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.961      ;
; 0.723 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 0.952      ;
; 0.729 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.988      ;
; 0.729 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.990      ;
; 0.733 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.994      ;
; 0.734 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.993      ;
; 0.734 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.995      ;
; 0.737 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 0.996      ;
; 0.740 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.001      ;
; 0.748 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.991      ;
; 0.749 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 1.008      ;
; 0.754 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.998      ;
; 0.760 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 1.009      ;
; 0.768 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.461      ; 1.400      ;
; 0.771 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; -0.017     ; 0.955      ;
; 0.793 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 1.384      ;
; 0.797 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; -0.017     ; 0.981      ;
; 0.801 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; -0.333     ; 0.639      ;
; 0.835 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                                                                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.095      ;
; 0.846 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 1.436      ;
; 0.869 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.130      ;
; 0.872 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.133      ;
; 0.883 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.144      ;
; 0.887 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.889 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.134      ;
; 0.893 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.137      ;
; 0.893 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.137      ;
; 0.895 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.462      ; 1.528      ;
; 0.898 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.904 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.148      ;
; 0.904 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 1.148      ;
; 0.911 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.461      ; 1.543      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.379 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.639      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.645      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.403 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.651      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.651      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.424 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.679      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.516 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[12]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.526 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[5]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.529 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[13]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.772      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.795      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.567 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[8]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.810      ;
; 0.568 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.584 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.588 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[6]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.833      ;
; 0.593 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[10]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.837      ;
; 0.595 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.837      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.844      ;
; 0.604 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[2]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[4]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.192 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|wait_latency_counter[1]                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.736      ;
; 6.192 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.733      ;
; 6.192 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.733      ;
; 6.192 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.733      ;
; 6.192 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.733      ;
; 6.192 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.733      ;
; 6.192 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][107]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.733      ;
; 6.192 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][107]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.733      ;
; 6.204 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[16]                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.711      ;
; 6.204 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|d2_data_in[16]                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.711      ;
; 6.204 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[16]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.711      ;
; 6.204 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|readdata[16]                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.711      ;
; 6.204 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.711      ;
; 6.204 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_data_s1_translator|av_readdata_pre[8]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.711      ;
; 6.204 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[8]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.711      ;
; 6.205 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[18]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 3.709      ;
; 6.230 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_results_input:results_input|readdata[11]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.686      ;
; 6.230 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[11]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.686      ;
; 6.230 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[20]                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.686      ;
; 6.230 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_results_input:results_input|readdata[13]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.686      ;
; 6.230 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_data_s1_translator|av_readdata_pre[4]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.686      ;
; 6.262 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.662      ;
; 6.262 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.662      ;
; 6.264 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|wait_latency_counter[0]                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.663      ;
; 6.280 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[13]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.658      ;
; 6.369 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.528      ;
; 6.369 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.528      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.499      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.499      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.499      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.503      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.503      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.503      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.503      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.503      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.499      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.503      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 3.503      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.491      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.491      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.491      ;
; 6.404 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 3.491      ;
; 6.427 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.129     ; 3.443      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.428 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.459      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.490      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.488      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.488      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.488      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.488      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.488      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.488      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.488      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.483      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.483      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.483      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.483      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.490      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.490      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.483      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.483      ;
; 6.448 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[14]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.489      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.550 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 3.515      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|read_latency_shift_reg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.350      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[0]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.350      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[1]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.350      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[1][107]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.350      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[0][107]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.350      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.348      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.348      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.348      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.348      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.348      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.348      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.348      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.350      ;
; 6.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_results_input:results_input|readdata[8]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.350      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.919 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.003      ;
; 17.919 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.003      ;
; 17.919 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.003      ;
; 17.919 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.003      ;
; 18.153 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.764      ;
; 18.155 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.779      ;
; 18.155 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.779      ;
; 18.155 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.779      ;
; 18.205 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 1.710      ;
; 18.205 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 1.710      ;
; 18.238 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 1.687      ;
; 18.238 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 1.687      ;
; 18.238 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 1.687      ;
; 18.238 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 1.687      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.449 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.478      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.429      ;
; 18.831 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 1.478      ;
; 18.831 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 1.478      ;
; 98.497 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.073     ; 1.429      ;
; 98.831 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.310      ; 1.478      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                 ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 34.320 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.614      ;
; 34.320 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.614      ;
; 34.320 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.614      ;
; 34.320 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.614      ;
; 34.320 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.614      ;
; 34.320 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.614      ;
; 34.320 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.614      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.576      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.576      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.569      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.576      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.576      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.576      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.569      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.576      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.569      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.569      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.576      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.569      ;
; 34.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.568      ;
; 34.352 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.585      ;
; 34.352 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.585      ;
; 34.352 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 5.585      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.565      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.566      ;
; 34.380 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.555      ;
; 34.380 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.555      ;
; 34.380 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.556      ;
; 34.380 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.555      ;
; 34.380 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.556      ;
; 34.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.537      ;
; 34.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.537      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 5.547      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 5.547      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.386 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.546      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.547      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.548      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.547      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.548      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.548      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.547      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.548      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.547      ;
; 34.387 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.547      ;
; 34.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.539      ;
; 34.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.539      ;
; 34.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.539      ;
; 34.721 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.282      ; 5.560      ;
; 34.742 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.193      ;
; 34.742 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 5.193      ;
; 34.742 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.194      ;
; 34.742 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 5.194      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.948      ;
; 48.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.948      ;
; 97.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.136      ;
; 97.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.136      ;
; 97.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.136      ;
; 97.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.136      ;
; 97.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.136      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.027      ;
; 97.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.972      ;
; 97.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.948      ;
; 97.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.948      ;
; 97.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.948      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.945      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.898      ;
; 98.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.898      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.735      ;
; 98.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.735      ;
; 98.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.735      ;
; 98.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.735      ;
; 98.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.735      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.669      ;
; 98.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.450      ;
; 98.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.310      ;
; 98.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.310      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.522      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.083     ; 3.533      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.083     ; 3.533      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[5]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.083     ; 3.533      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.532      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.522      ;
; 96.383 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.522      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 3.514      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 3.514      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 3.514      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 3.514      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.521      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.521      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.521      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.521      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.108     ; 3.507      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 3.514      ;
; 96.384 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.101     ; 3.514      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.514      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.514      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.514      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.514      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.389 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.097     ; 3.513      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.511      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.511      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.511      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.511      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.106     ; 3.503      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.106     ; 3.503      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.511      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.511      ;
; 96.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.511      ;
; 96.391 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.119     ; 3.489      ;
; 96.391 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[7]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.121     ; 3.487      ;
; 96.391 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.119     ; 3.489      ;
; 96.391 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[6]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.121     ; 3.487      ;
; 96.391 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[8]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.121     ; 3.487      ;
; 96.391 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.119     ; 3.489      ;
; 96.391 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.119     ; 3.489      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.566 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.166      ; 3.531      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.732 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.294      ; 3.561      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.515      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.515      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.515      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.515      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.515      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.250      ; 3.515      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.256      ; 3.521      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.256      ; 3.521      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.256      ; 3.521      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.256      ; 3.521      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.256      ; 3.521      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.256      ; 3.521      ;
; 96.734 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.256      ; 3.521      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.738   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.381      ;
; 0.738   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.381      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.075   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.319      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.136   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.381      ;
; 1.300   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.543      ;
; 1.300   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.543      ;
; 1.300   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.543      ;
; 1.300   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.543      ;
; 1.310   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.585      ;
; 1.310   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.585      ;
; 1.411   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.421   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.655      ;
; 1.570   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 1.852      ;
; 1.570   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 1.852      ;
; 1.570   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 1.852      ;
; 1.570   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 1.852      ;
; 100.718 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.472      ; 1.381      ;
; 101.055 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.073      ; 1.319      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.933  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.176      ;
; 0.933  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.176      ;
; 1.117  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.359      ;
; 1.117  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.359      ;
; 1.117  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.359      ;
; 1.117  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.359      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.309  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.550      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.338  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.584      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.634      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.634      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.634      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.634      ;
; 1.392  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.634      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.772      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.772      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.772      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.772      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.772      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.772      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.815      ;
; 1.573  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.815      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.859      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.862      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.862      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.862      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.874      ;
; 1.642  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.890      ;
; 1.774  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.021      ;
; 1.774  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.021      ;
; 1.774  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.021      ;
; 1.774  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.021      ;
; 1.774  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.021      ;
; 51.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.395      ; 1.862      ;
; 51.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.395      ; 1.862      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.264 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[2]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.511      ; 2.946      ;
; 2.264 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.511      ; 2.946      ;
; 2.264 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[4]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.511      ; 2.946      ;
; 2.264 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[1]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.511      ; 2.946      ;
; 2.264 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[0]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.511      ; 2.946      ;
; 2.264 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[3]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.511      ; 2.946      ;
; 2.264 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[0]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.511      ; 2.946      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                                                        ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.502      ; 2.938      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.265 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.501      ; 2.937      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.294 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.459      ; 2.924      ;
; 2.297 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.483      ; 2.951      ;
; 2.297 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.483      ; 2.951      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.298 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.484      ; 2.953      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.653 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.497      ; 3.321      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.457      ; 3.283      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.451      ; 3.277      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.455      ; 3.281      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.455      ; 3.281      ;
; 2.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.455      ; 3.281      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[3]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.951      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.686 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.952      ;
; 2.687 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.941      ;
; 2.687 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.943      ;
; 2.687 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.943      ;
; 2.687 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 2.946      ;
; 2.687 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.943      ;
; 2.687 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.937      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.300 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.990      ;
; 2.300 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.990      ;
; 2.300 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.990      ;
; 2.300 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.990      ;
; 2.300 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.990      ;
; 2.300 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.990      ;
; 2.300 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.990      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.301 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.519      ; 2.991      ;
; 2.327 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.974      ;
; 2.327 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.974      ;
; 2.327 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.974      ;
; 2.327 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.974      ;
; 2.331 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.967      ;
; 2.331 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[0]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.967      ;
; 2.331 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.967      ;
; 2.331 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.967      ;
; 2.331 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.967      ;
; 2.331 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.967      ;
; 2.331 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.967      ;
; 2.331 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.967      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.979      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.979      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.979      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_clk_s1_translator|read_latency_shift_reg[0]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.979      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.332 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.471      ; 2.974      ;
; 2.333 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.969      ;
; 2.333 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.969      ;
; 2.333 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.969      ;
; 2.333 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.969      ;
; 2.333 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.969      ;
; 2.333 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 2.969      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.334 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 2.956      ;
; 2.344 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 2.951      ;
; 2.344 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[3]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 2.951      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.999      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.999      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.999      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.000      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[5]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.000      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.000      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.000      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.000      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[4]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.000      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[7]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.000      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[6]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.000      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 3.002      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[28]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 3.002      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_readdata_d1[28]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 3.002      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 3.002      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[27]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 3.002      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[23]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 3.001      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 3.001      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[31]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 3.001      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[12]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.003      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.999      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.009      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[28]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 3.002      ;
; 2.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[27]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 3.002      ;
; 2.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[21]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 2.981      ;
; 2.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 2.981      ;
; 2.353 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.005      ;
; 2.355 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 3.009      ;
; 2.355 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 3.009      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 4.801      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 4.801      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 4.801      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 4.801      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 4.801      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 4.801      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 4.801      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 4.795      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 4.795      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 4.795      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 4.795      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 4.795      ;
; 4.089 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 4.795      ;
; 4.116 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 4.803      ;
; 4.116 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 4.803      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 4.815      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 4.815      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 4.815      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 4.815      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 4.815      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 4.811      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 4.815      ;
; 4.136 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.508      ; 4.815      ;
; 4.164 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 4.805      ;
; 4.164 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 4.805      ;
; 4.164 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 4.805      ;
; 4.164 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 4.805      ;
; 4.164 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 4.805      ;
; 4.164 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 4.805      ;
; 4.164 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 4.805      ;
; 4.164 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 4.805      ;
; 4.168 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 4.802      ;
; 4.168 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 4.802      ;
; 4.168 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 4.802      ;
; 4.168 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 4.802      ;
; 4.169 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.812      ;
; 4.169 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.812      ;
; 4.169 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.812      ;
; 4.170 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.813      ;
; 4.170 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.813      ;
; 4.170 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.813      ;
; 4.170 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.813      ;
; 4.170 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.813      ;
; 4.170 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.813      ;
; 4.170 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.813      ;
; 4.170 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 4.813      ;
; 4.516 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg                                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.794      ;
; 4.516 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.792      ;
; 4.516 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.794      ;
; 4.516 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.794      ;
; 4.516 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.792      ;
; 4.516 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.794      ;
; 4.516 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.794      ;
; 4.532 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 5.144      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][28]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][12]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][20]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][19]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][4]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.557 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.799      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.800      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.800      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.799      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.799      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][9]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.800      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][25]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.799      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][22]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][18]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][24]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][17]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][15]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][10]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.801      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][14]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.799      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][30]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.799      ;
; 4.558 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.800      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 99
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
Worst Case Available Settling Time: 13.466 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                      ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 5.140  ; 0.000         ;
; CLOCK_50                                                                       ; 6.224  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 36.151 ; 0.000         ;
; altera_reserved_tck                                                            ; 48.393 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 95.710 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                       ; -0.563 ; -25.962       ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; 0.134  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.149  ; 0.000         ;
; altera_reserved_tck                                                            ; 0.180  ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 0.180  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 7.705  ; 0.000         ;
; CLOCK_50                                                                       ; 18.809 ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 36.634 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.330 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 97.873 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                       ; 0.375 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.506 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 1.350 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; 1.381 ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 2.367 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0]                                                    ; 4.749  ; 0.000         ;
; CLOCK_50                                                                       ; 9.200  ; 0.000         ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.759 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.302 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; 49.753 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 5.140 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a129~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.107      ; 4.976      ;
; 5.159 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a129~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.107      ; 4.957      ;
; 5.184 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a115~porta_we_reg       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.055      ; 4.880      ;
; 5.191 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a54~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.036      ; 4.854      ;
; 5.191 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.753      ;
; 5.191 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.753      ;
; 5.191 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.753      ;
; 5.191 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.753      ;
; 5.197 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a115~porta_we_reg       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.055      ; 4.867      ;
; 5.198 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a115~porta_we_reg       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 4.658      ;
; 5.204 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a54~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.036      ; 4.841      ;
; 5.204 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.740      ;
; 5.204 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.740      ;
; 5.204 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.740      ;
; 5.204 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.740      ;
; 5.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a54~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.172     ; 4.632      ;
; 5.212 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.733      ;
; 5.212 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.733      ;
; 5.215 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.729      ;
; 5.215 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.729      ;
; 5.215 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.729      ;
; 5.215 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.729      ;
; 5.219 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a81~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.073      ; 4.863      ;
; 5.225 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[16]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.720      ;
; 5.225 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[25]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.720      ;
; 5.228 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.716      ;
; 5.228 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.716      ;
; 5.228 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.716      ;
; 5.228 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.716      ;
; 5.232 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a81~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.073      ; 4.850      ;
; 5.233 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a81~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.135     ; 4.641      ;
; 5.234 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a116~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.073      ; 4.848      ;
; 5.237 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a109~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.036      ; 4.808      ;
; 5.241 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a94~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.095      ; 4.863      ;
; 5.242 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a225~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.125      ; 4.892      ;
; 5.247 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a116~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.073      ; 4.835      ;
; 5.248 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a116~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.135     ; 4.626      ;
; 5.249 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a110~porta_we_reg       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 4.813      ;
; 5.250 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a109~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.036      ; 4.795      ;
; 5.251 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a109~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.172     ; 4.586      ;
; 5.254 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a94~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.095      ; 4.850      ;
; 5.255 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a94~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.113     ; 4.641      ;
; 5.256 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[7]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a129~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.107      ; 4.860      ;
; 5.260 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a113~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.030      ; 4.779      ;
; 5.260 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a76~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.095      ; 4.844      ;
; 5.261 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a90~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.106      ; 4.854      ;
; 5.261 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a225~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.125      ; 4.873      ;
; 5.262 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a161~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 4.880      ;
; 5.262 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a110~porta_we_reg       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 4.800      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[30]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[29]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[6]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[3]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[1]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[0]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[27]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[17]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[28]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.683      ;
; 5.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a110~porta_we_reg       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.155     ; 4.591      ;
; 5.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_line_field[5]   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a129~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.107      ; 4.852      ;
; 5.264 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[0]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a129~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.107      ; 4.852      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[5]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[18]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[15]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[13]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[22]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[21]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[19]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[23]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.269 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[31]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.677      ;
; 5.271 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a115~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.055      ; 4.793      ;
; 5.271 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a73~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.088      ; 4.826      ;
; 5.272 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a86~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.030      ; 4.767      ;
; 5.272 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a100~porta_we_reg       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 4.762      ;
; 5.273 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a176~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.104      ; 4.840      ;
; 5.273 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a113~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.030      ; 4.766      ;
; 5.273 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a76~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.095      ; 4.831      ;
; 5.274 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a22~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.023      ; 4.758      ;
; 5.274 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a113~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.178     ; 4.557      ;
; 5.274 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a76~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.113     ; 4.622      ;
; 5.274 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a90~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.106      ; 4.841      ;
; 5.275 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a90~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 4.632      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a73~porta_we_reg        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.088      ; 4.821      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a22~porta_datain_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.026      ; 4.759      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[30]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[29]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[6]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[3]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[1]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[0]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[27]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[17]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.276 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[28]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.670      ;
; 5.278 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a206~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.088      ; 4.819      ;
; 5.280 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[6]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a69~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.080      ; 4.809      ;
; 5.281 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_p6i1:auto_generated|ram_block1a161~porta_datain_reg0  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 4.861      ;
; 5.282 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[5]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.664      ;
; 5.282 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[18]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.664      ;
; 5.282 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[15]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.664      ;
; 5.282 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_tag_field[5]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_writedata[13]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.664      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                           ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 6.224 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a9~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.655      ; 7.360      ;
; 6.317 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.660      ; 7.272      ;
; 6.319 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.656      ; 7.266      ;
; 6.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.642      ; 7.242      ;
; 6.333 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 7.248      ;
; 6.342 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.648      ; 7.235      ;
; 6.344 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.640      ; 7.225      ;
; 6.345 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.643      ; 7.227      ;
; 6.346 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.637      ; 7.220      ;
; 6.348 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.643      ; 7.224      ;
; 6.355 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.656      ; 7.230      ;
; 6.369 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.640      ; 7.200      ;
; 6.370 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.643      ; 7.202      ;
; 6.381 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.632      ; 7.180      ;
; 6.388 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.643      ; 7.184      ;
; 6.392 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 7.186      ;
; 6.392 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.625      ; 7.162      ;
; 6.399 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.646      ; 7.176      ;
; 6.402 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.641      ; 7.168      ;
; 6.406 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.646      ; 7.169      ;
; 6.414 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 7.164      ;
; 6.427 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.654      ; 7.156      ;
; 6.431 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.655      ; 7.153      ;
; 6.444 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a29~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.629      ; 7.114      ;
; 6.458 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.666      ; 7.137      ;
; 6.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.655      ; 7.106      ;
; 6.484 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.641      ; 7.086      ;
; 6.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 7.090      ;
; 6.495 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 7.083      ;
; 6.509 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.642      ; 7.062      ;
; 6.516 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 7.062      ;
; 6.516 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.632      ; 7.045      ;
; 6.516 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a15~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.670      ; 7.083      ;
; 6.522 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.612      ; 7.019      ;
; 6.523 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.625      ; 7.031      ;
; 6.525 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.655      ; 7.059      ;
; 6.526 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 7.055      ;
; 6.532 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.646      ; 7.043      ;
; 6.532 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.612      ; 7.009      ;
; 6.537 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.662      ; 7.054      ;
; 6.539 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.637      ; 7.027      ;
; 6.542 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.662      ; 7.049      ;
; 6.548 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 7.033      ;
; 6.548 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a2~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.619      ; 7.000      ;
; 6.548 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a10~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 7.033      ;
; 6.551 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.612      ; 6.990      ;
; 6.552 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a7~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.643      ; 7.020      ;
; 6.553 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.654      ; 7.030      ;
; 6.555 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a1~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.632      ; 7.006      ;
; 6.561 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.646      ; 7.014      ;
; 6.563 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.642      ; 7.008      ;
; 6.565 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.637      ; 7.001      ;
; 6.567 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a14~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.632      ; 6.994      ;
; 6.568 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 7.013      ;
; 6.569 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.643      ; 7.003      ;
; 6.569 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a9~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.655      ; 7.015      ;
; 6.572 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[4]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.646      ; 7.003      ;
; 6.572 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a21~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 7.009      ;
; 6.574 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.648      ; 7.003      ;
; 6.575 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.656      ; 7.010      ;
; 6.576 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.654      ; 7.007      ;
; 6.579 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a12~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.637      ; 6.987      ;
; 6.584 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 6.994      ;
; 6.586 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 6.995      ;
; 6.588 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.648      ; 6.989      ;
; 6.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 6.989      ;
; 6.589 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a4~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.656      ; 6.996      ;
; 6.590 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.654      ; 6.993      ;
; 6.590 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.625      ; 6.964      ;
; 6.591 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.643      ; 6.981      ;
; 6.592 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a22~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.648      ; 6.985      ;
; 6.593 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 6.988      ;
; 6.593 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a14~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.632      ; 6.968      ;
; 6.599 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[9]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.658      ; 6.988      ;
; 6.600 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.640      ; 6.969      ;
; 6.601 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.642      ; 6.970      ;
; 6.604 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.641      ; 6.966      ;
; 6.607 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a8~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.680      ; 7.002      ;
; 6.608 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 6.970      ;
; 6.608 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a11~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.642      ; 6.963      ;
; 6.609 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[12]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a30~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.666      ; 6.986      ;
; 6.615 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a20~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.640      ; 6.954      ;
; 6.620 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[12]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.660      ; 6.969      ;
; 6.621 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a31~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.662      ; 6.970      ;
; 6.622 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[8]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a28~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 6.956      ;
; 6.623 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a13~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.612      ; 6.918      ;
; 6.625 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a5~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.643      ; 6.947      ;
; 6.626 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[3]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.658      ; 6.961      ;
; 6.627 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a26~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 6.954      ;
; 6.627 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a6~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.646      ; 6.948      ;
; 6.630 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a9~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.655      ; 6.954      ;
; 6.632 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a2~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.619      ; 6.916      ;
; 6.633 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.649      ; 6.945      ;
; 6.635 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a27~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.654      ; 6.948      ;
; 6.638 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_floatdata_output:floatdata_output|data_out[27] ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_no71:auto_generated|ram_block1a1~porta_datain_reg0   ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 1.654      ; 4.945      ;
; 6.645 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[2]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a10~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.652      ; 6.936      ;
; 6.647 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a17~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.655      ; 6.937      ;
; 6.651 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[11]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a25~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.658      ; 6.936      ;
; 6.651 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[7]          ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a3~porta_address_reg0  ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.625      ; 6.903      ;
; 6.651 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[10]         ; weights_rom:inst7|altsyncram:altsyncram_component|altsyncram_bhr3:auto_generated|ram_block1a18~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50    ; 10.000       ; 3.660      ; 6.938      ;
+-------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 36.151 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.594      ;
; 36.151 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.594      ;
; 36.151 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.594      ;
; 36.185 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.557      ;
; 36.185 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.557      ;
; 36.185 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.557      ;
; 36.185 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.557      ;
; 36.185 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.557      ;
; 36.185 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.557      ;
; 36.185 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.557      ;
; 36.297 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.448      ;
; 36.297 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.448      ;
; 36.297 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.448      ;
; 36.297 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.448      ;
; 36.297 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.448      ;
; 36.297 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.448      ;
; 36.297 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.448      ;
; 36.297 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.448      ;
; 36.359 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.385      ;
; 36.359 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.385      ;
; 36.477 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 3.262      ;
; 36.477 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 3.262      ;
; 36.477 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 3.262      ;
; 36.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.266      ;
; 36.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.266      ;
; 36.478 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.266      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.488 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.256      ;
; 36.511 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.234      ;
; 36.511 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.234      ;
; 36.511 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.234      ;
; 36.518 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.226      ;
; 36.518 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.226      ;
; 36.518 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.226      ;
; 36.518 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.226      ;
; 36.518 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.226      ;
; 36.518 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.226      ;
; 36.518 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.226      ;
; 36.523 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.221      ;
; 36.523 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.221      ;
; 36.523 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][45]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.221      ;
; 36.523 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][80]                                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.221      ;
; 36.545 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.197      ;
; 36.545 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.197      ;
; 36.545 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.197      ;
; 36.545 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.197      ;
; 36.545 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.197      ;
; 36.545 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.197      ;
; 36.545 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.197      ;
; 36.652 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.092      ;
; 36.652 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.092      ;
; 36.652 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.092      ;
; 36.652 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.092      ;
; 36.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.088      ;
; 36.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.088      ;
; 36.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.088      ;
; 36.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.088      ;
; 36.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.088      ;
; 36.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.088      ;
; 36.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.088      ;
; 36.657 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.242     ; 3.088      ;
; 36.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.277      ;
; 36.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.277      ;
; 36.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.277      ;
; 36.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.277      ;
; 36.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.277      ;
; 36.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                                        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.277      ;
; 36.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.277      ;
; 36.660 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 3.277      ;
; 36.670 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.074      ;
; 36.670 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.074      ;
; 36.670 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.074      ;
; 36.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.047      ;
; 36.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.047      ;
; 36.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.047      ;
; 36.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.047      ;
; 36.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.047      ;
; 36.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][4]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.047      ;
; 36.695 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][1]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.245     ; 3.047      ;
; 36.700 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.245      ;
; 36.700 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.245      ;
; 36.700 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.245      ;
; 36.719 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.025      ;
; 36.719 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.243     ; 3.025      ;
; 36.734 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][5]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.208      ;
; 36.734 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][2]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.208      ;
; 36.734 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][0]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.208      ;
; 36.734 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][6]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.208      ;
; 36.734 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[0][3]                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 3.208      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.393 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.034      ;
; 48.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.021      ;
; 48.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.710      ;
; 48.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.531      ;
; 48.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.485      ;
; 48.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.454      ;
; 48.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.445      ;
; 48.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.443      ;
; 49.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.426      ;
; 49.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.409      ;
; 49.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.325      ;
; 49.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.307      ;
; 49.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.277      ;
; 49.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.263      ;
; 49.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.156      ;
; 49.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.152      ;
; 49.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.130      ;
; 49.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.102      ;
; 49.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 0.991      ;
; 49.909 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.521      ;
; 49.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.446      ;
; 97.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.589      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.496      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.309      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.288      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.247      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.233      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.217      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.217      ;
; 97.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.198      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.199      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.171      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.171      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.171      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.171      ;
; 97.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.171      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.170      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.170      ;
; 97.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.166      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.147      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.116      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.115      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.115      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.105      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.101      ;
; 97.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.084      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.087      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.076      ;
; 97.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.074      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.073      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.073      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.073      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.073      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.073      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.073      ;
; 97.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.073      ;
; 97.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.066      ;
; 97.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.066      ;
; 97.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.066      ;
; 97.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.066      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 95.710 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.006      ; 4.283      ;
; 95.725 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.006      ; 4.268      ;
; 95.727 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 4.212      ;
; 95.729 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.149      ; 4.407      ;
; 95.972 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.815      ;
; 95.972 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.815      ;
; 95.972 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.815      ;
; 96.016 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.152      ; 4.123      ;
; 96.032 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.006      ; 3.961      ;
; 96.035 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.006      ; 3.958      ;
; 96.069 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.920      ;
; 96.097 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.690      ;
; 96.097 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.690      ;
; 96.097 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.690      ;
; 96.099 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.254     ; 3.634      ;
; 96.099 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.254     ; 3.634      ;
; 96.099 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.254     ; 3.634      ;
; 96.101 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 3.829      ;
; 96.101 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 3.829      ;
; 96.101 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.057     ; 3.829      ;
; 96.114 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.006      ; 3.879      ;
; 96.126 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.789      ;
; 96.128 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.103      ; 3.984      ;
; 96.144 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.845      ;
; 96.294 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.493      ;
; 96.294 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.493      ;
; 96.294 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.493      ;
; 96.297 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.490      ;
; 96.297 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.490      ;
; 96.297 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.490      ;
; 96.298 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.489      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.575      ;
; 96.388 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 3.545      ;
; 96.388 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 3.545      ;
; 96.388 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 3.545      ;
; 96.391 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.598      ;
; 96.394 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 3.595      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[3]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.400 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.187     ; 3.400      ;
; 96.415 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|stop_cmd_r                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0~portb_address_reg0 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.106      ; 3.700      ;
; 96.418 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 3.384      ;
; 96.419 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.368      ;
; 96.419 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.368      ;
; 96.419 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.200     ; 3.368      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.430 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 3.431      ;
; 96.432 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.103      ; 3.626      ;
; 96.432 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.103      ; 3.626      ;
; 96.432 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.103      ; 3.626      ;
; 96.432 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.103      ; 3.626      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.563 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.101      ; 1.622      ;
; -0.506 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[15] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.096      ; 1.674      ;
; -0.503 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[13] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.096      ; 1.677      ;
; -0.498 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[12] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.096      ; 1.682      ;
; -0.455 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[6]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.101      ; 1.730      ;
; -0.451 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[4]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.101      ; 1.734      ;
; -0.436 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[11] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.096      ; 1.744      ;
; -0.431 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.096      ; 1.749      ;
; -0.415 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[17] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.096      ; 1.765      ;
; -0.400 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[14] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.096      ; 1.780      ;
; -0.394 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|datab_man_not_zero_ff_p1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.101      ; 1.791      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.274 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[19] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.662      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.261 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[18] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.063      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.257 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[20] ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out8~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.059      ; 1.679      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT24 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT25 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT26 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT27 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT28 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT29 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT30 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT31 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT32 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT33 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT34 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT35 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[7]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out2~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.053      ; 1.675      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
; -0.255 ; lpm_ram_dq:inst3|altram:sram|altsyncram:ram_block|altsyncram_fo71:auto_generated|q_a[5]  ; ALU:inst2|altfp_mult:inst5|altfp_mult_ejp:auto_generated|mult_smt:man_product2_mult|mac_out6~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.064      ; 1.686      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.134 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.464      ;
; 0.139 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.141 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.471      ;
; 0.143 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.145 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.147 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.478      ;
; 0.149 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.160 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.491      ;
; 0.162 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_bht_module:DE2_115_SD_CARD_NIOS_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.497      ;
; 0.164 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.496      ;
; 0.166 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.501      ;
; 0.167 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.498      ;
; 0.168 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.499      ;
; 0.170 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim_module:DE2_115_SD_CARD_NIOS_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.505      ;
; 0.172 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[22]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[22]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[16]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[16]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.178 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.313      ;
; 0.179 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                                                                                                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r:the_DE2_115_SD_CARD_NIOS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[23]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[23]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[18]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[18]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[17]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[17]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[21]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[21]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[20]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[20]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[19]                                                                                                                                                                                                                                                                                     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[19]                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem[3][10]                                                                                                                                                                                                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem[3][10]                                                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                         ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.149 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[9]  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.480      ;
; 0.152 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[11] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[10] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.484      ;
; 0.155 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[6]  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[8]  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[8]                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~portb_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.447      ;
; 0.156 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[5]  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.487      ;
; 0.167 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|y_position[3]                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~portb_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.461      ;
; 0.172 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[16]                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[16]                                                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped    ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][106]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][106]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][26]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][6]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][30]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][10]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][17]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]              ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|clear_screen                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|clear_screen                                                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][25]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]                ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|s_mode                                                                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1]        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1]            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|y_position[8]                                                                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~portb_address_reg0 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.476      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][107]             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][107]                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|VGA_HS                                                                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]     ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_video_vga_controller_0:video_vga_controller_0|VGA_VS                                                                                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.317      ;
; 0.188 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[37]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[30]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[34]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.205 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                         ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.331      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.372      ;
; 0.248 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[12]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.259 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[5]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[13]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.272 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[8]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.274 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[32]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.291 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.417      ;
; 0.293 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[6]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[10]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                          ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[23]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[17]                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.424      ;
; 0.300 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[2]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[4]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[3]                                                        ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci:the_DE2_115_SD_CARD_NIOS_cpu_cpu_nios2_oci|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_wrapper|DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck:the_DE2_115_SD_CARD_NIOS_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.180 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                                           ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.315      ;
; 0.184 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.317      ;
; 0.188 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.195 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.211 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.336      ;
; 0.241 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.374      ;
; 0.254 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.387      ;
; 0.255 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.387      ;
; 0.256 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.389      ;
; 0.261 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.395      ;
; 0.263 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.389      ;
; 0.291 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.424      ;
; 0.292 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.425      ;
; 0.297 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.430      ;
; 0.299 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[8]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[8]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.430      ;
; 0.309 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.435      ;
; 0.322 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.470      ;
; 0.322 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.455      ;
; 0.323 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.471      ;
; 0.324 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.472      ;
; 0.324 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.472      ;
; 0.329 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.455      ;
; 0.330 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.463      ;
; 0.333 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.481      ;
; 0.336 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                   ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 0.660      ;
; 0.351 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 0.480      ;
; 0.352 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.485      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.487      ;
; 0.354 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.487      ;
; 0.355 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.488      ;
; 0.356 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.489      ;
; 0.357 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.490      ;
; 0.358 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.491      ;
; 0.358 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.491      ;
; 0.359 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.018      ; 0.481      ;
; 0.360 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.485      ;
; 0.363 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.489      ;
; 0.368 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.018      ; 0.490      ;
; 0.375 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.506      ;
; 0.385 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 0.709      ;
; 0.393 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; -0.163     ; 0.314      ;
; 0.404 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.219      ; 0.727      ;
; 0.412 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                                                                                     ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 0.546      ;
; 0.415 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[7]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.741      ;
; 0.438 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.586      ;
; 0.439 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.587      ;
; 0.440 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.573      ;
; 0.441 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.589      ;
; 0.441 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.590      ;
; 0.444 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.601      ;
; 0.445 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_datain_reg0                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.593      ;
; 0.445 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3d1:auto_generated|ram_block1a0~porta_address_reg0                                         ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.018      ; 0.567      ;
; 0.445 ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 0.769      ;
; 0.449 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.583      ;
; 0.450 ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 7.705 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|wait_latency_counter[1]                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.241      ;
; 7.705 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.239      ;
; 7.705 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.239      ;
; 7.705 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.239      ;
; 7.705 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.239      ;
; 7.705 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.239      ;
; 7.705 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][107]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.239      ;
; 7.705 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][107]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.239      ;
; 7.712 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[16]                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.225      ;
; 7.712 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|d2_data_in[16]                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.225      ;
; 7.712 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|edge_capture[16]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.225      ;
; 7.712 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|readdata[16]                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.225      ;
; 7.712 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.225      ;
; 7.712 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_data_s1_translator|av_readdata_pre[8]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.225      ;
; 7.712 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[8]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.225      ;
; 7.713 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[18]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.223      ;
; 7.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_results_input:results_input|readdata[11]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.212      ;
; 7.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[11]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.212      ;
; 7.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:floatdata_output_s1_translator|av_readdata_pre[20]                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.212      ;
; 7.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_results_input:results_input|readdata[13]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.212      ;
; 7.725 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sync_data_s1_translator|av_readdata_pre[4]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.212      ;
; 7.746 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|wait_latency_counter[0]                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.198      ;
; 7.747 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.197      ;
; 7.747 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.197      ;
; 7.761 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[13]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.193      ;
; 7.827 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.101      ;
; 7.827 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.101      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.084      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.084      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.084      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.086      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.086      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.086      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.086      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.086      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.084      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.086      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.086      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.079      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.079      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.079      ;
; 7.846 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.079      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.863 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 2.049      ;
; 7.864 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.031      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.078      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.077      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.077      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.077      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.077      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.077      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.077      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.077      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.075      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.075      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.075      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.075      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.078      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 2.078      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.075      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.075      ;
; 7.876 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[14]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.077      ;
; 7.906 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sw:sw|d1_data_in[16]                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 2.225      ;
; 7.906 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 2.225      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_ledr:ledr|data_out[11]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[11]                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_ledr:ledr|data_out[16]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_ledr:ledr|data_out[8]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[8]                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_ledr:ledr|data_out[17]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[17]                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_ledr:ledr|data_out[10]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[10]                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_ledr:ledr|data_out[4]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[4]                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_ledr:ledr|data_out[9]                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.921 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[9]                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.014      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|read_latency_shift_reg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.013      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[0]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.013      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem_used[1]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.013      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[1][107]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.013      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:results_input_s1_agent_rsp_fifo|mem[0][107]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.013      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.012      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.012      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.012      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.012      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.012      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.012      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][107]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.012      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_weight_index:weight_index|data_out[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.013      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_results_input:results_input|readdata[8]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.013      ;
; 7.922 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst             ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:results_input_s1_translator|av_readdata_pre[8]                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.013      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.809 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.134      ;
; 18.809 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.134      ;
; 18.809 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.134      ;
; 18.809 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.134      ;
; 18.931 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.004      ;
; 18.941 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.011      ;
; 18.941 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.011      ;
; 18.941 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.011      ;
; 18.984 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 0.952      ;
; 18.984 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 0.952      ;
; 19.025 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.920      ;
; 19.025 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.920      ;
; 19.025 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.920      ;
; 19.025 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.920      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.123 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.822      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.778      ;
; 19.318 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 0.822      ;
; 19.318 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 0.822      ;
; 99.167 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.042     ; 0.778      ;
; 99.318 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.153      ; 0.822      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                 ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 36.634 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.315      ;
; 36.634 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.315      ;
; 36.634 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.315      ;
; 36.634 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.315      ;
; 36.634 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.315      ;
; 36.634 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.315      ;
; 36.634 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.315      ;
; 36.643 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.295      ;
; 36.643 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.295      ;
; 36.643 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.295      ;
; 36.643 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.295      ;
; 36.643 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.295      ;
; 36.643 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.295      ;
; 36.643 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.295      ;
; 36.643 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.295      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.295      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.295      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.295      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.295      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.295      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.296      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.296      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.295      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.296      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.296      ;
; 36.644 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.296      ;
; 36.645 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.299      ;
; 36.645 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.299      ;
; 36.645 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.299      ;
; 36.645 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.299      ;
; 36.645 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.299      ;
; 36.645 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.299      ;
; 36.645 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.299      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.290      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.290      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.290      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.290      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.289      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.290      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.290      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]         ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.289      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.289      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.290      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 3.290      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 3.289      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.649 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.291      ;
; 36.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 3.295      ;
; 36.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 3.295      ;
; 36.655 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 3.295      ;
; 36.668 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.281      ;
; 36.668 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.281      ;
; 36.669 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.280      ;
; 36.669 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.280      ;
; 36.669 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.280      ;
; 36.670 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.271      ;
; 36.670 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.271      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.272      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.268      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.268      ;
; 36.676 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 3.268      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.847 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]        ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.142      ; 3.282      ;
; 36.872 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.077      ;
; 36.872 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.077      ;
; 36.872 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.077      ;
; 36.872 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.077      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.104      ;
; 49.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.104      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.199      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.199      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.199      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.199      ;
; 98.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.199      ;
; 98.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.138      ;
; 98.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.120      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.104      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.104      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.104      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.101      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.069      ;
; 98.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.041      ;
; 98.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.041      ;
; 98.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.041      ;
; 98.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.041      ;
; 98.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.041      ;
; 98.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.041      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 98.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.925      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.794      ;
; 99.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.794      ;
; 99.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.794      ;
; 99.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.794      ;
; 99.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.710      ;
; 99.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.710      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.056      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.064      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.064      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[5]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.064      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 2.063      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.056      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.055      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.055      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 2.056      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.055      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 2.055      ;
; 97.873 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.071     ; 2.043      ;
; 97.874 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.049      ;
; 97.874 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.049      ;
; 97.874 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.049      ;
; 97.874 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.049      ;
; 97.874 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.049      ;
; 97.874 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 2.049      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.045      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.045      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.045      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.045      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.035      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.035      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.046      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.046      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.046      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 2.046      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.060     ; 2.047      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.045      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.045      ;
; 97.880 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 2.045      ;
; 97.881 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 2.021      ;
; 97.881 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[7]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.019      ;
; 97.881 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 2.021      ;
; 97.881 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[6]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.019      ;
; 97.881 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[8]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.019      ;
; 97.881 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 2.021      ;
; 97.881 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 2.021      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.005 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.091      ; 2.041      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.047 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.143      ; 2.083      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.098      ; 2.037      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.098      ; 2.037      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.098      ; 2.037      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.098      ; 2.037      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.098      ; 2.037      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.098      ; 2.037      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.104      ; 2.043      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.104      ; 2.043      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.104      ; 2.043      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.104      ; 2.043      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.104      ; 2.043      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.104      ; 2.043      ;
; 98.048 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 100.000      ; 0.104      ; 2.043      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.375   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.704      ;
; 0.375   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.704      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.671   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.796      ;
; 0.671   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.796      ;
; 0.671   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.796      ;
; 0.671   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.796      ;
; 0.672   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.819      ;
; 0.672   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.819      ;
; 0.731   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.865      ;
; 0.731   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.865      ;
; 0.731   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.865      ;
; 0.737   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_altpll:altpll|DE2_115_SD_CARD_NIOS_altpll_stdsync_sv6:stdsync2|DE2_115_SD_CARD_NIOS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.853      ;
; 0.822   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.977      ;
; 0.822   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.977      ;
; 0.822   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.977      ;
; 0.822   ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.977      ;
; 100.355 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.245      ; 0.704      ;
; 100.531 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.042      ; 0.677      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.506  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.631      ;
; 0.506  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.631      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.706      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.706      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.706      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.706      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.674  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.797      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.849      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.849      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.849      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.849      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.849      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.941      ;
; 0.816  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.941      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.964      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.964      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.967      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.967      ;
; 0.837  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.967      ;
; 0.843  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.976      ;
; 0.922  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.054      ;
; 0.922  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.054      ;
; 0.922  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.054      ;
; 0.922  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.054      ;
; 0.922  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.054      ;
; 50.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 0.967      ;
; 50.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SD_CARD_NIOS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 0.967      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[2]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.264      ; 1.698      ;
; 1.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[1]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.264      ; 1.698      ;
; 1.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[4]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.264      ; 1.698      ;
; 1.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[1]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.264      ; 1.698      ;
; 1.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_dest_id[0]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.264      ; 1.698      ;
; 1.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[3]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.264      ; 1.698      ;
; 1.350 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|last_channel[0]                                                                                 ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.264      ; 1.698      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[6]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                                                        ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.251      ; 1.686      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.351 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.250      ; 1.685      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.362 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.226      ; 1.672      ;
; 1.363 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_io_m0_agent|hold_waitrequest                                                                                     ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.256      ; 1.703      ;
; 1.363 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|old_read                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.256      ; 1.703      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[5]                                                                                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.364 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.257      ; 1.705      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.863      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.555 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.263      ; 1.902      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.217      ; 1.857      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.861      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.861      ;
; 1.556 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.221      ; 1.861      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.688      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.704      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.698      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 1.702      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.704      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.704      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                          ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.689      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.704      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.698      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[0]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.689      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[1]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.689      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|pending_response_count[2]                                                                       ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.689      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter|has_pending_responses                                                                           ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.689      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.698      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.704      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 1.704      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[1]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[2]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[3]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[5]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[6]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[7]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
; 1.562 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|pending_read_count[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[2] ; inst|altpll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.703      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.270      ; 1.735      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.270      ; 1.735      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.270      ; 1.735      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.270      ; 1.735      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[4]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.270      ; 1.735      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[5]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.270      ; 1.735      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 1.736      ;
; 1.381 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.270      ; 1.735      ;
; 1.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.722      ;
; 1.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[1]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.722      ;
; 1.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rdata_fifo|mem_used[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.722      ;
; 1.390 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 1.722      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[0]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_dat_s1_translator|wait_latency_counter[1]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem[1][83]                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_dat_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.716      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[1]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem_used[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.392 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sd_clk_s1_agent_rdata_fifo|mem[0][0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.723      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.726      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.726      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.726      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sd_clk_s1_translator|read_latency_shift_reg[0]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.726      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.715      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.715      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.715      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.715      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.715      ;
; 1.393 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.715      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.394 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 1.702      ;
; 1.399 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[4]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.696      ;
; 1.399 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[3]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.696      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.403 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[23]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.743      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.743      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[31]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.743      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[12]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 1.744      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.748      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.747      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[21]                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.721      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[8]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.721      ;
; 1.405 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|i_readdata_d1[0]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.745      ;
; 1.406 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.742      ;
; 1.406 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.742      ;
; 1.406 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_cpu:cpu|DE2_115_SD_CARD_NIOS_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.742      ;
; 1.406 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.742      ;
; 1.406 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[5]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.742      ;
; 1.406 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.742      ;
; 1.406 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|r_sync_rst ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.742      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.736      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.736      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.736      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.736      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.736      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.736      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.736      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 2.734      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 2.734      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 2.734      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 2.734      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 2.734      ;
; 2.367 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 2.734      ;
; 2.377 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 2.737      ;
; 2.377 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 2.737      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.746      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.746      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.746      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.746      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.746      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 2.745      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.746      ;
; 2.400 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 2.746      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.738      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.738      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.738      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][80]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.742      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.742      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.742      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.742      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]                             ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.742      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.742      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 2.738      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.742      ;
; 2.411 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.742      ;
; 2.413 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.744      ;
; 2.413 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]                                                  ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.744      ;
; 2.413 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                                                 ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.744      ;
; 2.414 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.745      ;
; 2.414 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.745      ;
; 2.414 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.745      ;
; 2.414 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.745      ;
; 2.414 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.745      ;
; 2.414 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]                                       ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.745      ;
; 2.414 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.745      ;
; 2.414 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                      ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.745      ;
; 2.582 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg                                   ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.733      ;
; 2.582 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.731      ;
; 2.582 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.733      ;
; 2.582 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.733      ;
; 2.582 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.731      ;
; 2.582 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.733      ;
; 2.582 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.733      ;
; 2.609 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 2.927      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][3]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][28]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][12]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][20]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][19]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][4]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][19]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][12]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][27]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][11]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.611 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][28]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.736      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.737      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.737      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.736      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.736      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][9]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][9]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.737      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                          ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.734      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.734      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][106]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.734      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][107]                                               ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.734      ;
; 2.612 ; DE2_115_SD_CARD_NIOS:inst|de2_115_sd_card_nios_rst_controller_004:rst_controller_004|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]                                              ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.738      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 99
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
Worst Case Available Settling Time: 16.353 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+---------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                           ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                ; 0.326  ; -0.908  ; 5.737    ; 0.375   ; 4.621               ;
;  CLOCK_50                                                                       ; 4.184  ; -0.908  ; 17.725   ; 0.375   ; 9.200               ;
;  altera_reserved_tck                                                            ; 46.149 ; 0.180   ; 47.999   ; 0.506   ; 49.302              ;
;  inst|altpll|sd1|pll7|clk[0]                                                    ; 0.326  ; 0.134   ; 5.737    ; 1.381   ; 4.621               ;
;  inst|altpll|sd1|pll7|clk[2]                                                    ; 91.272 ; 0.180   ; 95.993   ; 1.350   ; 49.691              ;
;  inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 32.241 ; 0.149   ; 33.764   ; 2.367   ; 19.681              ;
; Design-wide TNS                                                                 ; 0.0    ; -38.488 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                       ; 0.000  ; -38.488 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                            ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  inst|altpll|sd1|pll7|clk[0]                                                    ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  inst|altpll|sd1|pll7|clk[2]                                                    ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 1532       ; 0          ; 40       ; 3        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; altera_reserved_tck                                                            ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; 133240     ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; CLOCK_50                                                                       ; 576        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                            ; inst|altpll|sd1|pll7|clk[0]                                                    ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                       ; inst|altpll|sd1|pll7|clk[0]                                                    ; 5          ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[0]                                                    ; 2280966    ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; inst|altpll|sd1|pll7|clk[0]                                                    ; 78         ; 0          ; 0        ; 0        ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|altpll|sd1|pll7|clk[0]                                                    ; 66         ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; 53         ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; 7277       ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 95         ; 0          ; 0        ; 0        ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 7366       ; 0          ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 1532       ; 0          ; 40       ; 3        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; altera_reserved_tck                                                            ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; 133240     ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; CLOCK_50                                                                       ; 576        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                            ; inst|altpll|sd1|pll7|clk[0]                                                    ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                       ; inst|altpll|sd1|pll7|clk[0]                                                    ; 5          ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[0]                                                    ; 2280966    ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; inst|altpll|sd1|pll7|clk[0]                                                    ; 78         ; 0          ; 0        ; 0        ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|altpll|sd1|pll7|clk[0]                                                    ; 66         ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; 53         ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; 7277       ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 95         ; 0          ; 0        ; 0        ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 7366       ; 0          ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; 38       ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; CLOCK_50                                                                       ; 3        ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[0]                                                    ; 3202     ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; 3        ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; 244      ; 0        ; 0        ; 0        ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 338      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; 38       ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; CLOCK_50                                                                       ; 3        ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[0]                                                    ; 3202     ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; 3        ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; 244      ; 0        ; 0        ; 0        ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 338      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 97    ; 97   ;
; Unconstrained Output Port Paths ; 136   ; 136  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                         ; Clock                                                                          ; Type      ; Status        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                       ; CLOCK_50                                                                       ; Base      ; Constrained   ;
; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0] ;                                                                                ; Base      ; Unconstrained ;
; DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1] ;                                                                                ; Base      ; Unconstrained ;
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; Base      ; Constrained   ;
; inst|altpll|sd1|pll7|clk[0]                                                    ; inst|altpll|sd1|pll7|clk[0]                                                    ; Generated ; Constrained   ;
; inst|altpll|sd1|pll7|clk[1]                                                    ; inst|altpll|sd1|pll7|clk[1]                                                    ; Generated ; Constrained   ;
; inst|altpll|sd1|pll7|clk[2]                                                    ; inst|altpll|sd1|pll7|clk[2]                                                    ; Generated ; Constrained   ;
; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; FL_DQ[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_WP_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_CE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_OE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_WE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; FL_DQ[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_WP_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_ADDR[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_CE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_DQ[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_OE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FL_WE_N             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jan 22 11:09:52 2022
Info: Command: quartus_sta projeto_CPHS -c projeto_CPHS
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'projeto_CPHS.SDC'
Warning (332174): Ignored filter at projeto_CPHS.sdc(10): CLOCK2_50 could not be matched with a port File: C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc Line: 10
Warning (332049): Ignored create_clock at projeto_CPHS.sdc(10): Argument <targets> is an empty collection File: C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc Line: 10
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50] File: C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc Line: 10
Warning (332174): Ignored filter at projeto_CPHS.sdc(11): CLOCK3_50 could not be matched with a port File: C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc Line: 11
Warning (332049): Ignored create_clock at projeto_CPHS.sdc(11): Argument <targets> is an empty collection File: C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc Line: 11
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50] File: C:/Users/RafaelAlvesVieira/Desktop/project/projeto_CPHS.sdc Line: 11
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[0]} {inst|altpll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[1]} {inst|altpll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[2]} {inst|altpll|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/DE2_115_SD_CARD_NIOS_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Warning (332060): Node: DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lpm_dff:inst11|dffs[1] is being clocked by DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0]
Warning (332060): Node: DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lpm_dff:inst12|dffs[28] is being clocked by DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.326               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     4.184               0.000 CLOCK_50 
    Info (332119):    32.241               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    46.149               0.000 altera_reserved_tck 
    Info (332119):    91.272               0.000 inst|altpll|sd1|pll7|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.904             -37.135 CLOCK_50 
    Info (332119):     0.330               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.366               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 inst|altpll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is 5.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.737               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.725               0.000 CLOCK_50 
    Info (332119):    33.764               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    47.999               0.000 altera_reserved_tck 
    Info (332119):    95.993               0.000 inst|altpll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.803               0.000 CLOCK_50 
    Info (332119):     1.034               0.000 altera_reserved_tck 
    Info (332119):     2.563               0.000 inst|altpll|sd1|pll7|clk[2] 
    Info (332119):     2.585               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     4.600               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.621               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.471               0.000 CLOCK_50 
    Info (332119):    19.690               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.550               0.000 altera_reserved_tck 
    Info (332119):    49.703               0.000 inst|altpll|sd1|pll7|clk[2] 
Info (332114): Report Metastability: Found 99 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 99
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
    Info (332114): Worst Case Available Settling Time: 12.795 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lpm_dff:inst11|dffs[1] is being clocked by DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0]
Warning (332060): Node: DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lpm_dff:inst12|dffs[28] is being clocked by DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.068               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     4.376               0.000 CLOCK_50 
    Info (332119):    32.940               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    46.626               0.000 altera_reserved_tck 
    Info (332119):    91.970               0.000 inst|altpll|sd1|pll7|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.908             -38.488 CLOCK_50 
    Info (332119):     0.336               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.337               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.353               0.000 inst|altpll|sd1|pll7|clk[2] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.192               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.919               0.000 CLOCK_50 
    Info (332119):    34.320               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    48.295               0.000 altera_reserved_tck 
    Info (332119):    96.383               0.000 inst|altpll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.738               0.000 CLOCK_50 
    Info (332119):     0.933               0.000 altera_reserved_tck 
    Info (332119):     2.264               0.000 inst|altpll|sd1|pll7|clk[2] 
    Info (332119):     2.300               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     4.089               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.650               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.493               0.000 CLOCK_50 
    Info (332119):    19.681               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.479               0.000 altera_reserved_tck 
    Info (332119):    49.691               0.000 inst|altpll|sd1|pll7|clk[2] 
Info (332114): Report Metastability: Found 99 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 99
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
    Info (332114): Worst Case Available Settling Time: 13.466 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lpm_dff:inst11|dffs[1] is being clocked by DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[0]
Warning (332060): Node: DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lpm_dff:inst12|dffs[28] is being clocked by DE2_115_SD_CARD_NIOS:inst|DE2_115_SD_CARD_NIOS_sync_data:sync_data|data_out[1]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.140               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     6.224               0.000 CLOCK_50 
    Info (332119):    36.151               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    48.393               0.000 altera_reserved_tck 
    Info (332119):    95.710               0.000 inst|altpll|sd1|pll7|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.563             -25.962 CLOCK_50 
    Info (332119):     0.134               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.149               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.180               0.000 inst|altpll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is 7.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.705               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.809               0.000 CLOCK_50 
    Info (332119):    36.634               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.330               0.000 altera_reserved_tck 
    Info (332119):    97.873               0.000 inst|altpll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 CLOCK_50 
    Info (332119):     0.506               0.000 altera_reserved_tck 
    Info (332119):     1.350               0.000 inst|altpll|sd1|pll7|clk[2] 
    Info (332119):     1.381               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     2.367               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.200               0.000 CLOCK_50 
    Info (332119):    19.759               0.000 inst|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.302               0.000 altera_reserved_tck 
    Info (332119):    49.753               0.000 inst|altpll|sd1|pll7|clk[2] 
Info (332114): Report Metastability: Found 99 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 99
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.323
    Info (332114): Worst Case Available Settling Time: 16.353 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4947 megabytes
    Info: Processing ended: Sat Jan 22 11:10:07 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


