{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542847911871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542847911878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 18:51:51 2018 " "Processing started: Wed Nov 21 18:51:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542847911878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847911878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prac12 -c Prac12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prac12 -c Prac12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847911878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542847912669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542847912669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acelerometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acelerometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACELEROMETRO-Behavioral " "Found design unit 1: ACELEROMETRO-Behavioral" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542847929081 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACELEROMETRO " "Found entity 1: ACELEROMETRO" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542847929081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prac5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prac5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prac5-arqPrac5 " "Found design unit 1: Prac5-arqPrac5" {  } { { "Prac5.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Prac5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542847929092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prac5 " "Found entity 1: Prac5" {  } { { "Prac5.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Prac5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542847929092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prac12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prac12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prac12-arqPrac12 " "Found design unit 1: Prac12-arqPrac12" {  } { { "Prac12.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Prac12.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542847929101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prac12 " "Found entity 1: Prac12" {  } { { "Prac12.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Prac12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542847929101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Acelerometro " "Elaborating entity \"Acelerometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542847929201 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CSin Acelerometro.vhd(14) " "VHDL Signal Declaration warning at Acelerometro.vhd(14): used explicit default value for signal \"CSin\" because signal was never assigned a value" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1542847929201 "|Acelerometro"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdoad Acelerometro.vhd(15) " "VHDL Signal Declaration warning at Acelerometro.vhd(15): used explicit default value for signal \"sdoad\" because signal was never assigned a value" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1542847929201 "|Acelerometro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_dataX0 Acelerometro.vhd(143) " "VHDL Process Statement warning at Acelerometro.vhd(143): signal \"reg_dataX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542847929217 "|Acelerometro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_dataX0 Acelerometro.vhd(148) " "VHDL Process Statement warning at Acelerometro.vhd(148): signal \"reg_dataX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542847929217 "|Acelerometro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_dataX0 Acelerometro.vhd(156) " "VHDL Process Statement warning at Acelerometro.vhd(156): signal \"reg_dataX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542847929218 "|Acelerometro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_dataX0 Acelerometro.vhd(165) " "VHDL Process Statement warning at Acelerometro.vhd(165): signal \"reg_dataX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542847929218 "|Acelerometro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AX Acelerometro.vhd(95) " "VHDL Process Statement warning at Acelerometro.vhd(95): inferring latch(es) for signal or variable \"AX\", which holds its previous value in one or more paths through the process" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542847929219 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[0\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[0\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929222 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[1\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[1\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929223 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[2\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[2\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929223 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[3\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[3\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929223 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[4\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[4\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929223 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[5\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[5\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929223 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[6\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[6\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929224 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[7\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[7\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929224 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[8\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[8\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929224 "|Acelerometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AX\[9\] Acelerometro.vhd(95) " "Inferred latch for \"AX\[9\]\" at Acelerometro.vhd(95)" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847929224 "|Acelerometro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prac12 Prac12:U1 " "Elaborating entity \"Prac12\" for hierarchy \"Prac12:U1\"" {  } { { "Acelerometro.vhd" "U1" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542847929293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prac5 Prac5:U2 " "Elaborating entity \"Prac5\" for hierarchy \"Prac5:U2\"" {  } { { "Acelerometro.vhd" "U2" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542847929389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CSin VCC " "Pin \"CSin\" is stuck at VCC" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542847930717 "|ACELEROMETRO|CSin"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdoad GND " "Pin \"sdoad\" is stuck at GND" {  } { { "Acelerometro.vhd" "" { Text "C:/Users/ramse/Downloads/Prac12/Acelerometro.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542847930717 "|ACELEROMETRO|sdoad"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542847930717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542847930792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542847931485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542847932556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542847932556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542847932842 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542847932842 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542847932842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542847932842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542847932842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542847932949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 18:52:12 2018 " "Processing ended: Wed Nov 21 18:52:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542847932949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542847932949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542847932949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542847932949 ""}
