

================================================================
== Vitis HLS Report for 'Configurable_PE'
================================================================
* Date:           Fri Apr  4 16:48:01 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.803 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  78.000 ns|  78.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_3_fu_71  |MUL_MOD_3  |       12|       12|  72.000 ns|  72.000 ns|    1|    1|      yes|
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     227|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|    1260|     836|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|     196|      44|    -|
|Register         |        -|     -|     906|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|    2362|    1235|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------+----------------------+---------+----+------+-----+-----+
    |grp_MUL_MOD_3_fu_71         |MUL_MOD_3             |        0|   9|  1158|  818|    0|
    |sparsemux_7_2_31_1_0_U2262  |sparsemux_7_2_31_1_0  |        0|   0|    51|    9|    0|
    |sparsemux_7_2_31_1_0_U2263  |sparsemux_7_2_31_1_0  |        0|   0|    51|    9|    0|
    +----------------------------+----------------------+---------+----+------+-----+-----+
    |Total                       |                      |        0|   9|  1260|  836|    0|
    +----------------------------+----------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |res1_temp_7_fu_121_p2  |         +|   0|  0|  39|          32|          32|
    |res1_temp_fu_94_p2     |         +|   0|  0|  39|          32|          32|
    |res1_temp_3_fu_154_p2  |         -|   0|  0|  39|          32|          32|
    |res1_temp_6_fu_82_p2   |         -|   0|  0|  39|          32|          32|
    |icmp_ln76_fu_149_p2    |      icmp|   0|  0|  39|          32|          32|
    |res1_temp_4_fu_159_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 227|         161|         192|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_res1_2_phi_fu_61_p8       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_res1_2_reg_58  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter13_res1_2_reg_58  |  13|          3|   32|         96|
    |ap_return                            |  13|          3|   32|         96|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  44|         10|  128|        320|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |MOD_INDEX_int_reg                    |   2|   0|    2|          0|
    |MOD_INDEX_read_reg_170               |   2|   0|    2|          0|
    |ap_ce_reg                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_res1_2_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_res1_2_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_res1_2_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_res1_2_reg_58  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_res1_2_reg_58   |  32|   0|   32|          0|
    |ap_return_int_reg                    |  32|   0|   32|          0|
    |input1_val_int_reg                   |  32|   0|   32|          0|
    |input1_val_read_reg_184              |  32|   0|   32|          0|
    |input2_val_int_reg                   |  32|   0|   32|          0|
    |input2_val_read_reg_177              |  32|   0|   32|          0|
    |op_int_reg                           |   2|   0|    2|          0|
    |op_read_reg_166                      |   2|   0|    2|          0|
    |res1_temp_6_reg_191                  |  32|   0|   32|          0|
    |res1_temp_reg_201                    |  32|   0|   32|          0|
    |tmp_reg_197                          |   1|   0|    1|          0|
    |MOD_INDEX_read_reg_170               |  64|  32|    2|          0|
    |input1_val_read_reg_184              |  64|  32|   32|          0|
    |input2_val_read_reg_177              |  64|  32|   32|          0|
    |op_read_reg_166                      |  64|  32|    2|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 906| 128|  718|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  Configurable_PE|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  Configurable_PE|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|  Configurable_PE|  return value|
|ap_ce       |   in|    1|  ap_ctrl_hs|  Configurable_PE|  return value|
|input1_val  |   in|   32|     ap_none|       input1_val|        scalar|
|input2_val  |   in|   32|     ap_none|       input2_val|        scalar|
|MOD_INDEX   |   in|    2|     ap_none|        MOD_INDEX|        scalar|
|op          |   in|    2|     ap_none|               op|        scalar|
+------------+-----+-----+------------+-----------------+--------------+

