# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {D:/study/digital/el temsah/New folder/VERILOG/signed_16_bit_alu_with_new_added_features/TOP_module.v} 
